# Generated by Yosys 0.9+36 (git sha1 4a7bc8c7, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model hardware
.inputs clk_16mhz pin_go uart_in flash_io0 flash_io1 flash_io2 flash_io3
.outputs pin_pu pin_usbp pin_usbn uart_out pin_7 pin_8 flash_csb flash_clk flash_io0 flash_io1 flash_io2 flash_io3
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n3975_ I3=$abc$61060$new_n3970_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[7]_new_inv_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[0]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[5]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[6]_new_inv_ O=$abc$61060$new_n3970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clock.counterI[27] I1=clock.counterI[26] I2=clock.counterI[25] I3=clock.counterI[24] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[23] I1=clock.counterI[22] I2=clock.counterI[21] I3=clock.counterI[20] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[3] I1=clock.counterI[2] I2=clock.counterI[1] I3=clock.counterI[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clock.counterI[31] I1=clock.counterI[30] I2=clock.counterI[29] I3=clock.counterI[28] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[3]_new_inv_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[4]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[1]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[2]_new_inv_ O=$abc$61060$new_n3975_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clock.counterI[11] I1=clock.counterI[10] I2=clock.counterI[9] I3=clock.counterI[8] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[7] I1=clock.counterI[6] I2=clock.counterI[5] I3=clock.counterI[4] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[19] I1=clock.counterI[18] I2=clock.counterI[17] I3=clock.counterI[16] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clock.counterI[15] I1=clock.counterI[14] I2=clock.counterI[13] I3=clock.counterI[12] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[1] I2=$abc$61060$new_n3981_ I3=$abc$61060$new_n4065_ O=$abc$61060$auto$rtlil.cc:1981:NotGate$59768
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[17] I3=soc.cpu.mem_rdata_q[17] O=$abc$61060$new_n3981_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4044_ I1=soc.cpu.mem_valid I2=$abc$61060$new_n3983_ I3=$abc$61060$new_n4009_ O=soc.cpu.mem_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$61060$new_n4000_ I1=$abc$61060$new_n3984_ I2=$abc$61060$new_n4513_ I3=$abc$61060$new_n4007_ O=$abc$61060$new_n3983_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ I3=$abc$61060$new_n3985_ O=$abc$61060$new_n3984_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$9600[3]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[1]_new_inv_ O=$abc$61060$new_n3985_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[2]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[3]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[23] I1=soc.cpu.mem_addr[22] I2=soc.cpu.mem_addr[21] I3=soc.cpu.mem_addr[20] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[19] I1=soc.cpu.mem_addr[18] I2=soc.cpu.mem_addr[17] I3=soc.cpu.mem_addr[16] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$9574[12]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[9]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$9600[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[31] I1=soc.cpu.mem_addr[30] I2=soc.cpu.mem_addr[29] I3=soc.cpu.mem_addr[28] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[26] I3=soc.cpu.mem_addr[27] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[25] I3=soc.cpu.mem_addr[24] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$9574[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$12634[3]_new_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[3]_new_inv_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[0]_new_inv_ I2=soc.cpu.mem_addr[13] I3=soc.cpu.mem_addr[12] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=soc.cpu.mem_addr[10] I2=soc.cpu.mem_addr[9] I3=soc.cpu.mem_addr[8] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[15] I3=soc.cpu.mem_addr[14] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$9591[1]_new_inv_ I2=$abc$61060$new_n3999_ I3=soc.cpu.mem_addr[3] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$12634[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[7] I1=soc.cpu.mem_addr[6] I2=soc.cpu.mem_addr[5] I3=soc.cpu.mem_addr[4] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$9591[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[1] I2=soc.cpu.mem_addr[0] I3=soc.cpu.mem_addr[2] O=$abc$61060$new_n3999_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.ram_ready I2=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I3=$abc$61060$new_n4001_ O=$abc$61060$new_n4000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$61060$new_n4002_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$9600[3]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[1]_new_inv_ O=$abc$61060$new_n4001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$9591[1]_new_inv_ I1=soc.cpu.mem_addr[2] I2=$abc$61060$new_n4003_ I3=soc.cpu.mem_addr[3] O=$abc$61060$new_n4002_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=soc.cpu.mem_addr[1] I3=soc.cpu.mem_addr[0] O=$abc$61060$new_n4003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=iomem_ready I2=soc.cpu.mem_valid I3=$abc$61060$auto$alumacc.cc:491:replace_alu$7230[7] O=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=$abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_ I3=soc.simpleuart.send_dummy O=$abc$61060$new_n4007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.simpleuart.send_bitcnt[3] I1=soc.simpleuart.send_bitcnt[2] I2=soc.simpleuart.send_bitcnt[1] I3=soc.simpleuart.send_bitcnt[0] O=$abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n4009_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4015_ I1=$abc$61060$auto$rtlil.cc:1844:Not$7245_new_ I2=$abc$61060$new_n3985_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ O=soc.spimemio.valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$61060$auto$alumacc.cc:491:replace_alu$7235[31] I1=$abc$61060$new_n4013_ I2=$abc$61060$new_n4012_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$12634[3]_new_ O=$abc$61060$auto$rtlil.cc:1844:Not$7245_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[9]_new_inv_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[2]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[3]_new_inv_ O=$abc$61060$new_n4012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4014_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[3]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[0]_new_inv_ O=$abc$61060$new_n4013_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[13] I1=soc.cpu.mem_addr[12] I2=soc.cpu.mem_addr[25] I3=soc.cpu.mem_addr[24] O=$abc$61060$new_n4014_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:491:replace_alu$7219[31] I3=soc.cpu.mem_valid O=$abc$61060$new_n4015_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4257_ I2=$abc$61060$new_n4031_ I3=$abc$61060$new_n8297_ O=$abc$61060$new_n4016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[23] I3=soc.cpu.mem_addr[23] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[11] I1=soc.cpu.mem_addr[11] I2=soc.spimemio.rd_addr[9] I3=soc.cpu.mem_addr[9] O=$abc$61060$new_n4024_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4030_ I2=soc.cpu.mem_addr[13] I3=soc.spimemio.rd_addr[13] O=$abc$61060$new_n4029_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.spimemio.rd_addr[18] I1=soc.cpu.mem_addr[18] I2=soc.cpu.mem_addr[16] I3=soc.spimemio.rd_addr[16] O=$abc$61060$new_n4030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$61060$new_n4040_ I1=$abc$61060$new_n4038_ I2=$abc$61060$new_n4035_ I3=$abc$61060$new_n4032_ O=$abc$61060$new_n4031_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4034_ I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[2]_new_inv_ I2=soc.spimemio.rd_addr[14] I3=soc.cpu.mem_addr[14] O=$abc$61060$new_n4032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[2] I3=soc.cpu.mem_addr[2] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.mem_addr[12] I1=soc.spimemio.rd_addr[12] I2=soc.spimemio.rd_addr[16] I3=soc.cpu.mem_addr[16] O=$abc$61060$new_n4034_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4037_ I3=$abc$61060$new_n4036_ O=$abc$61060$new_n4035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[5] I1=soc.cpu.mem_addr[5] I2=soc.spimemio.rd_addr[6] I3=soc.cpu.mem_addr[6] O=$abc$61060$new_n4036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.spimemio.rd_addr[3] I1=soc.cpu.mem_addr[3] I2=soc.spimemio.rd_addr[22] I3=soc.cpu.mem_addr[22] O=$abc$61060$new_n4037_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4039_ I2=soc.spimemio.rd_addr[19] I3=soc.cpu.mem_addr[19] O=$abc$61060$new_n4038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_valid I2=soc.spimemio.rd_addr[17] I3=soc.cpu.mem_addr[17] O=$abc$61060$new_n4039_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21301[0]_new_inv_ I2=soc.spimemio.rd_addr[7] I3=soc.cpu.mem_addr[7] O=$abc$61060$new_n4040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.spimemio.rd_addr[1] I1=soc.cpu.mem_addr[1] I2=soc.spimemio.rd_addr[0] I3=soc.cpu.mem_addr[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21301[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.spimemio.rd_addr[13] I1=soc.cpu.mem_addr[13] I2=soc.cpu.mem_addr[22] I3=soc.spimemio.rd_addr[22] O=$abc$61060$new_n4043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.prefetched_high_word I1=soc.cpu.mem_do_rinst I2=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I3=soc.cpu.clear_prefetched_high_word O=$abc$61060$new_n4044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0] I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1277$2410_Y O=soc.cpu.clear_prefetched_high_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y I3=soc.cpu.latched_branch O=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1277$2410_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=reset_cnt[4] I2=reset_cnt[5] I3=$abc$61060$new_n4048_ O=resetn
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=reset_cnt[0] I1=reset_cnt[1] I2=reset_cnt[2] I3=reset_cnt[3] O=$abc$61060$new_n4048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[0] I3=soc.cpu.irq_state[1] O=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.clear_prefetched_high_word_q I3=soc.cpu.prefetched_high_word O=$abc$61060$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.next_pc[1]_new_ I2=soc.cpu.mem_la_secondword I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ O=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[1] I3=soc.cpu.reg_next_pc[1] O=$abc$61060$soc.cpu.next_pc[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_rinst I3=soc.cpu.mem_do_prefetch O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$61060$new_n4062_ I1=$abc$61060$new_n4058_ I2=$abc$61060$new_n4057_ I3=$abc$61060$new_n4061_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=soc.spimemio.config_dummy[1] I1=soc.cpu.mem_valid I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ I3=$abc$61060$new_n3985_ O=$abc$61060$new_n4057_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.ram_ready I2=$abc$61060$new_n4059_ I3=soc.simpleuart.recv_buf_valid O=$abc$61060$new_n4058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$61060$new_n4514_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$9600[3]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[1]_new_inv_ O=$abc$61060$new_n4059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[17] I3=$abc$61060$new_n4001_ O=$abc$61060$new_n4061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[17] O=$abc$61060$new_n4062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[1]_new_inv_ I3=soc.cpu.mem_rdata_q[1] O=$abc$61060$new_n4065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4072_ I1=$abc$61060$new_n4071_ I2=$abc$61060$new_n4067_ I3=$abc$61060$new_n4068_ O=$abc$61060$soc.cpu.mem_rdata[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$61060$new_n4016_ I1=soc.spimemio.valid I2=soc.memory.rdata[1] I3=soc.ram_ready O=$abc$61060$new_n4067_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$61060$new_n4069_ I2=flash_io1_di I3=$abc$61060$new_n3984_ O=$abc$61060$new_n4068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[1] I1=$abc$61060$new_n4001_ I2=$abc$61060$new_n4059_ I3=$abc$61060$soc.simpleuart_reg_dat_do[1]_new_inv_ O=$abc$61060$new_n4069_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[1] O=$abc$61060$soc.simpleuart_reg_dat_do[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=$abc$61060$new_n4016_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[1] O=$abc$61060$new_n4071_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[1] I3=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ O=$abc$61060$new_n4072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=$abc$61060$new_n4074_ O=$abc$61060$new_n4073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.prefetched_high_word I2=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I3=soc.cpu.clear_prefetched_high_word O=$abc$61060$new_n4074_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4076_ I3=$abc$61060$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0] O=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_ I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$61060$new_n4076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.instr_jalr O=$abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.instr_jal O=$abc$61060$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=soc.cpu.pcpi_valid I1=resetn I2=soc.cpu.pcpi_div.pcpi_wait I3=soc.cpu.pcpi_mul.pcpi_wait O=$abc$61060$auto$rtlil.cc:1981:NotGate$60004
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] I3=$abc$61060$auto$rtlil.cc:1981:NotGate$59768 O=$abc$61060$auto$rtlil.cc:1981:NotGate$60448
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[0] I2=$abc$61060$new_n4082_ I3=$abc$61060$new_n4090_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[16] I3=soc.cpu.mem_rdata_q[16] O=$abc$61060$new_n4082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4087_ I1=$abc$61060$new_n4058_ I2=$abc$61060$new_n4086_ I3=$abc$61060$new_n4085_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=soc.spimemio.config_dummy[0] I1=soc.cpu.mem_valid I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ I3=$abc$61060$new_n3985_ O=$abc$61060$new_n4085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[16] I3=$abc$61060$new_n4001_ O=$abc$61060$new_n4086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[16] O=$abc$61060$new_n4087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[0]_new_inv_ I3=soc.cpu.mem_rdata_q[0] O=$abc$61060$new_n4090_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4097_ I1=$abc$61060$new_n4096_ I2=$abc$61060$new_n4092_ I3=$abc$61060$new_n4093_ O=$abc$61060$soc.cpu.mem_rdata[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$61060$new_n4016_ I1=soc.spimemio.valid I2=soc.memory.rdata[0] I3=soc.ram_ready O=$abc$61060$new_n4092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$61060$new_n4094_ I2=flash_io0_di I3=$abc$61060$new_n3984_ O=$abc$61060$new_n4093_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[0] I1=$abc$61060$new_n4001_ I2=$abc$61060$new_n4059_ I3=$abc$61060$soc.simpleuart_reg_dat_do[0]_new_inv_ O=$abc$61060$new_n4094_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[0] O=$abc$61060$soc.simpleuart_reg_dat_do[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=$abc$61060$new_n4016_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[0] O=$abc$61060$new_n4096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[0] I3=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ O=$abc$61060$new_n4097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61060$auto$rtlil.cc:1981:NotGate$60876 O=$abc$61060$auto$rtlil.cc:1981:NotGate$60864
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_valid I2=resetn I3=$abc$61060$new_n4100_ O=$abc$61060$auto$rtlil.cc:1981:NotGate$60876
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4104_ I2=$abc$61060$new_n4103_ I3=$abc$61060$new_n4101_ O=$abc$61060$new_n4100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4102_ I2=soc.cpu.pcpi_insn[27] I3=soc.cpu.pcpi_insn[26] O=$abc$61060$new_n4101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[31] I1=soc.cpu.pcpi_insn[30] I2=soc.cpu.pcpi_insn[29] I3=soc.cpu.pcpi_insn[28] O=$abc$61060$new_n4102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[5] I1=soc.cpu.pcpi_insn[4] I2=soc.cpu.pcpi_insn[1] I3=soc.cpu.pcpi_insn[0] O=$abc$61060$new_n4103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[25] I1=soc.cpu.pcpi_insn[6] I2=soc.cpu.pcpi_insn[3] I3=soc.cpu.pcpi_insn[2] O=$abc$61060$new_n4104_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wait I3=soc.cpu.pcpi_div.pcpi_wait_q O=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=$abc$61060$new_n4107_ I2=$abc$61060$new_n4134_ I3=$abc$61060$new_n4136_ O=$abc$61060$auto$fsm_map.cc:170:map_fsm$7371[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$abc$61060$new_n4109_ I1=soc.cpu.mem_do_prefetch I2=$abc$61060$new_n4116_ I3=$abc$61060$new_n4133_ O=$abc$61060$new_n4107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_ O=$abc$61060$new_n4109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I3=soc.cpu.mem_xfer O=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:359$1990_Y_new_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$36164[0]_new_inv_ I3=soc.cpu.mem_do_rinst O=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_ I2=$abc$61060$auto$wreduce.cc:454:run$7015[1]_new_ I3=soc.cpu.mem_do_wdata O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:359$1990_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_rinst I3=soc.cpu.mem_do_rdata O=$abc$61060$auto$wreduce.cc:454:run$7015[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$36164[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4117_ I2=$abc$61060$new_n4125_ I3=$abc$61060$new_n4131_ O=$abc$61060$new_n4116_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4124_ I3=$abc$61060$new_n4118_ O=$abc$61060$new_n4117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4119_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_ O=$abc$61060$new_n4118_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10083[0]_new_inv_ O=$abc$61060$new_n4119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_rinst I2=soc.cpu.reg_pc[0] I3=resetn O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10083[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[2] I3=soc.cpu.irq_active O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1893$2596_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_wdata I3=soc.cpu.mem_do_rdata O=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1893$2596_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1893$2596_Y_new_inv_ I2=resetn I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10083[0]_new_inv_ O=$abc$61060$new_n4124_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4126_ I2=$abc$61060$new_n4128_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1893$2596_Y_new_inv_ O=$abc$61060$new_n4125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_ O=$abc$61060$new_n4126_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.mem_wordsize[1] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_ I2=resetn I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10083[0]_new_inv_ O=$abc$61060$new_n4128_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10040[3]_new_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10040[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_ I3=$abc$61060$new_n4119_ O=$abc$61060$new_n4131_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10040[3]_new_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_ O=$abc$61060$new_n4132_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4117_ I3=$abc$61060$new_n4132_ O=$abc$61060$new_n4133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$61060$new_n4135_ O=$abc$61060$new_n4134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4133_ I2=$abc$61060$new_n4125_ I3=$abc$61060$new_n4131_ O=$abc$61060$new_n4135_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$12816[4]_new_inv_ O=$abc$61060$new_n4136_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_ O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$12816[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4154_ I1=$abc$61060$new_n4153_ I2=$abc$61060$new_n4148_ I3=$abc$61060$new_n4139_ O=$abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4147_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3978.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17107_Y[1]_new_ I2=$abc$61060$new_n4144_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ O=$abc$61060$new_n4139_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I1=$abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_ I2=soc.cpu.instr_maskirq I3=soc.cpu.instr_timer O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=soc.cpu.instr_rdcycle O=$abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.instr_rdinstrh O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_getq I2=soc.cpu.instr_setq I3=soc.cpu.instr_retirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_ I1=soc.cpu.instr_srl I2=soc.cpu.instr_sra I3=$abc$61060$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0] O=$abc$61060$new_n4144_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_slli I3=soc.cpu.instr_sll O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_lh I2=soc.cpu.instr_lhu I3=soc.cpu.instr_lw O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3978.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17107_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.instr_beq I1=soc.cpu.instr_lb I2=soc.cpu.instr_lbu I3=soc.cpu.instr_sb O=$abc$61060$new_n4147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$new_n4152_ I1=$abc$61060$new_n4151_ I2=$abc$61060$new_n4150_ I3=$abc$61060$new_n4149_ O=$abc$61060$new_n4148_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.instr_and I1=soc.cpu.instr_waitirq I2=soc.cpu.instr_bne I3=soc.cpu.instr_blt O=$abc$61060$new_n4149_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_srli I1=soc.cpu.instr_srai I2=soc.cpu.instr_slt I3=soc.cpu.instr_jalr O=$abc$61060$new_n4150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_add I1=soc.cpu.instr_sub I2=soc.cpu.instr_xor I3=soc.cpu.instr_or O=$abc$61060$new_n4151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_addi I1=soc.cpu.instr_xori I2=soc.cpu.instr_ori I3=soc.cpu.instr_andi O=$abc$61060$new_n4152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_slti I1=soc.cpu.instr_sltiu I2=soc.cpu.instr_bltu I3=soc.cpu.instr_sltu O=$abc$61060$new_n4153_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_sh I1=soc.cpu.instr_sw I2=soc.cpu.instr_bge I3=soc.cpu.instr_bgeu O=$abc$61060$new_n4154_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi I3=soc.cpu.is_slli_srli_srai O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_ O=$abc$61060$new_n4160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4135_ I1=$abc$61060$new_n4164_ I2=$abc$61060$techmap\soc.cpu.$procmux$4248_Y I3=$abc$61060$new_n4204_ O=$abc$61060$auto$fsm_map.cc:170:map_fsm$7371[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.decoder_trigger I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_ I3=soc.cpu.instr_jal O=$abc$61060$new_n4164_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y I2=$abc$61060$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2490_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1516$2487_Y_new_ O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$61060$new_n4199_ I1=$abc$61060$new_n4194_ I2=$abc$61060$new_n4175_ I3=$abc$61060$new_n4168_ O=$abc$61060$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2490_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4169_ I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[18]_new_ I2=soc.cpu.irq_pending[29] I3=soc.cpu.irq_mask[29] O=$abc$61060$new_n4168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$new_n4173_ I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[21]_new_ I2=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[22]_new_ I3=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[1]_new_ O=$abc$61060$new_n4169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[1] I3=soc.cpu.irq_mask[1] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[22] I3=soc.cpu.irq_mask[22] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[21] I3=soc.cpu.irq_mask[21] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[4] I1=soc.cpu.irq_mask[4] I2=soc.cpu.irq_pending[7] I3=soc.cpu.irq_mask[7] O=$abc$61060$new_n4173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[18] I3=soc.cpu.irq_mask[18] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4189_ I1=$abc$61060$new_n4184_ I2=$abc$61060$new_n4179_ I3=$abc$61060$new_n4176_ O=$abc$61060$new_n4175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[2]_new_ I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[14]_new_ I2=soc.cpu.irq_pending[13] I3=soc.cpu.irq_mask[13] O=$abc$61060$new_n4176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[14] I3=soc.cpu.irq_mask[14] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[2] I3=soc.cpu.irq_mask[2] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[28]_new_ I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[19]_new_ I2=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[31]_new_ I3=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[16]_new_ O=$abc$61060$new_n4179_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[16] I3=soc.cpu.irq_mask[16] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[31] I3=soc.cpu.irq_mask[31] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[19] I3=soc.cpu.irq_mask[19] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[28] I3=soc.cpu.irq_mask[28] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[10]_new_ I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[20]_new_ I2=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[9]_new_ I3=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[23]_new_ O=$abc$61060$new_n4184_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[23] I3=soc.cpu.irq_mask[23] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[9] I3=soc.cpu.irq_mask[9] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[20] I3=soc.cpu.irq_mask[20] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[10] I3=soc.cpu.irq_mask[10] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[26]_new_ I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[25]_new_ I2=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[30]_new_ I3=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[17]_new_ O=$abc$61060$new_n4189_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[17] I3=soc.cpu.irq_mask[17] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[30] I3=soc.cpu.irq_mask[30] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[25] I3=soc.cpu.irq_mask[25] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[26] I3=soc.cpu.irq_mask[26] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4198_ I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[11]_new_ I2=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[8]_new_ I3=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[15]_new_ O=$abc$61060$new_n4194_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[15] I3=soc.cpu.irq_mask[15] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[8] I3=soc.cpu.irq_mask[8] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[11] I3=soc.cpu.irq_mask[11] O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[3] I1=soc.cpu.irq_mask[3] I2=soc.cpu.irq_pending[12] I3=soc.cpu.irq_mask[12] O=$abc$61060$new_n4198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$new_n4201_ I1=$abc$61060$new_n4200_ I2=soc.cpu.irq_pending[0] I3=soc.cpu.irq_mask[0] O=$abc$61060$new_n4199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=soc.cpu.irq_mask[24] I2=soc.cpu.irq_pending[27] I3=soc.cpu.irq_mask[27] O=$abc$61060$new_n4200_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.irq_pending[5] I1=soc.cpu.irq_mask[5] I2=soc.cpu.irq_pending[6] I3=soc.cpu.irq_mask[6] O=$abc$61060$new_n4201_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.irq_active I3=soc.cpu.irq_delay O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1516$2487_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_waitirq I2=soc.cpu.decoder_trigger I3=soc.cpu.do_waitirq O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_ O=$abc$61060$new_n4204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$procmux$4245_Y_new_ I2=soc.cpu.pcpi_div.pcpi_wr I3=soc.cpu.pcpi_mul.pcpi_wr O=$abc$61060$techmap\soc.cpu.$procmux$4248_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_ecall_ebreak I3=soc.cpu.pcpi_timeout O=$abc$61060$techmap\soc.cpu.$procmux$4245_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I3=$abc$61060$new_n4214_ O=$abc$61060$new_n4213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_ I2=soc.cpu.pcpi_mul.pcpi_wr I3=soc.cpu.pcpi_div.pcpi_wr O=$abc$61060$new_n4214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=resetn O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$11057[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4128_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$37254_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1893$2596_Y_new_inv_ O=$abc$61060$new_n4222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[1] I3=resetn O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$37254_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y I2=soc.cpu.decoder_trigger I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$11443[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_ I3=$abc$61060$new_n4232_ O=$abc$61060$new_n4231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$new_n4233_ I1=soc.cpu.cpu_state[3] I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_ I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$61060$new_n4232_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_ I3=soc.cpu.decoder_trigger O=$abc$61060$new_n4233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.instr_jal I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4222_ I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$11057[2]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$11443[1]_new_inv_ O=$abc$61060$new_n4238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$61060$new_n4240_ I1=$abc$61060$new_n4213_ I2=$abc$61060$new_n4124_ I3=$abc$61060$new_n4131_ O=$abc$61060$new_n4239_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10591[3]_new_inv_ I1=soc.cpu.irq_mask[1] I2=soc.cpu.irq_active I3=$abc$61060$techmap\soc.cpu.$procmux$4245_Y_new_ O=$abc$61060$new_n4240_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_ I2=soc.cpu.pcpi_div.pcpi_wr I3=soc.cpu.pcpi_mul.pcpi_wr O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10591[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$61060$new_n4109_ I1=soc.cpu.mem_do_prefetch I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[4] O=$abc$61060$techmap\soc.cpu.$procmux$3222_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4245_ I2=$abc$61060$new_n4247_ I3=$abc$61060$new_n4134_ O=$abc$61060$auto$fsm_map.cc:170:map_fsm$7371[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4135_ I2=resetn I3=soc.cpu.cpu_state[0] O=$abc$61060$new_n4245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10591[3]_new_inv_ I1=$abc$61060$techmap\soc.cpu.$procmux$4245_Y_new_ I2=soc.cpu.irq_active I3=soc.cpu.irq_mask[1] O=$abc$61060$new_n4247_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[12] I2=$abc$61060$new_n4249_ I3=$abc$61060$new_n4283_ O=soc.cpu.mem_rdata_latched[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[12]_new_inv_ I3=soc.cpu.mem_rdata_q[12] O=$abc$61060$new_n4249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4282_ I1=$abc$61060$new_n4255_ I2=$abc$61060$new_n4009_ I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[12]_new_ O=$abc$61060$soc.cpu.mem_rdata[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$61060$new_n4254_ I1=$abc$61060$new_n4058_ I2=soc.simpleuart.cfg_divider[12] I3=$abc$61060$new_n4001_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[12] O=$abc$61060$new_n4254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=$abc$61060$new_n4256_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[12] O=$abc$61060$new_n4255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n8297_ I2=$abc$61060$new_n4031_ I3=$abc$61060$new_n4257_ O=$abc$61060$new_n4256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4259_ I1=$abc$61060$new_n4258_ I2=soc.spimemio.rd_addr[14] I3=soc.cpu.mem_addr[14] O=$abc$61060$new_n4257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[2]_new_inv_ I2=soc.spimemio.rd_addr[21] I3=soc.cpu.mem_addr[21] O=$abc$61060$new_n4258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$abc$61060$new_n4260_ I1=$abc$61060$new_n4043_ I2=soc.cpu.mem_addr[11] I3=soc.spimemio.rd_addr[11] O=$abc$61060$new_n4259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=soc.spimemio.rd_addr[10] I2=soc.spimemio.rd_addr[20] I3=soc.cpu.mem_addr[20] O=$abc$61060$new_n4260_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[12] I3=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ O=$abc$61060$new_n4282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[28] I3=soc.cpu.mem_rdata_q[28] O=$abc$61060$new_n4283_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4286_ I1=$abc$61060$new_n4058_ I2=soc.simpleuart.cfg_divider[28] I3=$abc$61060$new_n4001_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[28] O=$abc$61060$new_n4286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[6] I2=$abc$61060$new_n4290_ I3=$abc$61060$new_n4298_ O=soc.cpu.mem_rdata_latched[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[22] I3=soc.cpu.mem_rdata_q[22] O=$abc$61060$new_n4290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4295_ I1=$abc$61060$new_n4058_ I2=$abc$61060$new_n4294_ I3=$abc$61060$new_n4293_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=soc.spimemio.config_ddr I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ I3=$abc$61060$new_n3985_ O=$abc$61060$new_n4293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[22] I3=$abc$61060$new_n4001_ O=$abc$61060$new_n4294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[22] O=$abc$61060$new_n4295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[6]_new_inv_ I3=soc.cpu.mem_rdata_q[6] O=$abc$61060$new_n4298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4256_ I3=soc.spimemio.valid O=$abc$61060$new_n4300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.ram_ready I1=soc.memory.rdata[6] I2=$abc$61060$new_n4302_ I3=$abc$61060$new_n4303_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4059_ I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[6] O=$abc$61060$new_n4302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[6] I3=$abc$61060$new_n4001_ O=$abc$61060$new_n4303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[2] I2=$abc$61060$new_n4307_ I3=$abc$61060$new_n4315_ O=soc.cpu.mem_rdata_latched[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[18] I3=soc.cpu.mem_rdata_q[18] O=$abc$61060$new_n4307_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4312_ I1=$abc$61060$new_n4058_ I2=$abc$61060$new_n4311_ I3=$abc$61060$new_n4310_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=soc.spimemio.config_dummy[2] I1=soc.cpu.mem_valid I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ I3=$abc$61060$new_n3985_ O=$abc$61060$new_n4310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[18] I3=$abc$61060$new_n4001_ O=$abc$61060$new_n4311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[18] O=$abc$61060$new_n4312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[2]_new_inv_ I3=soc.cpu.mem_rdata_q[2] O=$abc$61060$new_n4315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4322_ I1=$abc$61060$new_n4321_ I2=$abc$61060$new_n4317_ I3=$abc$61060$new_n4318_ O=$abc$61060$soc.cpu.mem_rdata[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$61060$new_n4016_ I1=soc.spimemio.valid I2=soc.memory.rdata[2] I3=soc.ram_ready O=$abc$61060$new_n4317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$61060$new_n4319_ I2=flash_io2_di I3=$abc$61060$new_n3984_ O=$abc$61060$new_n4318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[2] I1=$abc$61060$new_n4001_ I2=$abc$61060$new_n4059_ I3=$abc$61060$soc.simpleuart_reg_dat_do[2]_new_inv_ O=$abc$61060$new_n4319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[2] O=$abc$61060$soc.simpleuart_reg_dat_do[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=$abc$61060$new_n4016_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[2] O=$abc$61060$new_n4321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[2] I3=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ O=$abc$61060$new_n4322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[4] I2=$abc$61060$new_n4324_ I3=$abc$61060$new_n4332_ O=soc.cpu.mem_rdata_latched[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[20] I3=soc.cpu.mem_rdata_q[20] O=$abc$61060$new_n4324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4329_ I1=$abc$61060$new_n4058_ I2=$abc$61060$new_n4328_ I3=$abc$61060$new_n4327_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=soc.spimemio.config_cont I1=soc.cpu.mem_valid I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ I3=$abc$61060$new_n3985_ O=$abc$61060$new_n4327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[20] I3=$abc$61060$new_n4001_ O=$abc$61060$new_n4328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[20] O=$abc$61060$new_n4329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[4]_new_inv_ I3=soc.cpu.mem_rdata_q[4] O=$abc$61060$new_n4332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4340_ I1=$abc$61060$new_n4339_ I2=$abc$61060$new_n4334_ I3=$abc$61060$new_n4335_ O=$abc$61060$soc.cpu.mem_rdata[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$61060$new_n4016_ I1=soc.spimemio.valid I2=soc.memory.rdata[4] I3=soc.ram_ready O=$abc$61060$new_n4334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$61060$new_n4336_ I2=flash_clk I3=$abc$61060$new_n3984_ O=$abc$61060$new_n4335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[4] I1=$abc$61060$new_n4001_ I2=$abc$61060$new_n4059_ I3=$abc$61060$soc.simpleuart_reg_dat_do[4]_new_inv_ O=$abc$61060$new_n4336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[4] O=$abc$61060$soc.simpleuart_reg_dat_do[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.config_clk O=flash_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=$abc$61060$new_n4016_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[4] O=$abc$61060$new_n4339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[4] I3=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ O=$abc$61060$new_n4340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[5] I2=$abc$61060$new_n4342_ I3=$abc$61060$new_n4350_ O=soc.cpu.mem_rdata_latched[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[21] I3=soc.cpu.mem_rdata_q[21] O=$abc$61060$new_n4342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4347_ I1=$abc$61060$new_n4058_ I2=$abc$61060$new_n4346_ I3=$abc$61060$new_n4345_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=soc.spimemio.config_qspi I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ I3=$abc$61060$new_n3985_ O=$abc$61060$new_n4345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[21] I3=$abc$61060$new_n4001_ O=$abc$61060$new_n4346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[21] O=$abc$61060$new_n4347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[5]_new_inv_ I3=soc.cpu.mem_rdata_q[5] O=$abc$61060$new_n4350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4358_ I1=$abc$61060$new_n4357_ I2=$abc$61060$new_n4352_ I3=$abc$61060$new_n4353_ O=$abc$61060$soc.cpu.mem_rdata[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$61060$new_n4016_ I1=soc.spimemio.valid I2=soc.memory.rdata[5] I3=soc.ram_ready O=$abc$61060$new_n4352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$61060$new_n4354_ I2=flash_csb I3=$abc$61060$new_n3984_ O=$abc$61060$new_n4353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[5] I1=$abc$61060$new_n4001_ I2=$abc$61060$new_n4059_ I3=$abc$61060$soc.simpleuart_reg_dat_do[5]_new_inv_ O=$abc$61060$new_n4354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[5] O=$abc$61060$soc.simpleuart_reg_dat_do[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=soc.spimemio.xfer.flash_csb I3=soc.spimemio.config_csb O=flash_csb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=$abc$61060$new_n4016_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[5] O=$abc$61060$new_n4357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[5] I3=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ O=$abc$61060$new_n4358_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[3] I2=$abc$61060$new_n4360_ I3=$abc$61060$new_n4368_ O=soc.cpu.mem_rdata_latched[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[19] I3=soc.cpu.mem_rdata_q[19] O=$abc$61060$new_n4360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4365_ I1=$abc$61060$new_n4058_ I2=$abc$61060$new_n4364_ I3=$abc$61060$new_n4363_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=soc.spimemio.config_dummy[3] I1=soc.cpu.mem_valid I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ I3=$abc$61060$new_n3985_ O=$abc$61060$new_n4363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[19] I3=$abc$61060$new_n4001_ O=$abc$61060$new_n4364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[19] O=$abc$61060$new_n4365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[3]_new_inv_ I3=soc.cpu.mem_rdata_q[3] O=$abc$61060$new_n4368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4375_ I1=$abc$61060$new_n4374_ I2=$abc$61060$new_n4370_ I3=$abc$61060$new_n4371_ O=$abc$61060$soc.cpu.mem_rdata[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$61060$new_n4016_ I1=soc.spimemio.valid I2=soc.memory.rdata[3] I3=soc.ram_ready O=$abc$61060$new_n4370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$61060$new_n4372_ I2=flash_io3_di I3=$abc$61060$new_n3984_ O=$abc$61060$new_n4371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[3] I1=$abc$61060$new_n4001_ I2=$abc$61060$new_n4059_ I3=$abc$61060$soc.simpleuart_reg_dat_do[3]_new_inv_ O=$abc$61060$new_n4372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[3] O=$abc$61060$soc.simpleuart_reg_dat_do[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=$abc$61060$new_n4016_ I2=soc.spimemio.valid I3=soc.spimemio.rdata[3] O=$abc$61060$new_n4374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[3] I3=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ O=$abc$61060$new_n4375_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_sltiu I2=soc.cpu.instr_bltu I3=soc.cpu.instr_sltu O=$abc$61060$techmap\soc.cpu.$0\is_sltiu_bltu_sltu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_slti I2=soc.cpu.instr_blt I3=soc.cpu.instr_slt O=$abc$61060$techmap\soc.cpu.$0\is_slti_blt_slt[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$abc$61060$new_n4519_ I1=$abc$61060$new_n4379_ I2=soc.cpu.latched_rd[0] I3=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0] O=$abc$61060$auto$simplemap.cc:256:simplemap_eqne$20550
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111110111
.gate SB_LUT4 I0=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3] I1=soc.cpu.latched_rd[3] I2=soc.cpu.latched_rd[4] I3=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4] O=$abc$61060$new_n4379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 I1=soc.cpu.decoded_rs2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[4]_new_ I3=$abc$61060$new_n4453_ O=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=$abc$61060$new_n4450_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14081_Y_new_ I3=$abc$61060$new_n4382_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I3=$abc$61060$new_n4383_ O=$abc$61060$new_n4382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$61060$new_n4383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ I3=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[15] I2=$abc$61060$new_n4386_ I3=$abc$61060$new_n4395_ O=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[31] I3=soc.cpu.mem_rdata_q[31] O=$abc$61060$new_n4386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4392_ I1=$abc$61060$new_n4058_ I2=$abc$61060$new_n4391_ I3=$abc$61060$new_n4389_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[31] I3=$abc$61060$new_n4390_ O=$abc$61060$new_n4389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$9574[12]_new_inv_ I1=$abc$61060$new_n4012_ I2=$abc$61060$new_n4002_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_ O=$abc$61060$new_n4390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=soc.spimemio.config_en I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ I3=$abc$61060$new_n3985_ O=$abc$61060$new_n4391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[31] O=$abc$61060$new_n4392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[15]_new_inv_ I3=soc.cpu.mem_rdata_q[15] O=$abc$61060$new_n4395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4398_ I1=$abc$61060$new_n4058_ I2=soc.simpleuart.cfg_divider[15] I3=$abc$61060$new_n4001_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[15] O=$abc$61060$new_n4398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[13] I2=$abc$61060$new_n4402_ I3=$abc$61060$new_n4408_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[29] I3=soc.cpu.mem_rdata_q[29] O=$abc$61060$new_n4402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4405_ I1=$abc$61060$new_n4058_ I2=soc.simpleuart.cfg_divider[29] I3=$abc$61060$new_n4001_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[29] O=$abc$61060$new_n4405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[13]_new_inv_ I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$new_n4408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4411_ I1=$abc$61060$new_n4058_ I2=soc.simpleuart.cfg_divider[13] I3=$abc$61060$new_n4001_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[13] O=$abc$61060$new_n4411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[14] I2=$abc$61060$new_n4415_ I3=$abc$61060$new_n4421_ O=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[14]_new_inv_ I3=soc.cpu.mem_rdata_q[14] O=$abc$61060$new_n4415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4418_ I1=$abc$61060$new_n4058_ I2=soc.simpleuart.cfg_divider[14] I3=$abc$61060$new_n4001_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[14] O=$abc$61060$new_n4418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[30] I3=soc.cpu.mem_rdata_q[30] O=$abc$61060$new_n4421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4424_ I1=$abc$61060$new_n4058_ I2=soc.simpleuart.cfg_divider[30] I3=$abc$61060$new_n4001_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[30] O=$abc$61060$new_n4424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$rtlil.cc:1981:NotGate$59768 I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[11] I2=$abc$61060$new_n4429_ I3=$abc$61060$new_n4440_ O=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[11]_new_inv_ I3=soc.cpu.mem_rdata_q[11] O=$abc$61060$new_n4429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4437_ I1=$abc$61060$new_n4058_ I2=$abc$61060$new_n4433_ I3=$abc$61060$new_n4432_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[11] I3=$abc$61060$new_n4390_ O=$abc$61060$new_n4432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=flash_io3_oe I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ I3=$abc$61060$new_n3985_ O=$abc$61060$new_n4433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4435_ I2=soc.spimemio.config_oe[3] I3=soc.spimemio.config_en O=flash_io3_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.config_en I2=soc.spimemio.xfer.xfer_rd I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$new_n4435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.spimemio.xfer.dummy_count[3] I1=soc.spimemio.xfer.dummy_count[2] I2=soc.spimemio.xfer.dummy_count[1] I3=soc.spimemio.xfer.dummy_count[0] O=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[11] O=$abc$61060$new_n4437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[27] I3=soc.cpu.mem_rdata_q[27] O=$abc$61060$new_n4440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4443_ I1=$abc$61060$new_n4058_ I2=soc.simpleuart.cfg_divider[27] I3=$abc$61060$new_n4001_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[27] O=$abc$61060$new_n4443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I3=$abc$61060$new_n4447_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14081_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$61060$new_n4447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ I3=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_ O=$abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] I3=$abc$61060$auto$rtlil.cc:1981:NotGate$59768 O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_ O=$abc$61060$new_n4450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ I3=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=resetn I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I3=$abc$61060$soc.cpu.mem_rdata_latched[24]_new_inv_ O=$abc$61060$new_n4453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4471_ I1=$abc$61060$new_n4463_ I2=iomem_rdata[8] I3=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ O=$abc$61060$soc.cpu.mem_rdata[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$61060$new_n4009_ I1=$abc$61060$new_n4464_ I2=soc.ram_ready I3=soc.memory.rdata[8] O=$abc$61060$new_n4463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$abc$61060$new_n4058_ I1=$abc$61060$new_n4465_ I2=$abc$61060$new_n3984_ I3=flash_io0_oe O=$abc$61060$new_n4464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[8] I3=$abc$61060$new_n4001_ O=$abc$61060$new_n4465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.spimemio.config_en I1=$abc$61060$new_n4470_ I2=$abc$61060$new_n4467_ I3=soc.spimemio.config_oe[0] O=flash_io0_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$new_n4467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24080_new_inv_ I3=soc.spimemio.xfer.xfer_ddr O=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=soc.spimemio.xfer.xfer_dspi O=$abc$61060$auto$simplemap.cc:168:logic_reduce$24080_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.spimemio.config_en I1=soc.spimemio.xfer.xfer_rd I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24080_new_inv_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$new_n4470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=$abc$61060$new_n4009_ I3=soc.spimemio.rdata[8] O=$abc$61060$new_n4471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[5] I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I2=$abc$61060$new_n4475_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$and$/usr/local/bin/../share/yosys/techmap.v:434$13849_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19824[1]_new_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_ O=$abc$61060$new_n4475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19232[1]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[3] I3=soc.cpu.mem_rdata_latched[2] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[5] I2=soc.cpu.mem_rdata_latched[4] I3=soc.cpu.mem_rdata_latched[6] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19232[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19824[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4481_ I1=soc.cpu.mem_rdata_latched[12] I2=soc.cpu.mem_rdata_latched[5] I3=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ O=$abc$61060$new_n4480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4482_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_ O=$abc$61060$new_n4481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ O=$abc$61060$new_n4482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[10] I2=$abc$61060$new_n4485_ I3=$abc$61060$new_n4494_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[10]_new_inv_ I3=soc.cpu.mem_rdata_q[10] O=$abc$61060$new_n4485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4491_ I1=$abc$61060$new_n4058_ I2=$abc$61060$new_n4489_ I3=$abc$61060$new_n4488_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[10] I3=$abc$61060$new_n4390_ O=$abc$61060$new_n4488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=flash_io2_oe I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ I3=$abc$61060$new_n3985_ O=$abc$61060$new_n4489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4435_ I2=soc.spimemio.config_oe[2] I3=soc.spimemio.config_en O=flash_io2_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[10] O=$abc$61060$new_n4491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[26] I3=soc.cpu.mem_rdata_q[26] O=$abc$61060$new_n4494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4497_ I1=$abc$61060$new_n4058_ I2=soc.simpleuart.cfg_divider[26] I3=$abc$61060$new_n4001_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[26] O=$abc$61060$new_n4497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_ I3=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_latched[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[23] I3=soc.cpu.mem_rdata_q[23] O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[7] I2=$abc$61060$new_n4516_ I3=$abc$61060$new_n4510_ O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$61060$new_n4300_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[7] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[7]_new_inv_ O=$abc$61060$new_n4510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$false I1=soc.ram_ready I2=$abc$61060$new_n4512_ I3=soc.memory.rdata[7] O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[7] I1=$abc$61060$new_n4390_ I2=$abc$61060$new_n4513_ I3=$abc$61060$soc.simpleuart_reg_dat_do[7]_new_inv_ O=$abc$61060$new_n4512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$9574[12]_new_inv_ I1=$abc$61060$new_n4514_ I2=$abc$61060$new_n4012_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_ O=$abc$61060$new_n4513_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[3] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$9591[1]_new_inv_ I2=$abc$61060$new_n4003_ I3=soc.cpu.mem_addr[2] O=$abc$61060$new_n4514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[7] O=$abc$61060$soc.simpleuart_reg_dat_do[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[7] I3=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ O=$abc$61060$new_n4516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ I2=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] I3=$abc$61060$auto$rtlil.cc:1981:NotGate$59768 O=$abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1] I1=soc.cpu.latched_rd[1] I2=soc.cpu.latched_rd[2] I3=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2] O=$abc$61060$new_n4519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 I1=soc.cpu.decoded_rs2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[2]_new_ I3=$abc$61060$new_n4525_ O=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=$abc$61060$new_n4522_ I2=$abc$61060$new_n4475_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I1=$abc$61060$new_n4523_ I2=$abc$61060$new_n4383_ I3=$abc$61060$new_n4524_ O=$abc$61060$new_n4522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_ O=$abc$61060$new_n4523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_ O=$abc$61060$new_n4524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I3=$abc$61060$soc.cpu.mem_rdata_latched[22]_new_inv_ O=$abc$61060$new_n4525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$new_n4298_ I3=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_latched[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[22] I3=soc.cpu.mem_rdata_q[22] O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 I1=soc.cpu.decoded_rs2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[1]_new_ I3=$abc$61060$new_n4531_ O=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$61060$new_n4522_ I2=$abc$61060$new_n4475_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I3=$abc$61060$soc.cpu.mem_rdata_latched[21]_new_inv_ O=$abc$61060$new_n4531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$new_n4350_ I3=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_latched[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[21] I3=soc.cpu.mem_rdata_q[21] O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 I1=soc.cpu.decoded_rs2[0] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[0]_new_ I3=$abc$61060$new_n4537_ O=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[2] I1=$abc$61060$new_n4522_ I2=$abc$61060$new_n4475_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I3=$abc$61060$soc.cpu.mem_rdata_latched[20]_new_inv_ O=$abc$61060$new_n4537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$new_n4332_ I3=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_latched[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[20] I3=soc.cpu.mem_rdata_q[20] O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$new_n4107_ I2=$abc$61060$new_n4134_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$12816[4]_new_inv_ O=$abc$61060$auto$fsm_map.cc:170:map_fsm$7371[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I3=soc.cpu.pcpi_mul.instr_mul O=soc.cpu.pcpi_mul.instr_any_mul
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.instr_mulhu I2=soc.cpu.pcpi_mul.instr_mulhsu I3=soc.cpu.pcpi_mul.instr_mulh O=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$61060$new_n4619_ I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$23875[3]_new_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$23875[0]_new_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$23875[1]_new_ O=$abc$61060$auto$simplemap.cc:256:simplemap_eqne$23882
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_rd[1] I3=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$23875[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$61060$new_n4547_ I1=$abc$61060$new_n4579_ I2=$abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_ I3=$abc$61060$new_n4548_ O=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_rs1[1] I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 O=$abc$61060$new_n4547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$61060$new_n4549_ I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I2=$abc$61060$new_n4447_ I3=$abc$61060$new_n4554_ O=$abc$61060$new_n4548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4551_ I3=$abc$61060$new_n4550_ O=$abc$61060$new_n4549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ O=$abc$61060$new_n4550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I1=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ I3=$abc$61060$techmap\soc.cpu.$procmux$4453_Y[3]_new_inv_ O=$abc$61060$new_n4551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_ O=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ O=$abc$61060$techmap\soc.cpu.$procmux$4453_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ I1=$abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_ I2=$abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$61060$new_n4554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4562_ I2=$abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_ O=$abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[8] I2=$abc$61060$new_n4557_ I3=$abc$61060$new_n4558_ O=$abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[8]_new_inv_ I3=soc.cpu.mem_rdata_q[8] O=$abc$61060$new_n4557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[24] I3=soc.cpu.mem_rdata_q[24] O=$abc$61060$new_n4558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[7] I2=$abc$61060$new_n4560_ I3=$abc$61060$new_n4561_ O=$abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ O=$abc$61060$new_n4560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[23] I3=soc.cpu.mem_rdata_q[23] O=$abc$61060$new_n4561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ O=$abc$61060$new_n4562_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4073_ I1=soc.cpu.mem_16bit_buffer[9] I2=$abc$61060$new_n4564_ I3=$abc$61060$new_n4573_ O=$abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata[9]_new_inv_ I3=soc.cpu.mem_rdata_q[9] O=$abc$61060$new_n4564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$61060$new_n4570_ I1=$abc$61060$new_n4058_ I2=$abc$61060$new_n4569_ I3=$abc$61060$new_n4567_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=flash_io1_oe I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_ I3=$abc$61060$new_n3985_ O=$abc$61060$new_n4567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4470_ I2=soc.spimemio.config_oe[1] I3=soc.spimemio.config_en O=flash_io1_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[9] I3=$abc$61060$new_n4001_ O=$abc$61060$new_n4569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[9] O=$abc$61060$new_n4570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[25] I3=soc.cpu.mem_rdata_q[25] O=$abc$61060$new_n4573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n4576_ I1=$abc$61060$new_n4058_ I2=soc.simpleuart.cfg_divider[25] I3=$abc$61060$new_n4001_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.ram_ready I3=soc.memory.rdata[25] O=$abc$61060$new_n4576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4613_ I1=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 I2=$abc$61060$new_n4609_ I3=$abc$61060$new_n4580_ O=$abc$61060$new_n4579_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4605_ I3=$abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0] O=$abc$61060$new_n4580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19322[0]_new_inv_ I1=$abc$61060$new_n4587_ I2=$abc$61060$new_n4583_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_ O=$abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=soc.cpu.mem_rdata_latched[2] I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] I3=$abc$61060$auto$rtlil.cc:1981:NotGate$59768 O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19322[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$61060$soc.cpu.mem_rdata_latched[25]_new_inv_ I1=soc.cpu.mem_rdata_latched[5] I2=soc.cpu.mem_rdata_latched[4] I3=soc.cpu.mem_rdata_latched[6] O=$abc$61060$new_n4583_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_ I1=$abc$61060$new_n4594_ I2=$abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_ I3=$abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_ O=$abc$61060$new_n4587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$new_n4249_ I3=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[28] I3=soc.cpu.mem_rdata_q[28] O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$new_n4408_ I3=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[29] I3=soc.cpu.mem_rdata_q[29] O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$new_n4598_ I1=$abc$61060$new_n4597_ I2=$abc$61060$new_n4596_ I3=$abc$61060$new_n4595_ O=$abc$61060$new_n4594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata[31] I3=soc.cpu.mem_rdata_q[31] O=$abc$61060$new_n4595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=soc.cpu.mem_la_secondword I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata[15]_new_inv_ I3=soc.cpu.mem_rdata_q[15] O=$abc$61060$new_n4596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata[30] I3=soc.cpu.mem_rdata_q[30] O=$abc$61060$new_n4597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=soc.cpu.mem_la_secondword I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata[14]_new_inv_ I3=soc.cpu.mem_rdata_q[14] O=$abc$61060$new_n4598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$new_n4429_ I3=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[27] I3=soc.cpu.mem_rdata_q[27] O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$new_n4485_ I3=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_ O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[26] I3=soc.cpu.mem_rdata_q[26] O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I3=$abc$61060$soc.cpu.mem_rdata_latched[16]_new_inv_ O=$abc$61060$new_n4605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$new_n4090_ I3=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_latched[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[16] I3=soc.cpu.mem_rdata_q[16] O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I2=$abc$61060$new_n4610_ I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_ O=$abc$61060$new_n4609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_ I1=$abc$61060$new_n4562_ I2=$abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_ O=$abc$61060$new_n4610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_ I2=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19232[1]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$new_n4618_ I1=$abc$61060$new_n4616_ I2=$abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_ I3=$abc$61060$new_n4614_ O=$abc$61060$new_n4613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ O=$abc$61060$new_n4614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ I3=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_ O=$abc$61060$new_n4616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$auto$rtlil.cc:1981:NotGate$59768 I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] I3=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_ O=$abc$61060$new_n4618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.latched_rd[4] I1=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4] I2=soc.cpu.latched_rd[2] I3=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2] O=$abc$61060$new_n4619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61060$new_n4629_ I1=soc.cpu.decoded_rs1[2] I2=$abc$61060$new_n4623_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14036_Y[2]_new_ O=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4622_ I2=$abc$61060$new_n4554_ I3=$abc$61060$new_n4447_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14036_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_ O=$abc$61060$new_n4622_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4624_ I2=$abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0] I3=$abc$61060$new_n4625_ O=$abc$61060$new_n4623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_ I1=$abc$61060$new_n4551_ I2=$abc$61060$new_n4550_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_ O=$abc$61060$new_n4624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I3=$abc$61060$soc.cpu.mem_rdata_latched[17]_new_inv_ O=$abc$61060$new_n4625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$new_n4065_ I3=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_latched[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[17] I3=soc.cpu.mem_rdata_q[17] O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=resetn I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_ O=$abc$61060$new_n4629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 I1=soc.cpu.decoded_rs1[4] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[4]_new_ I3=$abc$61060$new_n4634_ O=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ I1=$abc$61060$new_n4633_ I2=$abc$61060$new_n4550_ I3=$abc$61060$new_n4632_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I1=$abc$61060$new_n4447_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ I3=$abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_ O=$abc$61060$new_n4632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ O=$abc$61060$new_n4633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4635_ I3=$abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0] O=$abc$61060$new_n4634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I3=$abc$61060$soc.cpu.mem_rdata_latched[19]_new_inv_ O=$abc$61060$new_n4635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$new_n4368_ I3=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_latched[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[19] I3=soc.cpu.mem_rdata_q[19] O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_rd[0] I3=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$23875[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$61060$new_n4641_ I1=$abc$61060$new_n4644_ I2=$abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_ I3=$abc$61060$new_n4642_ O=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_rs1[0] I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 O=$abc$61060$new_n4641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$61060$new_n4643_ I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I2=$abc$61060$new_n4554_ I3=$abc$61060$new_n4447_ O=$abc$61060$new_n4642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4551_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_ I3=$abc$61060$new_n4550_ O=$abc$61060$new_n4643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0] O=$abc$61060$new_n4644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_rd[3] I3=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$23875[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$61060$new_n4648_ I1=$abc$61060$new_n4649_ I2=$abc$61060$new_n4647_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ O=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I2=$abc$61060$new_n4554_ I3=$abc$61060$new_n4447_ O=$abc$61060$new_n4647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_rs1[3] I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 O=$abc$61060$new_n4648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$61060$new_n4629_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_ I3=$abc$61060$new_n4650_ O=$abc$61060$new_n4649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4651_ I3=$abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0] O=$abc$61060$new_n4650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I3=$abc$61060$soc.cpu.mem_rdata_latched[18]_new_inv_ O=$abc$61060$new_n4651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$new_n4315_ I3=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_latched[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[18] I3=soc.cpu.mem_rdata_q[18] O=$abc$61060$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25786[0]_new_inv_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_ I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25786[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$61060$new_n4659_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[30] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14732_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[31] I3=$abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[30] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[31] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.is_sb_sh_sw O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4662_ I2=soc.cpu.reg_op1[29] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15997_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[29] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[29]_new_inv_ O=$abc$61060$new_n4662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.cpu_state[4] I3=$abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$61060$new_n4663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_rdata I2=$abc$61060$new_n4109_ I3=soc.cpu.mem_do_prefetch O=$abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_wdata I2=$abc$61060$new_n4109_ I3=soc.cpu.mem_do_prefetch O=$abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[29] I2=soc.cpu.reg_pc[29] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[13] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[13] O=soc.cpu.cpuregs_rs1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4669_ I2=soc.cpu.decoded_rs1[1] I3=soc.cpu.decoded_rs1[0] O=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.decoded_rs1[5] I1=soc.cpu.decoded_rs1[4] I2=soc.cpu.decoded_rs1[3] I3=soc.cpu.decoded_rs1[2] O=$abc$61060$new_n4669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.cpu_state[4] I3=$abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$61060$new_n4670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4672_ I2=soc.cpu.reg_op1[21] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15989_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[21] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[21]_new_inv_ O=$abc$61060$new_n4672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[21] I2=soc.cpu.reg_pc[21] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[5] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[5] O=soc.cpu.cpuregs_rs1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4676_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[29] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14731_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[29] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4678_ I2=soc.cpu.reg_op1[20] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15988_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[20] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[20]_new_inv_ O=$abc$61060$new_n4678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[20] I2=soc.cpu.reg_pc[20] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[4] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[4] O=soc.cpu.cpuregs_rs1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4682_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[28] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14730_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[28] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4684_ I2=soc.cpu.reg_op1[19] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15987_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[19] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[19]_new_inv_ O=$abc$61060$new_n4684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[19] I2=soc.cpu.reg_pc[19] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[3] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[3] O=soc.cpu.cpuregs_rs1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4688_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[27] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14729_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[27] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$61060$new_n4690_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[26] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14728_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[26] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4692_ I2=soc.cpu.reg_op1[18] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15986_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[18] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[18]_new_inv_ O=$abc$61060$new_n4692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[18] I2=soc.cpu.reg_pc[18] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[2] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[2] O=soc.cpu.cpuregs_rs1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4696_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[25] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14727_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$61060$new_n4698_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[24] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14726_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[24] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4700_ I2=soc.cpu.reg_op1[17] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15985_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[17] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[17]_new_inv_ O=$abc$61060$new_n4700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[17] I2=soc.cpu.reg_pc[17] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[1] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[1] O=soc.cpu.cpuregs_rs1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4704_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[23] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14725_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[23] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4706_ I2=soc.cpu.reg_op1[16] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15984_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[16] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[16]_new_inv_ O=$abc$61060$new_n4706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[16] I2=soc.cpu.reg_pc[16] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[0] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[0] O=soc.cpu.cpuregs_rs1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4710_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[22] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14724_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[22] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4712_ I2=soc.cpu.reg_op1[15] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15983_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[15] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[15]_new_inv_ O=$abc$61060$new_n4712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[15] I2=soc.cpu.reg_pc[15] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[15] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[15] O=soc.cpu.cpuregs_rs1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4716_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[21] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14723_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[21] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4718_ I2=soc.cpu.reg_op1[14] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15982_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[14] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[14]_new_inv_ O=$abc$61060$new_n4718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[14] I2=soc.cpu.reg_pc[14] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[14] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[14] O=soc.cpu.cpuregs_rs1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4722_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[20] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14722_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[20] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4722_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4724_ I2=soc.cpu.reg_op1[13] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15981_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[13] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[13]_new_inv_ O=$abc$61060$new_n4724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[13] I2=soc.cpu.reg_pc[13] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[13] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[13] O=soc.cpu.cpuregs_rs1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4728_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[19] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14721_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[19] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4730_ I2=soc.cpu.reg_op1[12] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15980_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[12] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[12]_new_inv_ O=$abc$61060$new_n4730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[12] I2=soc.cpu.reg_pc[12] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[12] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[12] O=soc.cpu.cpuregs_rs1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4734_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[18] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14720_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[18] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4736_ I2=soc.cpu.reg_op1[11] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15979_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[11] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[11]_new_inv_ O=$abc$61060$new_n4736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[11] I2=soc.cpu.reg_pc[11] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[11] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[11] O=soc.cpu.cpuregs_rs1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4740_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[17] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14719_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[17] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$61060$new_n4742_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[16] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14718_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[16] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4742_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4744_ I2=soc.cpu.reg_op1[10] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15978_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[10] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[10]_new_inv_ O=$abc$61060$new_n4744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[10] I2=soc.cpu.reg_pc[10] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[10] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[10] O=soc.cpu.cpuregs_rs1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4748_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[15] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14717_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[15] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$61060$new_n4750_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[14] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14716_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4750_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4752_ I2=soc.cpu.reg_op1[9] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15977_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[9] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[9]_new_inv_ O=$abc$61060$new_n4752_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[9] I2=soc.cpu.reg_pc[9] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[9] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[9] O=soc.cpu.cpuregs_rs1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4756_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[13] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14715_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4758_ I2=soc.cpu.reg_op1[8] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15976_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[8] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[8]_new_inv_ O=$abc$61060$new_n4758_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[8] I2=soc.cpu.reg_pc[8] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[8] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[8] O=soc.cpu.cpuregs_rs1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4762_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[12] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14714_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_ I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$new_n4762_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4764_ I2=soc.cpu.reg_op1[7] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15975_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[7] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[7]_new_inv_ O=$abc$61060$new_n4764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[7] I2=soc.cpu.reg_pc[7] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[7] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[7] O=soc.cpu.cpuregs_rs1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4768_ I1=soc.cpu.mem_rdata_q[31] I2=$abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_ I3=soc.cpu.is_sb_sh_sw O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14713_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[7] I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.decoded_imm_uj[11] I3=soc.cpu.instr_jal O=$abc$61060$new_n4768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4770_ I2=soc.cpu.reg_op1[6] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15974_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[6] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[6]_new_inv_ O=$abc$61060$new_n4770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[6] I2=soc.cpu.reg_pc[6] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[6] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[6] O=soc.cpu.cpuregs_rs1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=$abc$61060$new_n4076_ I2=soc.cpu.decoded_imm_uj[10] I3=soc.cpu.instr_jal O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14712_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4775_ I2=soc.cpu.reg_op1[5] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15973_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[5] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[5]_new_inv_ O=$abc$61060$new_n4775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[5] I2=soc.cpu.reg_pc[5] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[5] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[5] O=soc.cpu.cpuregs_rs1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=$abc$61060$new_n4076_ I2=soc.cpu.decoded_imm_uj[9] I3=soc.cpu.instr_jal O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14711_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=$abc$61060$new_n4076_ I2=soc.cpu.decoded_imm_uj[8] I3=soc.cpu.instr_jal O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14710_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4781_ I2=soc.cpu.reg_op1[4] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15972_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[4] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[4]_new_inv_ O=$abc$61060$new_n4781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[4] I2=soc.cpu.reg_pc[4] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[4] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[4] O=soc.cpu.cpuregs_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=$abc$61060$new_n4076_ I2=soc.cpu.decoded_imm_uj[7] I3=soc.cpu.instr_jal O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14709_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=$abc$61060$new_n4076_ I2=soc.cpu.decoded_imm_uj[6] I3=soc.cpu.instr_jal O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14708_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4787_ I2=soc.cpu.reg_op1[3] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15971_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[3] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[3]_new_inv_ O=$abc$61060$new_n4787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[3] I2=soc.cpu.reg_pc[3] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[3] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[3] O=soc.cpu.cpuregs_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=$abc$61060$new_n4076_ I2=soc.cpu.decoded_imm_uj[5] I3=soc.cpu.instr_jal O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14707_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4792_ I2=soc.cpu.reg_op1[2] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15970_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[2] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[2]_new_inv_ O=$abc$61060$new_n4792_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[2] I2=soc.cpu.reg_pc[2] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[2] I3=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[2] O=soc.cpu.cpuregs_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25289_new_inv_ I2=soc.cpu.decoded_imm_uj[4] I3=soc.cpu.instr_jal O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14706_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25286[0]_new_ I2=$abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_ I3=soc.cpu.mem_rdata_q[24] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25289_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[11] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.is_sb_sh_sw O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25286[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4799_ I2=soc.cpu.reg_op1[1] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15969_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[1] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[1]_new_inv_ O=$abc$61060$new_n4799_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[1] I2=soc.cpu.reg_pc[1] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[1] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[1] O=soc.cpu.cpuregs_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25300_new_inv_ I2=soc.cpu.decoded_imm_uj[3] I3=soc.cpu.instr_jal O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14705_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25297[0]_new_ I2=$abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_ I3=soc.cpu.mem_rdata_q[23] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25300_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[10] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.is_sb_sh_sw O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25297[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25307_new_inv_ I2=soc.cpu.decoded_imm_uj[2] I3=soc.cpu.instr_jal O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14704_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25304[0]_new_ I2=$abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_ I3=soc.cpu.mem_rdata_q[22] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25307_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[9] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.is_sb_sh_sw O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$25304[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4809_ I2=soc.cpu.reg_op1[0] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15968_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[0] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[0]_new_inv_ O=$abc$61060$new_n4809_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[0] I2=soc.cpu.reg_pc[0] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[0] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[0] O=soc.cpu.cpuregs_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$61060$new_n4813_ I1=soc.cpu.mem_rdata_q[8] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14703_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_ I2=soc.cpu.decoded_imm_uj[1] I3=soc.cpu.instr_jal O=$abc$61060$new_n4813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4815_ I2=soc.cpu.mem_rdata_q[20] I3=$abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14702_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[7] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.decoded_imm_uj[0] I3=soc.cpu.instr_jal O=$abc$61060$new_n4815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4817_ I2=soc.cpu.reg_op1[28] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15996_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[28] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[28]_new_inv_ O=$abc$61060$new_n4817_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[28] I2=soc.cpu.reg_pc[28] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[12] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[12] O=soc.cpu.cpuregs_rs1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4821_ I2=soc.cpu.reg_op1[27] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15995_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[27] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[27]_new_inv_ O=$abc$61060$new_n4821_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[27] I2=soc.cpu.reg_pc[27] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[11] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[11] O=soc.cpu.cpuregs_rs1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4825_ I2=soc.cpu.reg_op1[26] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15994_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[26] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[26]_new_inv_ O=$abc$61060$new_n4825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[26] I2=soc.cpu.reg_pc[26] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[10] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[10] O=soc.cpu.cpuregs_rs1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4829_ I2=soc.cpu.reg_op1[25] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15993_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[25] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[25]_new_inv_ O=$abc$61060$new_n4829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[25] I2=soc.cpu.reg_pc[25] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[9] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[9] O=soc.cpu.cpuregs_rs1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4833_ I2=soc.cpu.reg_op1[24] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15992_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[24] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[24]_new_inv_ O=$abc$61060$new_n4833_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[24] I2=soc.cpu.reg_pc[24] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[8] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[8] O=soc.cpu.cpuregs_rs1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4837_ I2=soc.cpu.reg_op1[23] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15991_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[23] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[23]_new_inv_ O=$abc$61060$new_n4837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[23] I2=soc.cpu.reg_pc[23] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[7] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[7] O=soc.cpu.cpuregs_rs1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4841_ I2=soc.cpu.reg_op1[22] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15990_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[22] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[22]_new_inv_ O=$abc$61060$new_n4841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[22] I2=soc.cpu.reg_pc[22] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[6] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[6] O=soc.cpu.cpuregs_rs1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4845_ I3=$abc$61060$new_n4847_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26121
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=$abc$61060$new_n4670_ I2=$abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3978.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17107_Y[1]_new_ O=$abc$61060$new_n4845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[5] I3=$abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ O=$abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=$abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ I2=soc.cpu.instr_sh I3=soc.cpu.instr_sw O=$abc$61060$new_n4847_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26128_new_ I2=soc.cpu.decoded_imm_uj[31] I3=soc.cpu.instr_jal O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14733_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=$abc$61060$new_n4076_ I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26128_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4851_ I2=soc.cpu.mem_wordsize[0] I3=$abc$61060$new_n4670_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26133
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$new_n4852_ I1=soc.cpu.cpu_state[4] I2=$abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ I3=soc.cpu.instr_sh O=$abc$61060$new_n4851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.instr_lhu I3=soc.cpu.instr_lh O=$abc$61060$new_n4852_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.irq_active I2=$abc$61060$new_n4854_ I3=soc.cpu.irq_state[0] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4055.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14070_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101011001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=soc.cpu.instr_retirq O=$abc$61060$new_n4854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4856_ I2=soc.cpu.reg_op1[31] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15999_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[31] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[31]_new_inv_ O=$abc$61060$new_n4856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[31] I2=soc.cpu.reg_pc[31] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[15] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[15] O=soc.cpu.cpuregs_rs1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4860_ I2=soc.cpu.reg_op1[30] I3=$abc$61060$new_n4670_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15998_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[30] I1=$abc$61060$new_n4663_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[30]_new_inv_ O=$abc$61060$new_n4860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[30] I2=soc.cpu.reg_pc[30] I3=soc.cpu.instr_lui O=$abc$61060$techmap\soc.cpu.$procmux$4143_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] I1=$abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_ I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[14] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[14] O=soc.cpu.cpuregs_rs1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4873_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$and$/usr/local/bin/../share/yosys/techmap.v:434$14282_Y[0]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14284_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_la_read I3=$abc$61060$auto$wreduce.cc:454:run$7015[1]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$and$/usr/local/bin/../share/yosys/techmap.v:434$14282_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:364$2018_Y_new_inv_ O=soc.cpu.mem_la_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:364$2017_Y_new_ I2=$abc$61060$new_n4074_ I3=$abc$61060$new_n4870_ O=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:364$2018_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=soc.cpu.mem_la_firstword_xfer I3=soc.cpu.mem_la_secondword O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:364$2017_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.cpu.$procmux$5457_Y I3=soc.cpu.mem_xfer O=soc.cpu.mem_la_firstword_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.last_mem_valid I2=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_ I3=soc.cpu.mem_la_firstword_reg O=$abc$61060$techmap\soc.cpu.$procmux$5457_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:363$2008_Y_new_inv_ O=$abc$61060$new_n4870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I3=soc.cpu.mem_do_rdata O=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:363$2008_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4870_ I1=soc.cpu.mem_do_wdata I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$36164[0]_new_inv_ I3=soc.cpu.mem_do_rinst O=$abc$61060$new_n4873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26582_new_inv_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_ I3=$abc$61060$techmap\soc.cpu.$procmux$5199_Y_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5189.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14084_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=soc.cpu.mem_state[0] I1=soc.cpu.mem_state[1] I2=$abc$61060$techmap\soc.cpu.$procmux$5187_Y_new_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$33373[1]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26582_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001110110011111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_xfer I3=soc.cpu.mem_la_read O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$33373[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.$logic_and$picosoc.v:189$1197_Y I3=$abc$61060$new_n4044_ O=$abc$61060$techmap\soc.cpu.$procmux$5187_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_valid I3=$abc$61060$techmap\soc.$logic_not$picosoc.v:189$1196_Y_new_ O=$abc$61060$techmap\soc.$logic_and$picosoc.v:189$1197_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n3983_ I3=$abc$61060$new_n4009_ O=$abc$61060$techmap\soc.$logic_not$picosoc.v:189$1196_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:363$2008_Y_new_inv_ I1=soc.cpu.mem_do_wdata I2=$abc$61060$new_n4074_ I3=soc.cpu.mem_valid O=$abc$61060$techmap\soc.cpu.$procmux$5199_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27658_new_ I1=soc.cpu.cpu_state[1] I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_ I3=soc.cpu.decoded_rd[5] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3458.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13857_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$61060$new_n4887_ I1=soc.cpu.latched_rd[5] I2=soc.cpu.instr_setq I3=soc.cpu.cpu_state[2] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27658_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n4887_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.decoded_rd[4] I1=$abc$61060$new_n4889_ I2=soc.cpu.latched_rd[4] I3=$abc$61060$new_n4887_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3458.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13856_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[1] I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_ O=$abc$61060$new_n4889_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.decoded_rd[3] I1=$abc$61060$new_n4889_ I2=soc.cpu.latched_rd[3] I3=$abc$61060$new_n4887_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3458.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13855_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=soc.cpu.decoded_rd[2] I1=$abc$61060$new_n4889_ I2=soc.cpu.latched_rd[2] I3=$abc$61060$new_n4887_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3458.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13854_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=soc.cpu.decoded_rd[1] I1=$abc$61060$new_n4889_ I2=soc.cpu.latched_rd[1] I3=$abc$61060$new_n4887_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3458.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13853_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4894_ I2=soc.cpu.decoded_rd[0] I3=$abc$61060$new_n4889_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3458.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13852_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=soc.cpu.latched_rd[0] I1=$abc$61060$new_n4887_ I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_state[0] O=$abc$61060$new_n4894_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$61060$new_n4896_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3598.$and$/usr/local/bin/../share/yosys/techmap.v:434$17141_Y_new_ I2=soc.cpu.instr_jalr I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3555.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14084_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3555.$and$/usr/local/bin/../share/yosys/techmap.v:434$14082_Y_new_ I2=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I3=soc.cpu.cpu_state[1] O=$abc$61060$new_n4896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.latched_branch I3=soc.cpu.instr_retirq O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3555.$and$/usr/local/bin/../share/yosys/techmap.v:434$14082_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=$abc$61060$soc.cpu.alu_out_0_new_inv_ I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3598.$and$/usr/local/bin/../share/yosys/techmap.v:434$17141_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4317.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14920_Y_new_inv_ I1=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1234$2384_Y_new_inv_ I2=$abc$61060$new_n4939_ I3=soc.cpu.is_slti_blt_slt O=$abc$61060$soc.cpu.alu_out_0_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$61060$new_n4936_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4317.$and$/usr/local/bin/../share/yosys/techmap.v:434$14918_Y_new_ I2=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1234$2384_Y_new_inv_ I3=soc.cpu.instr_bne O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4317.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14920_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$61060$new_n4931_ I1=$abc$61060$new_n4926_ I2=$abc$61060$new_n4919_ I3=$abc$61060$new_n4902_ O=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1234$2384_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4916_ I1=$abc$61060$new_n4913_ I2=$abc$61060$new_n4908_ I3=$abc$61060$new_n4903_ O=$abc$61060$new_n4902_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[29]_new_ I1=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[27]_new_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[23]_new_ I3=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[4]_new_ O=$abc$61060$new_n4903_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op2[4] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[23] I3=soc.cpu.reg_op2[23] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op2[27] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op2[29] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[11]_new_ I1=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[10]_new_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[21]_new_ I3=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[17]_new_ O=$abc$61060$new_n4908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[17] I3=soc.cpu.reg_op2[17] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op2[21] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op2[10] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op2[11] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$61060$new_n4915_ I1=soc.cpu.reg_op1[2] I2=soc.cpu.reg_op2[2] I3=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[15]_new_ O=$abc$61060$new_n4913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op2[15] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op2[7] O=$abc$61060$new_n4915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61060$new_n4918_ I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[16] I3=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[26]_new_ O=$abc$61060$new_n4916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op2[26] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[5] I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op2[28] O=$abc$61060$new_n4918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61060$new_n4925_ I1=$abc$61060$new_n4920_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[25]_new_ I3=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[31]_new_ O=$abc$61060$new_n4919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$61060$new_n4922_ I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[12] I3=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[0]_new_ O=$abc$61060$new_n4920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[0] I3=soc.cpu.reg_op1[0] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[13] I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op2[14] O=$abc$61060$new_n4922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op2[31] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[25] I3=soc.cpu.reg_op2[25] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[6] I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op2[19] O=$abc$61060$new_n4925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[9]_new_ I1=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[1]_new_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[18]_new_ I3=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[24]_new_ O=$abc$61060$new_n4926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[24] I3=soc.cpu.reg_op2[24] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[18] I3=soc.cpu.reg_op2[18] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op1[1] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op2[9] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[20]_new_ I1=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[8]_new_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[22]_new_ I3=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[30]_new_ O=$abc$61060$new_n4931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op2[30] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op2[22] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[8] I3=soc.cpu.reg_op2[8] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op2[20] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$abc$61060$auto$alumacc.cc:491:replace_alu$7297[31] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4317.$and$/usr/local/bin/../share/yosys/techmap.v:434$14916_Y_new_ I2=soc.cpu.is_sltiu_bltu_sltu I3=soc.cpu.instr_bgeu O=$abc$61060$new_n4936_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=soc.cpu.is_slti_blt_slt I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31] I2=$abc$61060$auto$alumacc.cc:491:replace_alu$7287[31] I3=$abc$61060$auto$alumacc.cc:415:extract_cmp_alu$7163[31] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4317.$and$/usr/local/bin/../share/yosys/techmap.v:434$14916_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=soc.cpu.instr_bge I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31] I2=$abc$61060$auto$alumacc.cc:491:replace_alu$7287[31] I3=$abc$61060$auto$alumacc.cc:415:extract_cmp_alu$7163[31] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4317.$and$/usr/local/bin/../share/yosys/techmap.v:434$14918_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010100010000010
.gate SB_LUT4 I0=soc.cpu.instr_bne I1=soc.cpu.instr_bge I2=soc.cpu.instr_bgeu I3=soc.cpu.is_sltiu_bltu_sltu O=$abc$61060$new_n4939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$new_n4941_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3598.$and$/usr/local/bin/../share/yosys/techmap.v:434$17141_Y_new_ I2=$abc$61060$techmap\soc.cpu.$procmux$3640_Y_new_ I3=soc.cpu.cpu_state[1] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3598.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17144_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n4213_ I3=soc.cpu.latched_store O=$abc$61060$new_n4941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$11057[2]_new_inv_ I3=$abc$61060$techmap\soc.cpu.$procmux$3204_Y_new_ O=$abc$61060$techmap\soc.cpu.$procmux$3640_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17833[0]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17833[1]_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$3204_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[4]_new_inv_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[5]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[6]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[7]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17833[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[31] I1=soc.cpu.irq_pending[30] I2=soc.cpu.irq_pending[29] I3=soc.cpu.irq_pending[28] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[27] I1=soc.cpu.irq_pending[26] I2=soc.cpu.irq_pending[25] I3=soc.cpu.irq_pending[24] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[23] I1=soc.cpu.irq_pending[22] I2=soc.cpu.irq_pending[21] I3=soc.cpu.irq_pending[20] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[19] I1=soc.cpu.irq_pending[18] I2=soc.cpu.irq_pending[17] I3=soc.cpu.irq_pending[16] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[2]_new_inv_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[3]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[0]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[1]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17833[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=soc.cpu.irq_pending[6] I2=soc.cpu.irq_pending[5] I3=soc.cpu.irq_pending[4] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[3] I1=soc.cpu.irq_pending[2] I2=soc.cpu.irq_pending[1] I3=soc.cpu.irq_pending[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[15] I1=soc.cpu.irq_pending[14] I2=soc.cpu.irq_pending[13] I3=soc.cpu.irq_pending[12] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[11] I1=soc.cpu.irq_pending[10] I2=soc.cpu.irq_pending[9] I3=soc.cpu.irq_pending[8] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$new_n4955_ I1=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[7]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_ I3=soc.cpu.mem_addr[7] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20894_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$61060$new_n4971_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_ I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_ I3=soc.cpu.mem_addr[15] O=$abc$61060$new_n4955_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_ I3=$abc$61060$new_n4957_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.din_valid I1=soc.spimemio.xfer_resetn I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I3=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14080_Y_new_inv_ O=$abc$61060$new_n4957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$and$/usr/local/bin/../share/yosys/techmap.v:434$14083_Y_new_ I1=soc.spimemio.xfer.count[0] I2=$abc$61060$new_n4968_ I3=$abc$61060$new_n4964_ O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14080_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I3=$abc$61060$new_n4960_ O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$and$/usr/local/bin/../share/yosys/techmap.v:434$14083_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4961_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[0] I3=$abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98_Y[0] O=$abc$61060$new_n4960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[1] I3=$abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98_Y[1] O=$abc$61060$new_n4961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24219[1]_new_inv_ I1=soc.spimemio.xfer.xfer_dspi I2=$abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_ I3=soc.spimemio.xfer.xfer_qspi O=$abc$61060$new_n4964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[2] I3=$abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117_Y[2] O=$abc$61060$auto$simplemap.cc:168:logic_reduce$24219[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$61060$new_n4969_ I1=soc.spimemio.xfer.count[2] I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.flash_clk O=$abc$61060$new_n4968_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.count[1] I3=soc.spimemio.xfer.count[3] O=$abc$61060$new_n4969_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.spimemio.state[3] I1=soc.spimemio.state[2] I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_ I1=$abc$61060$techmap\soc.spimemio.$procmux$6250_Y I2=soc.spimemio.config_ddr I3=soc.spimemio.config_qspi O=$abc$61060$new_n4971_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4973_ I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[2] I3=soc.spimemio.state[3] O=$abc$61060$new_n4973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[3] I2=soc.spimemio.state[2] I3=soc.spimemio.state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[1] I2=$abc$61060$new_n4973_ I3=soc.spimemio.state[0] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_ I3=$abc$61060$new_n4957_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[1] I2=soc.spimemio.state[0] I3=$abc$61060$new_n4973_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_ I1=$abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_ I2=soc.cpu.mem_addr[23] I3=soc.spimemio.din_data[7] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.valid I3=$abc$61060$new_n4016_ O=$abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4973_ I2=soc.spimemio.state[0] I3=soc.spimemio.state[1] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$new_n4982_ I1=$abc$61060$new_n4987_ I2=$abc$61060$new_n4986_ I3=soc.cpu.mem_addr[22] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20893_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[1]_new_inv_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_ I2=$abc$61060$new_n4985_ I3=soc.spimemio.din_data[6] O=$abc$61060$new_n4982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_ I3=soc.spimemio.config_cont O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_addr[6] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_ I2=soc.cpu.mem_addr[14] I3=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_ I3=$abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_ O=$abc$61060$new_n4985_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_ I3=$abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_ O=$abc$61060$new_n4986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$21006_new_inv_ I2=$abc$61060$techmap\soc.spimemio.$procmux$6250_Y I3=soc.spimemio.config_qspi O=$abc$61060$new_n4987_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_ I3=soc.spimemio.state[1] O=$abc$61060$auto$simplemap.cc:168:logic_reduce$21006_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4991_ I1=$abc$61060$new_n4990_ I2=$abc$61060$new_n4985_ I3=soc.spimemio.din_data[5] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20892_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$61060$new_n4971_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_ I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_ I3=soc.cpu.mem_addr[13] O=$abc$61060$new_n4990_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.mem_addr[5] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_ I2=soc.cpu.mem_addr[21] I3=$abc$61060$new_n4986_ O=$abc$61060$new_n4991_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4993_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_ O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20891_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[4]_new_inv_ I1=$abc$61060$new_n4995_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_ I3=soc.cpu.mem_addr[4] O=$abc$61060$new_n4993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_ I1=$abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_ I2=soc.cpu.mem_addr[20] I3=soc.spimemio.din_data[4] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$abc$61060$new_n4996_ I1=soc.spimemio.config_ddr I2=soc.spimemio.config_qspi I3=$abc$61060$techmap\soc.spimemio.$procmux$6250_Y O=$abc$61060$new_n4995_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$21006_new_inv_ I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_ I3=soc.cpu.mem_addr[12] O=$abc$61060$new_n4996_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5001_ I2=$abc$61060$new_n4999_ I3=$abc$61060$new_n4998_ O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20890_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$abc$61060$new_n4971_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_ I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_ I3=soc.cpu.mem_addr[11] O=$abc$61060$new_n4998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.spimemio.config_dummy[3] I1=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21101_Y[0]_new_ I2=$abc$61060$new_n4986_ I3=soc.cpu.mem_addr[19] O=$abc$61060$new_n4999_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_ I3=$abc$61060$new_n4957_ O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21101_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[3] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_ I2=soc.spimemio.din_data[3] I3=$abc$61060$new_n4985_ O=$abc$61060$new_n5001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n5003_ I1=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[2]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_ I3=soc.cpu.mem_addr[2] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20889_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$61060$new_n5004_ I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_ I2=$abc$61060$new_n4957_ I3=soc.spimemio.config_dummy[2] O=$abc$61060$new_n5003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20884_Y[2]_new_ I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$21006_new_inv_ I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_ I3=soc.cpu.mem_addr[10] O=$abc$61060$new_n5004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_ddr I2=soc.spimemio.config_qspi I3=$abc$61060$techmap\soc.spimemio.$procmux$6250_Y O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20884_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_ I1=$abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_ I2=soc.cpu.mem_addr[18] I3=soc.spimemio.din_data[2] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$abc$61060$new_n5008_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_ I3=soc.cpu.mem_addr[1] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20888_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[1]_new_inv_ I1=$abc$61060$new_n5010_ I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21101_Y[0]_new_ I3=soc.spimemio.config_dummy[1] O=$abc$61060$new_n5008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_ I1=$abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_ I2=soc.cpu.mem_addr[17] I3=soc.spimemio.din_data[1] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20884_Y[1]_new_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_ I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_ I3=soc.cpu.mem_addr[9] O=$abc$61060$new_n5010_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.spimemio.$procmux$6250_Y I2=soc.spimemio.config_qspi I3=soc.spimemio.config_ddr O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20884_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$61060$new_n5013_ I1=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[0]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_ I3=soc.cpu.mem_addr[0] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20887_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$61060$new_n5014_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_ I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_ I3=soc.cpu.mem_addr[8] O=$abc$61060$new_n5013_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$61060$techmap\soc.spimemio.$procmux$6250_Y I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_ I3=soc.spimemio.config_dummy[0] O=$abc$61060$new_n5014_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_ I1=$abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_ I2=soc.cpu.mem_addr[16] I3=soc.spimemio.din_data[0] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_tag[3] I3=$abc$61060$new_n5017_ O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6373.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20914_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5018_ I3=$abc$61060$new_n4985_ O=$abc$61060$new_n5017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_wait I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_ I3=soc.spimemio.valid O=$abc$61060$new_n5018_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5020_ I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[3] I3=soc.spimemio.state[2] O=$abc$61060$new_n5020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_ I1=$abc$61060$new_n4985_ I2=soc.spimemio.din_tag[2] I3=$abc$61060$new_n5022_ O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6373.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20913_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_ I2=soc.spimemio.valid I3=soc.spimemio.rd_wait O=$abc$61060$new_n5022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17477[0]_new_ I2=soc.spimemio.din_tag[1] I3=$abc$61060$new_n5017_ O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6373.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20912_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[3] I2=soc.spimemio.state[1] I3=soc.spimemio.state[2] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17477[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5026_ I2=soc.spimemio.din_tag[0] I3=$abc$61060$new_n5017_ O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6373.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20911_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[3] I2=soc.spimemio.state[0] I3=soc.spimemio.state[2] O=$abc$61060$new_n5026_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=soc.cpu.trap O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n5029_ I1=$abc$61060$new_n5032_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$33373[1]_new_inv_ I3=$abc$61060$new_n4074_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_ I2=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418 I3=$abc$61060$new_n5030_ O=$abc$61060$new_n5029_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:364$2018_Y_new_inv_ I1=soc.cpu.mem_xfer I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[0]_new_inv_ I3=soc.cpu.mem_do_rdata O=$abc$61060$new_n5030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$61060$soc.cpu.mem_rdata[0]_new_inv_ I3=$abc$61060$soc.cpu.mem_rdata[1]_new_inv_ O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_do_rdata I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:364$2018_Y_new_inv_ O=$abc$61060$new_n5032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.trap I2=soc.cpu.clear_prefetched_high_word I3=$abc$61060$new_n5034_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34846
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_ I2=$abc$61060$new_n5032_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$33373[1]_new_inv_ O=$abc$61060$new_n5034_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418 I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_ I3=soc.cpu.mem_xfer O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34874
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.trap I3=resetn O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34896
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.mem_la_write_new_ I3=soc.cpu.trap O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_wdata I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_ I3=resetn O=$abc$61060$soc.cpu.mem_la_write_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418 I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.mem_la_write_new_ I3=soc.cpu.mem_la_read O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=resetn I1=soc.cpu.trap I2=$abc$61060$techmap\soc.$logic_not$picosoc.v:189$1196_Y_new_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$36164[0]_new_inv_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$36180
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36196
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoder_trigger I3=soc.cpu.decoder_pseudo_trigger O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1401$2448_Y I3=$abc$61060$auto$rtlil.cc:1981:NotGate$60004 O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37123
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.pcpi_timeout_counter[3] I1=soc.cpu.pcpi_timeout_counter[2] I2=soc.cpu.pcpi_timeout_counter[1] I3=soc.cpu.pcpi_timeout_counter[0] O=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1401$2448_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[5] I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37213
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=soc.cpu.cpu_state[1] O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$new_n4889_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37258
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066 O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37273
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37282
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[3] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 I3=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37258 O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37312
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$new_n4109_ O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0] I3=$abc$61060$techmap\soc.cpu.$2\set_mem_do_wdata[0:0] O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37341
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I1=$abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ I2=soc.cpu.cpu_state[1] I3=soc.cpu.cpu_state[0] O=$abc$61060$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0] I3=$abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37350
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5061_ I2=soc.cpu.cpu_state[0] I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066 O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37361[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[5] I3=$abc$61060$soc.cpu.alu_out_0_new_inv_ O=$abc$61060$new_n5061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066 I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37361[2] I3=$abc$61060$new_n4109_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37385
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4164_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0] O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37481
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=resetn I1=soc.cpu.cpu_state[5] I2=soc.cpu.cpu_state[1] I3=soc.cpu.cpu_state[4] O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37506
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_ I3=soc.cpu.irq_state[1] O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37529
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=soc.cpu.cpu_state[4] I3=soc.cpu.cpu_state[0] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$new_n5068_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[1] I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_ O=$abc$61060$new_n5068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.instr_maskirq I3=soc.cpu.cpu_state[2] O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=resetn I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[2] O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=resetn I1=soc.cpu.decoder_trigger I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_ I3=soc.cpu.cpu_state[1] O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010101010101
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$new_n4204_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$44723
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[0] I3=$abc$61060$new_n4001_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[1] I3=$abc$61060$new_n4001_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[2] I3=$abc$61060$new_n4001_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[3] I3=$abc$61060$new_n4001_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$new_n5078_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_ I3=$abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_ O=$abc$61060$new_n5078_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5088_ I2=$abc$61060$new_n5086_ I3=$abc$61060$new_n5082_ O=$abc$61060$new_n5081_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5085_ I1=$abc$61060$new_n5083_ I2=soc.simpleuart.recv_divcnt[22] I3=soc.simpleuart.cfg_divider[22] O=$abc$61060$new_n5082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5084_ I2=soc.simpleuart.recv_divcnt[8] I3=soc.simpleuart.cfg_divider[8] O=$abc$61060$new_n5083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[13] I1=soc.simpleuart.recv_divcnt[13] I2=soc.simpleuart.recv_divcnt[15] I3=soc.simpleuart.cfg_divider[15] O=$abc$61060$new_n5084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[0] I1=soc.simpleuart.cfg_divider[0] I2=soc.simpleuart.cfg_divider[21] I3=soc.simpleuart.recv_divcnt[21] O=$abc$61060$new_n5085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5087_ I2=soc.simpleuart.recv_divcnt[14] I3=soc.simpleuart.cfg_divider[14] O=$abc$61060$new_n5086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[26] I1=soc.simpleuart.cfg_divider[26] I2=soc.simpleuart.recv_divcnt[27] I3=soc.simpleuart.cfg_divider[27] O=$abc$61060$new_n5087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[29] I1=soc.simpleuart.cfg_divider[29] I2=soc.simpleuart.recv_divcnt[9] I3=soc.simpleuart.cfg_divider[9] O=$abc$61060$new_n5088_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[28] I1=soc.simpleuart.cfg_divider[28] I2=soc.simpleuart.recv_divcnt[24] I3=soc.simpleuart.cfg_divider[24] O=$abc$61060$new_n5095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61060$new_n5103_ I1=$abc$61060$new_n5102_ I2=soc.simpleuart.recv_divcnt[4] I3=soc.simpleuart.cfg_divider[4] O=$abc$61060$new_n5101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[17] I1=soc.simpleuart.cfg_divider[17] I2=soc.simpleuart.recv_divcnt[12] I3=soc.simpleuart.cfg_divider[12] O=$abc$61060$new_n5102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[13] I1=soc.simpleuart.cfg_divider[13] I2=soc.simpleuart.cfg_divider[15] I3=soc.simpleuart.recv_divcnt[15] O=$abc$61060$new_n5103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$11826[0]_new_ I1=$abc$61060$new_n5108_ I2=$abc$61060$new_n5107_ I3=$abc$61060$new_n5105_ O=$abc$61060$new_n5104_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5106_ I2=soc.simpleuart.recv_divcnt[25] I3=soc.simpleuart.cfg_divider[25] O=$abc$61060$new_n5105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[26] I1=soc.simpleuart.recv_divcnt[26] I2=soc.simpleuart.cfg_divider[27] I3=soc.simpleuart.recv_divcnt[27] O=$abc$61060$new_n5106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[19] I1=soc.simpleuart.cfg_divider[19] I2=soc.simpleuart.recv_divcnt[6] I3=soc.simpleuart.cfg_divider[6] O=$abc$61060$new_n5107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[11] I1=soc.simpleuart.cfg_divider[11] I2=soc.simpleuart.recv_divcnt[7] I3=soc.simpleuart.cfg_divider[7] O=$abc$61060$new_n5108_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[31] I1=soc.simpleuart.cfg_divider[31] I2=soc.simpleuart.recv_divcnt[30] I3=soc.simpleuart.cfg_divider[30] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$11826[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.recv_state[3] I1=soc.simpleuart.recv_state[1] I2=soc.simpleuart.recv_state[2] I3=soc.simpleuart.recv_state[0] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$new_n5112_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45215
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_ I3=$abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_ O=$abc$61060$new_n5112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_ I2=$abc$61060$new_n5114_ I3=soc.simpleuart.recv_state[2] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[3] I3=soc.simpleuart.recv_state[1] O=$abc$61060$new_n5114_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_ I3=$abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I2=$abc$61060$new_n5117_ I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727 O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45463
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$61060$new_n4001_ I1=soc.cpu.mem_wstrb[2] I2=soc.cpu.mem_wstrb[1] I3=soc.cpu.mem_wstrb[3] O=$abc$61060$new_n5117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_dummy I3=$abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_ O=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$new_n5120_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$45484[1]_new_inv_ I1=$abc$61060$auto$alumacc.cc:491:replace_alu$7186[31] I2=$abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_ I3=$abc$61060$auto$rtlil.cc:1847:ReduceAnd$7192_new_ O=$abc$61060$new_n5120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I3=$abc$61060$new_n5122_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$45484[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=$abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_ I3=$abc$61060$new_n4513_ O=$abc$61060$new_n5122_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5132_ I1=$abc$61060$new_n5125_ I2=soc.simpleuart.send_divcnt[0] I3=soc.simpleuart.cfg_divider[0] O=$abc$61060$new_n5124_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$61060$new_n5131_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21206[2]_new_ I2=$abc$61060$new_n5129_ I3=$abc$61060$new_n5126_ O=$abc$61060$new_n5125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5128_ I3=$abc$61060$new_n5127_ O=$abc$61060$new_n5126_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[1] I1=soc.simpleuart.cfg_divider[1] I2=soc.simpleuart.cfg_divider[5] I3=soc.simpleuart.send_divcnt[5] O=$abc$61060$new_n5127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[25] I1=soc.simpleuart.cfg_divider[25] I2=soc.simpleuart.send_divcnt[22] I3=soc.simpleuart.cfg_divider[22] O=$abc$61060$new_n5128_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[10] I1=soc.simpleuart.cfg_divider[10] I2=soc.simpleuart.send_divcnt[11] I3=soc.simpleuart.cfg_divider[11] O=$abc$61060$new_n5129_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[27] I1=soc.simpleuart.cfg_divider[27] I2=soc.simpleuart.send_divcnt[26] I3=soc.simpleuart.cfg_divider[26] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21206[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[8] I1=soc.simpleuart.cfg_divider[8] I2=soc.simpleuart.cfg_divider[10] I3=soc.simpleuart.send_divcnt[10] O=$abc$61060$new_n5131_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5133_ I2=soc.simpleuart.send_divcnt[19] I3=soc.simpleuart.cfg_divider[19] O=$abc$61060$new_n5132_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[28] I1=soc.simpleuart.cfg_divider[28] I2=soc.simpleuart.cfg_divider[29] I3=soc.simpleuart.send_divcnt[29] O=$abc$61060$new_n5133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21206[14]_new_ I1=$abc$61060$new_n5135_ I2=soc.simpleuart.send_divcnt[7] I3=soc.simpleuart.cfg_divider[7] O=$abc$61060$new_n5134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$61060$new_n5137_ I1=$abc$61060$new_n5136_ I2=soc.simpleuart.send_divcnt[14] I3=soc.simpleuart.cfg_divider[14] O=$abc$61060$new_n5135_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[24] I1=soc.simpleuart.cfg_divider[24] I2=soc.simpleuart.cfg_divider[31] I3=soc.simpleuart.send_divcnt[31] O=$abc$61060$new_n5136_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[5] I1=soc.simpleuart.cfg_divider[5] I2=soc.simpleuart.send_divcnt[29] I3=soc.simpleuart.cfg_divider[29] O=$abc$61060$new_n5137_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[3] I1=soc.simpleuart.cfg_divider[3] I2=soc.simpleuart.send_divcnt[2] I3=soc.simpleuart.cfg_divider[2] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21206[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61060$new_n5142_ I1=$abc$61060$new_n5140_ I2=soc.simpleuart.send_divcnt[23] I3=soc.simpleuart.cfg_divider[23] O=$abc$61060$new_n5139_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5141_ I2=soc.simpleuart.send_divcnt[20] I3=soc.simpleuart.cfg_divider[20] O=$abc$61060$new_n5140_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[9] I1=soc.simpleuart.cfg_divider[9] I2=soc.simpleuart.cfg_divider[11] I3=soc.simpleuart.send_divcnt[11] O=$abc$61060$new_n5141_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[15] I1=soc.simpleuart.cfg_divider[15] I2=soc.simpleuart.send_divcnt[13] I3=soc.simpleuart.cfg_divider[13] O=$abc$61060$new_n5142_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61060$new_n5146_ I1=$abc$61060$auto$alumacc.cc:490:replace_alu$7185[12]_new_ I2=soc.simpleuart.send_divcnt[16] I3=soc.simpleuart.cfg_divider[16] O=$abc$61060$new_n5144_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[12] I3=soc.simpleuart.cfg_divider[12] O=$abc$61060$auto$alumacc.cc:490:replace_alu$7185[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[21] I1=soc.simpleuart.cfg_divider[21] I2=soc.simpleuart.send_divcnt[18] I3=soc.simpleuart.cfg_divider[18] O=$abc$61060$new_n5146_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[6] I1=soc.simpleuart.cfg_divider[6] I2=soc.simpleuart.send_divcnt[4] I3=soc.simpleuart.cfg_divider[4] O=$abc$61060$new_n5150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[0] I3=$abc$61060$new_n3984_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[1] I3=$abc$61060$new_n3984_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[2] I3=$abc$61060$new_n3984_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[3] I3=$abc$61060$new_n3984_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45824
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=soc.spimemio.softreset O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.spimemio.rd_valid I1=$abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_ I2=$abc$61060$new_n8205_ I3=$abc$61060$new_n5169_ O=soc.spimemio.jump
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$61060$new_n5161_ I1=$abc$61060$new_n5159_ I2=$abc$61060$auto$wreduce.cc:454:run$7045[9] I3=soc.cpu.mem_addr[9] O=$abc$61060$new_n5158_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5160_ I2=$abc$61060$auto$wreduce.cc:454:run$7045[11] I3=soc.cpu.mem_addr[11] O=$abc$61060$new_n5159_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=$abc$61060$auto$wreduce.cc:454:run$7045[10] I2=$abc$61060$auto$wreduce.cc:454:run$7045[12] I3=soc.cpu.mem_addr[12] O=$abc$61060$new_n5160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.mem_addr[4] I1=$abc$61060$auto$wreduce.cc:454:run$7045[4] I2=soc.cpu.mem_addr[6] I3=$abc$61060$auto$wreduce.cc:454:run$7045[6] O=$abc$61060$new_n5161_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$auto$wreduce.cc:454:run$7045[17] I1=soc.cpu.mem_addr[17] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7341.C[22] I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[2]_new_inv_ O=$abc$61060$new_n5163_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5166_ I2=$abc$61060$auto$wreduce.cc:454:run$7045[23] I3=soc.cpu.mem_addr[23] O=$abc$61060$new_n5165_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$abc$61060$auto$wreduce.cc:454:run$7045[8] I1=soc.cpu.mem_addr[8] I2=$abc$61060$auto$wreduce.cc:454:run$7045[20] I3=soc.cpu.mem_addr[20] O=$abc$61060$new_n5166_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$new_n5178_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$21301[0]_new_inv_ I2=$abc$61060$new_n5175_ I3=$abc$61060$new_n5170_ O=$abc$61060$new_n5169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5174_ I1=$abc$61060$new_n5171_ I2=soc.cpu.mem_addr[13] I3=$abc$61060$auto$wreduce.cc:454:run$7045[13] O=$abc$61060$new_n5170_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$abc$61060$new_n5173_ I1=$abc$61060$new_n5172_ I2=soc.cpu.mem_addr[10] I3=$abc$61060$auto$wreduce.cc:454:run$7045[10] O=$abc$61060$new_n5171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=soc.cpu.mem_addr[8] I1=$abc$61060$auto$wreduce.cc:454:run$7045[8] I2=$abc$61060$auto$wreduce.cc:454:run$7045[4] I3=soc.cpu.mem_addr[4] O=$abc$61060$new_n5172_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$auto$wreduce.cc:454:run$7045[15] I1=soc.cpu.mem_addr[15] I2=soc.cpu.mem_addr[20] I3=$abc$61060$auto$wreduce.cc:454:run$7045[20] O=$abc$61060$new_n5173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$61060$auto$wreduce.cc:454:run$7045[18] I1=soc.cpu.mem_addr[18] I2=soc.cpu.mem_addr[16] I3=$abc$61060$auto$wreduce.cc:454:run$7045[16] O=$abc$61060$new_n5174_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5176_ I2=$abc$61060$auto$wreduce.cc:454:run$7045[19] I3=soc.cpu.mem_addr[19] O=$abc$61060$new_n5175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5177_ I2=$abc$61060$auto$wreduce.cc:454:run$7045[14] I3=soc.cpu.mem_addr[14] O=$abc$61060$new_n5176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.cpu.mem_addr[12] I1=$abc$61060$auto$wreduce.cc:454:run$7045[12] I2=$abc$61060$auto$wreduce.cc:454:run$7045[16] I3=soc.cpu.mem_addr[16] O=$abc$61060$new_n5177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$auto$wreduce.cc:454:run$7045[7] I1=soc.cpu.mem_addr[7] I2=$abc$61060$auto$wreduce.cc:454:run$7045[6] I3=soc.cpu.mem_addr[6] O=$abc$61060$new_n5178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$61060$new_n5020_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$45841_new_inv_ I2=soc.spimemio.state[0] I3=soc.spimemio.state[1] O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45833
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0] I3=soc.spimemio.jump O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$45841_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0] I2=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45927 I3=$abc$61060$techmap\soc.spimemio.$procmux$6250_Y O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45901
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$45841_new_inv_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45950[0]_new_inv_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45927
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$new_n5184_ I1=soc.spimemio.xfer.xfer_tag_q[2] I2=soc.spimemio.xfer.xfer_tag_q[3] I3=soc.spimemio.xfer.xfer_tag_q[1] O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45950[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_ I3=soc.spimemio.xfer.xfer_tag_q[0] O=$abc$61060$new_n5184_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer_resetn I3=$abc$61060$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$93_Y_new_inv_ O=$abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_ddr_q I1=soc.spimemio.xfer.fetch I2=soc.spimemio.xfer.next_fetch I3=soc.spimemio.xfer.last_fetch O=$abc$61060$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$93_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111101100111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I3=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14080_Y_new_inv_ O=soc.spimemio.xfer.next_fetch
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0] I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45950[0]_new_inv_ I3=soc.spimemio.valid O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45923
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 I3=soc.spimemio.rd_inc O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45966
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45950[0]_new_inv_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0] O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_tag_q[0] I2=$abc$61060$new_n5192_ I3=$abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_tag_q[3] I1=soc.spimemio.xfer.xfer_tag_q[2] I2=soc.spimemio.xfer.xfer_tag_q[1] I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0] O=$abc$61060$new_n5192_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5194_ I3=$abc$61060$new_n5184_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_tag_q[1] I1=soc.spimemio.xfer.xfer_tag_q[3] I2=soc.spimemio.xfer.xfer_tag_q[2] I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0] O=$abc$61060$new_n5194_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_tag_q[0] I2=$abc$61060$new_n5194_ I3=$abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$45841_new_inv_ I3=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21101_Y[0]_new_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46905
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31884[0]_new_inv_ I2=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960 I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0] O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$46909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$17477[0]_new_ I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21100_Y[3]_new_ I3=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31884[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5026_ I3=soc.spimemio.state[1] O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21100_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.state[2] I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0] I2=soc.spimemio.state[0] I3=soc.spimemio.state[3] O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.start I3=resetn O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47720
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.pcpi_div.start I3=$abc$61060$new_n5204_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$47724
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5215_ I2=$abc$61060$new_n5213_ I3=$abc$61060$new_n5205_ O=$abc$61060$new_n5204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5212_ I1=$abc$61060$new_n5211_ I2=$abc$61060$new_n5208_ I3=$abc$61060$new_n5206_ O=$abc$61060$new_n5205_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5207_ I2=soc.cpu.pcpi_div.quotient_msk[1] I3=soc.cpu.pcpi_div.quotient_msk[0] O=$abc$61060$new_n5206_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[5] I1=soc.cpu.pcpi_div.quotient_msk[4] I2=soc.cpu.pcpi_div.quotient_msk[3] I3=soc.cpu.pcpi_div.quotient_msk[2] O=$abc$61060$new_n5207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5210_ I3=$abc$61060$new_n5209_ O=$abc$61060$new_n5208_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[13] I1=soc.cpu.pcpi_div.quotient_msk[12] I2=soc.cpu.pcpi_div.quotient_msk[11] I3=soc.cpu.pcpi_div.quotient_msk[10] O=$abc$61060$new_n5209_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[9] I1=soc.cpu.pcpi_div.quotient_msk[8] I2=soc.cpu.pcpi_div.quotient_msk[7] I3=soc.cpu.pcpi_div.quotient_msk[6] O=$abc$61060$new_n5210_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[21] I1=soc.cpu.pcpi_div.quotient_msk[20] I2=soc.cpu.pcpi_div.quotient_msk[19] I3=soc.cpu.pcpi_div.quotient_msk[18] O=$abc$61060$new_n5211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[17] I1=soc.cpu.pcpi_div.quotient_msk[16] I2=soc.cpu.pcpi_div.quotient_msk[15] I3=soc.cpu.pcpi_div.quotient_msk[14] O=$abc$61060$new_n5212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$new_n5214_ I1=soc.cpu.pcpi_div.quotient_msk[24] I2=soc.cpu.pcpi_div.quotient_msk[23] I3=soc.cpu.pcpi_div.quotient_msk[22] O=$abc$61060$new_n5213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[29] I1=soc.cpu.pcpi_div.quotient_msk[28] I2=soc.cpu.pcpi_div.quotient_msk[27] I3=soc.cpu.pcpi_div.quotient_msk[26] O=$abc$61060$new_n5214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.running I1=soc.cpu.pcpi_div.quotient_msk[31] I2=soc.cpu.pcpi_div.quotient_msk[30] I3=soc.cpu.pcpi_div.quotient_msk[25] O=$abc$61060$new_n5215_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5515_Y O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5204_ I3=soc.cpu.pcpi_div.start O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5515_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n5230_ I1=$abc$61060$new_n8213_ I2=soc.cpu.pcpi_div.divisor[1] I3=soc.cpu.pcpi_div.dividend[1] O=$abc$61060$new_n5220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5226_ I2=soc.cpu.pcpi_div.divisor[23] I3=soc.cpu.pcpi_div.dividend[23] O=$abc$61060$new_n5225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5227_ I2=soc.cpu.pcpi_div.divisor[58] I3=soc.cpu.pcpi_div.divisor[53] O=$abc$61060$new_n5226_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.divisor[54] I2=soc.cpu.pcpi_div.divisor[51] I3=soc.cpu.pcpi_div.divisor[48] O=$abc$61060$new_n5227_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[21] I1=soc.cpu.pcpi_div.dividend[21] I2=soc.cpu.pcpi_div.divisor[16] I3=soc.cpu.pcpi_div.dividend[16] O=$abc$61060$new_n5228_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[6] I1=soc.cpu.pcpi_div.dividend[6] I2=soc.cpu.pcpi_div.dividend[4] I3=soc.cpu.pcpi_div.divisor[4] O=$abc$61060$new_n5230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$61060$new_n5236_ I1=$abc$61060$new_n5234_ I2=soc.cpu.pcpi_div.dividend[26] I3=soc.cpu.pcpi_div.divisor[26] O=$abc$61060$new_n5233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$abc$61060$new_n5235_ I1=soc.cpu.pcpi_div.divisor[59] I2=soc.cpu.pcpi_div.divisor[41] I3=soc.cpu.pcpi_div.divisor[35] O=$abc$61060$new_n5234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[62] I1=soc.cpu.pcpi_div.divisor[56] I2=soc.cpu.pcpi_div.divisor[42] I3=soc.cpu.pcpi_div.divisor[32] O=$abc$61060$new_n5235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$new_n5237_ I1=soc.cpu.pcpi_div.divisor[47] I2=soc.cpu.pcpi_div.divisor[43] I3=soc.cpu.pcpi_div.divisor[40] O=$abc$61060$new_n5236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[15] I1=soc.cpu.pcpi_div.dividend[15] I2=soc.cpu.pcpi_div.divisor[8] I3=soc.cpu.pcpi_div.dividend[8] O=$abc$61060$new_n5237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[10] I1=soc.cpu.pcpi_div.dividend[10] I2=soc.cpu.pcpi_div.divisor[11] I3=soc.cpu.pcpi_div.dividend[11] O=$abc$61060$new_n5240_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[4] I1=soc.cpu.pcpi_div.dividend[4] I2=soc.cpu.pcpi_div.dividend[10] I3=soc.cpu.pcpi_div.divisor[10] O=$abc$61060$new_n5241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$new_n5244_ I1=$abc$61060$new_n5243_ I2=soc.cpu.pcpi_div.divisor[13] I3=soc.cpu.pcpi_div.dividend[13] O=$abc$61060$new_n5242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[45] I1=soc.cpu.pcpi_div.divisor[44] I2=soc.cpu.pcpi_div.divisor[34] I3=soc.cpu.pcpi_div.divisor[33] O=$abc$61060$new_n5243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[61] I1=soc.cpu.pcpi_div.divisor[60] I2=soc.cpu.pcpi_div.divisor[57] I3=soc.cpu.pcpi_div.divisor[46] O=$abc$61060$new_n5244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$new_n5247_ I1=$abc$61060$new_n5246_ I2=soc.cpu.pcpi_div.divisor[55] I3=soc.cpu.pcpi_div.divisor[49] O=$abc$61060$new_n5245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[39] I1=soc.cpu.pcpi_div.divisor[38] I2=soc.cpu.pcpi_div.divisor[37] I3=soc.cpu.pcpi_div.divisor[36] O=$abc$61060$new_n5246_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[28] I1=soc.cpu.pcpi_div.dividend[28] I2=soc.cpu.pcpi_div.divisor[22] I3=soc.cpu.pcpi_div.dividend[22] O=$abc$61060$new_n5247_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[29] I1=soc.cpu.pcpi_div.dividend[29] I2=soc.cpu.pcpi_div.dividend[31] I3=soc.cpu.pcpi_div.divisor[31] O=$abc$61060$new_n5251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[9] I1=soc.cpu.pcpi_div.divisor[9] I2=soc.cpu.pcpi_div.dividend[11] I3=soc.cpu.pcpi_div.divisor[11] O=$abc$61060$new_n5252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$new_n5255_ I1=$abc$61060$new_n5254_ I2=soc.cpu.pcpi_div.divisor[19] I3=soc.cpu.pcpi_div.dividend[19] O=$abc$61060$new_n5253_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[20] I1=soc.cpu.pcpi_div.dividend[20] I2=soc.cpu.pcpi_div.divisor[17] I3=soc.cpu.pcpi_div.dividend[17] O=$abc$61060$new_n5254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[24] I1=soc.cpu.pcpi_div.dividend[24] I2=soc.cpu.pcpi_div.divisor[18] I3=soc.cpu.pcpi_div.dividend[18] O=$abc$61060$new_n5255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61060$new_n5258_ I1=$abc$61060$new_n5257_ I2=soc.cpu.pcpi_div.dividend[9] I3=soc.cpu.pcpi_div.divisor[9] O=$abc$61060$new_n5256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[14] I1=soc.cpu.pcpi_div.dividend[14] I2=soc.cpu.pcpi_div.divisor[12] I3=soc.cpu.pcpi_div.dividend[12] O=$abc$61060$new_n5257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[5] I1=soc.cpu.pcpi_div.dividend[5] I2=soc.cpu.pcpi_div.dividend[7] I3=soc.cpu.pcpi_div.divisor[7] O=$abc$61060$new_n5258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer_resetn I3=$abc$61060$new_n4957_ O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028 O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0] I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082 O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54147
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.spimemio.xfer.count[0] I1=soc.spimemio.xfer.count[1] I2=soc.spimemio.xfer.count[2] I3=soc.spimemio.xfer.count[3] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$54919[1]_new_inv_ I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54173
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0] I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082 O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028 I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I3=$abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$54919[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$54919[1]_new_inv_ I2=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_ I3=soc.spimemio.xfer.xfer_dspi O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54224
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5270_ I2=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_ I3=soc.spimemio.xfer.xfer_dspi O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54376
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer_resetn I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$new_n5270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54376 I2=soc.spimemio.xfer.flash_clk I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer_resetn I3=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54224 O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54917
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54917 I2=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8546[0]_new_inv_ I2=$abc$61060$logic_and$hardware.v:122$8_Y_new_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_ O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=$abc$61060$auto$alumacc.cc:491:replace_alu$7230[7] I3=iomem_ready O=$abc$61060$logic_and$hardware.v:122$8_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.mem_addr[26] I1=soc.cpu.mem_addr[27] I2=soc.cpu.mem_addr[25] I3=soc.cpu.mem_addr[24] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8546[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=resetn I1=$abc$61060$new_n5279_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4] I3=$abc$61060$new_n5287_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5286_ I3=$abc$61060$new_n5280_ O=$abc$61060$new_n5279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5281_ I2=soc.cpu.mem_addr[8] I3=soc.cpu.mem_addr[9] O=$abc$61060$new_n5280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5285_ I2=$abc$61060$new_n5283_ I3=$abc$61060$new_n5282_ O=$abc$61060$new_n5281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$logic_and$hardware.v:122$8_Y_new_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[1]_new_inv_ O=$abc$61060$new_n5282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[1]_new_inv_ I2=soc.cpu.mem_addr[11] I3=soc.cpu.mem_addr[10] O=$abc$61060$new_n5283_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[3]_new_inv_ I2=soc.cpu.mem_addr[13] I3=soc.cpu.mem_addr[12] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.mem_addr[25] I1=soc.cpu.mem_addr[24] I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[9]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_ O=$abc$61060$new_n5285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[9] I2=$abc$61060$new_n5281_ I3=soc.cpu.mem_addr[8] O=$abc$61060$new_n5286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5285_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_ I3=$abc$61060$new_n5282_ O=$abc$61060$new_n5287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[0] I3=$abc$61060$new_n5287_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[1] I3=$abc$61060$new_n5287_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[2] I3=$abc$61060$new_n5287_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[3] I3=$abc$61060$new_n5287_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$abc$61060$new_n5293_ O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57398
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8511[0]_new_inv_ I1=$abc$61060$new_n5285_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[1]_new_inv_ I3=$abc$61060$new_n5282_ O=$abc$61060$new_n5293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=soc.cpu.mem_addr[8] I2=soc.cpu.mem_addr[10] I3=soc.cpu.mem_addr[9] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$8511[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[4] I2=$abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19350[0]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\instr_auipc[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5297_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19350[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[2] I3=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 O=$abc$61060$new_n5297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[5] I3=soc.cpu.mem_rdata_latched[6] O=$abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5682_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.instr_jalr O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1551$2511_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1350$2426_Y_new_ I1=$abc$61060$new_n5303_ I2=soc.cpu.latched_rd[1] I3=soc.cpu.latched_rd[0] O=soc.cpu.cpuregs.wen
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$37254_new_inv_ I1=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1350$2426_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=soc.cpu.latched_rd[5] I1=soc.cpu.latched_rd[4] I2=soc.cpu.latched_rd[3] I3=soc.cpu.latched_rd[2] O=$abc$61060$new_n5303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_jalr I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$0\instr_srai[0:0] I1=soc.cpu.mem_rdata_q[12] I2=$abc$61060$new_n5310_ I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$0\is_slli_srli_srai[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101011101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1046$2236_Y_new_ I3=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1047$2241_Y_new_ O=$abc$61060$techmap\soc.cpu.$0\instr_srai[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19035[0]_new_inv_ I2=soc.cpu.mem_rdata_q[31] I3=soc.cpu.mem_rdata_q[29] O=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1047$2241_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.mem_rdata_q[26] I3=soc.cpu.mem_rdata_q[28] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19035[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1046$2236_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_imm I3=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_ O=$abc$61060$new_n5310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5312_ I1=soc.cpu.mem_rdata_q[27] I2=soc.cpu.mem_rdata_q[25] I3=soc.cpu.mem_rdata_q[26] O=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=soc.cpu.mem_rdata_q[31] I2=soc.cpu.mem_rdata_q[29] I3=soc.cpu.mem_rdata_q[28] O=$abc$61060$new_n5312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[27] I2=$abc$61060$new_n5314_ I3=soc.cpu.mem_rdata_q[26] O=$abc$61060$techmap\soc.cpu.$0\instr_timer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[25] I2=$abc$61060$new_n5312_ I3=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1070$2317_Y_new_ O=$abc$61060$new_n5314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18588[0]_new_inv_ I1=soc.cpu.mem_rdata_q[5] I2=soc.cpu.mem_rdata_q[4] I3=soc.cpu.mem_rdata_q[6] O=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1070$2317_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[1] I1=soc.cpu.mem_rdata_q[3] I2=soc.cpu.mem_rdata_q[0] I3=soc.cpu.mem_rdata_q[2] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18588[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5314_ I2=soc.cpu.mem_rdata_q[26] I3=soc.cpu.mem_rdata_q[27] O=$abc$61060$techmap\soc.cpu.$0\instr_maskirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5314_ I2=soc.cpu.mem_rdata_q[27] I3=soc.cpu.mem_rdata_q[26] O=$abc$61060$techmap\soc.cpu.$0\instr_setq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1070$2317_Y_new_ I3=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_ O=$abc$61060$techmap\soc.cpu.$0\instr_getq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[10] I2=$abc$61060$new_n5321_ I3=$abc$61060$new_n5326_ O=$abc$61060$techmap\soc.cpu.$0\instr_ecall_ebreak[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$61060$new_n5325_ I1=$abc$61060$new_n5322_ I2=soc.cpu.mem_rdata_q[3] I3=soc.cpu.mem_rdata_q[2] O=$abc$61060$new_n5321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=$abc$61060$new_n5323_ I2=soc.cpu.mem_rdata_q[14] I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$new_n5322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$61060$new_n5324_ I1=soc.cpu.mem_rdata_q[5] I2=soc.cpu.mem_rdata_q[4] I3=soc.cpu.mem_rdata_q[6] O=$abc$61060$new_n5323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[9] I2=soc.cpu.mem_rdata_q[8] I3=soc.cpu.mem_rdata_q[7] O=$abc$61060$new_n5324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[1] I1=soc.cpu.mem_rdata_q[15] I2=soc.cpu.mem_rdata_q[11] I3=soc.cpu.mem_rdata_q[0] O=$abc$61060$new_n5325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1060$2283_Y_new_ I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$18649[1]_new_inv_ I2=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_ I3=$abc$61060$new_n5327_ O=$abc$61060$new_n5326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5324_ I1=$abc$61060$new_n5328_ I2=soc.cpu.mem_rdata_q[24] I3=soc.cpu.mem_rdata_q[11] O=$abc$61060$new_n5327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$61060$new_n5328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[23] I3=soc.cpu.mem_rdata_q[22] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[14] I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5332_ I2=soc.cpu.mem_rdata_q[16] I3=soc.cpu.mem_rdata_q[15] O=$abc$61060$auto$simplemap.cc:168:logic_reduce$18649[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[19] I2=soc.cpu.mem_rdata_q[18] I3=soc.cpu.mem_rdata_q[17] O=$abc$61060$new_n5332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[5] I1=soc.cpu.mem_rdata_q[4] I2=soc.cpu.mem_rdata_q[6] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18994[0]_new_inv_ O=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1060$2283_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[1] I1=soc.cpu.mem_rdata_q[0] I2=soc.cpu.mem_rdata_q[3] I3=soc.cpu.mem_rdata_q[2] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18994[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$61060$new_n5336_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_ I3=soc.cpu.mem_rdata_q[20] O=$abc$61060$techmap\soc.cpu.$0\instr_rdinstrh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[3]_new_inv_ I3=$abc$61060$new_n5337_ O=$abc$61060$new_n5336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5338_ I2=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1060$2283_Y_new_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18649[1]_new_inv_ O=$abc$61060$new_n5337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[4]_new_inv_ I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[14] O=$abc$61060$new_n5338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=soc.cpu.mem_rdata_q[31] I2=soc.cpu.mem_rdata_q[29] I3=soc.cpu.mem_rdata_q[28] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.mem_rdata_q[24] I3=soc.cpu.mem_rdata_q[26] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$61060$new_n5342_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_ I3=soc.cpu.mem_rdata_q[20] O=$abc$61060$techmap\soc.cpu.$0\instr_rdinstr[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18758[3]_new_inv_ I3=$abc$61060$new_n5337_ O=$abc$61060$new_n5342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.mem_rdata_q[24] I3=soc.cpu.mem_rdata_q[26] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18758[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5336_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$61060$techmap\soc.cpu.$0\instr_rdcycleh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5342_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$61060$techmap\soc.cpu.$0\instr_rdcycle[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=$abc$61060$new_n5347_ O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1058$2282_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_reg I3=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_ O=$abc$61060$new_n5347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5347_ I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1057$2278_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=$abc$61060$new_n5350_ I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1056$2274_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_reg I3=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1047$2241_Y_new_ O=$abc$61060$new_n5350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=$abc$61060$new_n5347_ I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1055$2270_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$61060$new_n5347_ I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1054$2266_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=$abc$61060$new_n5347_ I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[14] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1053$2262_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=$abc$61060$new_n5347_ I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[14] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1052$2258_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=$abc$61060$new_n5347_ I2=soc.cpu.mem_rdata_q[14] I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1051$2254_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_ I3=$abc$61060$new_n5350_ O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1050$2250_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_ I3=$abc$61060$new_n5347_ O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1049$2246_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=$abc$61060$new_n5310_ I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$0\instr_srli[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=$abc$61060$new_n5310_ I2=soc.cpu.mem_rdata_q[14] I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$0\instr_slli[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_alu_reg_imm O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1043$2230_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_imm I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1042$2228_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_imm I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1041$2226_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[14] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1040$2224_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[14] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1039$2222_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_imm I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_ O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1038$2220_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[14] O=$abc$61060$techmap\soc.cpu.$0\instr_sw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.mem_rdata_q[14] I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$0\instr_sh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_sb_sh_sw I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\instr_sb[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$0\instr_lhu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.is_lb_lh_lw_lbu_lhu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$0\instr_lbu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[14] O=$abc$61060$techmap\soc.cpu.$0\instr_lw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=soc.cpu.mem_rdata_q[14] I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$0\instr_lh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\instr_lb[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1026$2202_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1025$2200_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1024$2198_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1023$2196_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.mem_rdata_q[14] I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1022$2194_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_ O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1021$2192_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_ I1=$abc$61060$new_n5381_ I2=$abc$61060$new_n5382_ I3=$abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\instr_waitirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4583_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19322[0]_new_inv_ O=$abc$61060$new_n5381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4594_ I2=$abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_ I3=$abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_ O=$abc$61060$new_n5382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_ddr I3=soc.spimemio.din_qspi O=soc.spimemio.xfer.din_ddr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_ddr I3=soc.spimemio.din_qspi O=soc.spimemio.xfer.din_dspi
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$61060$new_n3984_ I3=$abc$61060$techmap\soc.$logic_not$picosoc.v:182$1193_Y_new_ O=$abc$61060$techmap\soc.spimemio.$logic_or$spimemio.v:100$45_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[3] I1=soc.cpu.mem_wstrb[2] I2=soc.cpu.mem_wstrb[1] I3=soc.cpu.mem_wstrb[0] O=$abc$61060$techmap\soc.$logic_not$picosoc.v:182$1193_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1067_Y_new_ I2=soc.cpu.reg_op1[31] I3=soc.cpu.pcpi_div.instr_rem O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\outsign[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[31]_new_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1066_Y_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1067_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5398_ I2=$abc$61060$new_n5395_ I3=$abc$61060$new_n5390_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1066_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5394_ I1=$abc$61060$new_n5393_ I2=$abc$61060$new_n5392_ I3=$abc$61060$new_n5391_ O=$abc$61060$new_n5390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[10] I1=soc.cpu.reg_op2[11] I2=soc.cpu.reg_op2[12] I3=soc.cpu.reg_op2[13] O=$abc$61060$new_n5391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[14] I1=soc.cpu.reg_op2[15] I2=soc.cpu.reg_op2[16] I3=soc.cpu.reg_op2[17] O=$abc$61060$new_n5392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[18] I1=soc.cpu.reg_op2[19] I2=soc.cpu.reg_op2[20] I3=soc.cpu.reg_op2[21] O=$abc$61060$new_n5393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[22] I1=soc.cpu.reg_op2[23] I2=soc.cpu.reg_op2[24] I3=soc.cpu.reg_op2[25] O=$abc$61060$new_n5394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$new_n5397_ I1=$abc$61060$new_n5396_ I2=soc.cpu.reg_op2[30] I3=soc.cpu.reg_op2[31] O=$abc$61060$new_n5395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[2] O=$abc$61060$new_n5396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[26] I1=soc.cpu.reg_op2[27] I2=soc.cpu.reg_op2[28] I3=soc.cpu.reg_op2[29] O=$abc$61060$new_n5397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$new_n5400_ I1=$abc$61060$new_n5399_ I2=soc.cpu.reg_op2[6] I3=soc.cpu.reg_op2[9] O=$abc$61060$new_n5398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op2[4] O=$abc$61060$new_n5399_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op2[5] I2=soc.cpu.reg_op2[7] I3=soc.cpu.reg_op2[8] O=$abc$61060$new_n5400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wait I3=resetn O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_wait_q[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$61060$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_wait[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_remu I1=soc.cpu.pcpi_div.instr_rem I2=soc.cpu.pcpi_div.instr_divu I3=soc.cpu.pcpi_div.instr_div O=$abc$61060$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_mul.mul_finish I3=resetn O=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$rtlil.cc:1844:Not$7245_new_ I3=$abc$61060$techmap\soc.$logic_and$picosoc.v:189$1197_Y O=$abc$61060$techmap\soc.$0\ram_ready[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61060$new_n5409_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ I3=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5381.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13836_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_ I1=$abc$61060$new_n5410_ I2=$abc$61060$new_n5411_ I3=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_ O=$abc$61060$new_n5409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4383_ I2=$abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ O=$abc$61060$new_n5410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_ I3=$abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_ O=$abc$61060$new_n5411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ I3=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[25]_new_inv_ I3=soc.cpu.mem_rdata_q[25] O=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_ I1=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6927_new_inv_ I2=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5394.$and$/usr/local/bin/../share/yosys/techmap.v:434$13851_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_ O=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6927_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ I3=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_ O=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5419_ I1=$abc$61060$new_n5423_ I2=$abc$61060$new_n5427_ I3=soc.cpu.mem_rdata_latched[2] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13836_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$and$/usr/local/bin/../share/yosys/techmap.v:434$13840_Y[5]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_ O=$abc$61060$new_n5419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[12] I3=$abc$61060$new_n5421_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_ I1=$abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_ I2=$abc$61060$new_n4562_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_ O=$abc$61060$new_n5421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[12] I3=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$and$/usr/local/bin/../share/yosys/techmap.v:434$13840_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5424_ I1=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_ O=$abc$61060$new_n5423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011001110100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5425_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ O=$abc$61060$new_n5424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[12] I3=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ O=$abc$61060$new_n5425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_ I3=$abc$61060$new_n4610_ O=$abc$61060$new_n5427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I3=$abc$61060$new_n5429_ O=$abc$61060$new_n5428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=resetn I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_ O=$abc$61060$new_n5429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_ I3=$abc$61060$new_n5431_ O=$abc$61060$new_n5430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5429_ I3=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 O=$abc$61060$new_n5431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[1]_new_inv_ I1=$abc$61060$new_n5433_ I2=$abc$61060$new_n5435_ I3=$abc$61060$new_n5440_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$abc$61060$new_n5436_ I1=$abc$61060$new_n5434_ I2=$abc$61060$new_n5439_ I3=$abc$61060$new_n5438_ O=$abc$61060$new_n5433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5435_ I3=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 O=$abc$61060$new_n5434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4109_ I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ O=$abc$61060$new_n5435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5437_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ O=$abc$61060$new_n5436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4633_ I2=$abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_ I3=$abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_ O=$abc$61060$new_n5437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_ I3=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6927_new_inv_ O=$abc$61060$new_n5438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I2=$abc$61060$new_n5424_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_ O=$abc$61060$new_n5439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$61060$new_n5441_ I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I2=$abc$61060$new_n5419_ I3=$abc$61060$new_n5444_ O=$abc$61060$new_n5440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$61060$new_n5443_ I1=$abc$61060$new_n5442_ I2=$abc$61060$new_n4618_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_ O=$abc$61060$new_n5441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I3=$abc$61060$new_n5427_ O=$abc$61060$new_n5442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[2] I3=$abc$61060$new_n4614_ O=$abc$61060$new_n5443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ I3=$abc$61060$new_n5424_ O=$abc$61060$new_n5444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_ I3=soc.cpu.mem_rdata_q[26] O=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[2]_new_inv_ I1=$abc$61060$new_n5447_ I2=$abc$61060$new_n5435_ I3=$abc$61060$new_n5448_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5436_ I3=$abc$61060$new_n5434_ O=$abc$61060$new_n5447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5453_ I1=$abc$61060$new_n5449_ I2=$abc$61060$new_n5452_ I3=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[2]_new_inv_ O=$abc$61060$new_n5448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I1=$abc$61060$new_n5450_ I2=$abc$61060$new_n5451_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_ O=$abc$61060$new_n5449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$and$/usr/local/bin/../share/yosys/techmap.v:434$13840_Y[5]_new_ I1=$abc$61060$new_n5444_ I2=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$61060$new_n5450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[3] I3=$abc$61060$new_n4610_ O=$abc$61060$new_n5451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5439_ I3=$abc$61060$new_n5438_ O=$abc$61060$new_n5452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$61060$new_n4614_ I2=$abc$61060$new_n4618_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_ O=$abc$61060$new_n5453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_ I3=soc.cpu.mem_rdata_q[27] O=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[4] I3=$abc$61060$new_n4610_ O=$abc$61060$new_n5459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_ I3=soc.cpu.mem_rdata_q[28] O=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$61060$new_n5436_ I1=$abc$61060$new_n5431_ I2=$abc$61060$new_n5463_ I3=$abc$61060$new_n5438_ O=$abc$61060$new_n5462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ O=$abc$61060$new_n5463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5429_ I2=$abc$61060$new_n5465_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_ O=$abc$61060$new_n5464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_ O=$abc$61060$new_n5465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5467_ I2=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[4]_new_inv_ I3=$abc$61060$new_n5433_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$abc$61060$new_n5468_ I1=$abc$61060$new_n5435_ I2=$abc$61060$new_n5465_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ O=$abc$61060$new_n5467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I1=$abc$61060$new_n5435_ I2=$abc$61060$new_n5444_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5224.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_ O=$abc$61060$new_n5468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5224.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_ I3=soc.cpu.mem_rdata_q[29] O=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5472_ I3=$abc$61060$new_n5475_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[5]_new_inv_ I1=$abc$61060$new_n5462_ I2=$abc$61060$new_n5428_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5224.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_ O=$abc$61060$new_n5472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111000001110
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[30]_new_inv_ I3=soc.cpu.mem_rdata_q[30] O=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4598_ I3=$abc$61060$new_n4597_ O=$abc$61060$soc.cpu.mem_rdata_latched[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$61060$new_n5429_ I1=$abc$61060$new_n4482_ I2=$abc$61060$new_n5476_ I3=$abc$61060$new_n5479_ O=$abc$61060$new_n5475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12337_new_ O=$abc$61060$new_n5476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12334[0]_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12337_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12334[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ I1=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ I2=$abc$61060$new_n5425_ I3=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[5]_new_inv_ O=$abc$61060$new_n5479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001101100001011
.gate SB_LUT4 I0=$abc$61060$new_n5481_ I1=$abc$61060$techmap\soc.cpu.$procmux$5364_Y[0]_new_inv_ I2=$abc$61060$new_n5431_ I3=$abc$61060$new_n5484_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110101011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[3] I2=$abc$61060$new_n5482_ I3=$abc$61060$new_n5429_ O=$abc$61060$new_n5481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ O=$abc$61060$new_n5482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_ I3=soc.cpu.mem_rdata_q[8] O=$abc$61060$techmap\soc.cpu.$procmux$5364_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I3=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_ O=$abc$61060$new_n5484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5486_ I2=$abc$61060$techmap\soc.cpu.$procmux$5364_Y[1]_new_inv_ I3=$abc$61060$new_n5431_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5429_ I2=$abc$61060$new_n5487_ I3=$abc$61060$new_n5488_ O=$abc$61060$new_n5486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_ I1=$abc$61060$new_n4622_ I2=soc.cpu.mem_rdata_latched[6] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_ O=$abc$61060$new_n5487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=$abc$61060$new_n5482_ I2=$abc$61060$new_n5484_ I3=$abc$61060$techmap\soc.cpu.$procmux$5364_Y[1]_new_inv_ O=$abc$61060$new_n5488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_ I3=soc.cpu.mem_rdata_q[9] O=$abc$61060$techmap\soc.cpu.$procmux$5364_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$5364_Y[2]_new_inv_ I1=$abc$61060$new_n5435_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$5368.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13907_Y_new_inv_ I3=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110100011101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5493_ I2=$abc$61060$new_n5492_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5368.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13907_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$61060$new_n5482_ I1=$abc$61060$new_n4523_ I2=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I3=soc.cpu.mem_xfer O=$abc$61060$new_n5492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[10] I2=$abc$61060$new_n5484_ I3=soc.cpu.mem_xfer O=$abc$61060$new_n5493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ I3=soc.cpu.mem_rdata_q[10] O=$abc$61060$techmap\soc.cpu.$procmux$5364_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5496_ I2=$abc$61060$techmap\soc.cpu.$procmux$5364_Y[3]_new_inv_ I3=$abc$61060$new_n5431_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$abc$61060$new_n5429_ I1=$abc$61060$new_n5497_ I2=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ I3=$abc$61060$new_n5492_ O=$abc$61060$new_n5496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[11] I2=$abc$61060$new_n5484_ I3=soc.cpu.mem_xfer O=$abc$61060$new_n5497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ I3=soc.cpu.mem_rdata_q[11] O=$abc$61060$techmap\soc.cpu.$procmux$5364_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$61060$new_n5435_ I1=$abc$61060$new_n8227_ I2=$abc$61060$techmap\soc.cpu.$procmux$5313_Y[0]_new_inv_ I3=$abc$61060$new_n5462_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[6] I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12337_new_ O=$abc$61060$new_n5503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata_latched[12] I3=soc.cpu.mem_rdata_q[12] O=$abc$61060$techmap\soc.cpu.$procmux$5313_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5511_ I3=$abc$61060$new_n5508_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$5313_Y[1]_new_inv_ I1=$abc$61060$new_n5509_ I2=$abc$61060$new_n5436_ I3=$abc$61060$new_n5434_ O=$abc$61060$new_n5508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5463_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_ O=$abc$61060$new_n5509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ I3=soc.cpu.mem_rdata_q[13] O=$abc$61060$techmap\soc.cpu.$procmux$5313_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$61060$new_n5512_ I2=$abc$61060$new_n5435_ I3=$abc$61060$new_n5513_ O=$abc$61060$new_n5511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I2=$abc$61060$new_n5421_ I3=$abc$61060$new_n5435_ O=$abc$61060$new_n5512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$new_n4482_ I1=$abc$61060$techmap\soc.cpu.$procmux$5347_Y[1]_new_inv_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_ O=$abc$61060$new_n5513_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_ I1=$abc$61060$new_n5503_ I2=$abc$61060$new_n5425_ I3=$abc$61060$techmap\soc.cpu.$procmux$5313_Y[1]_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$5347_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5516_ I3=$abc$61060$new_n5518_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$5313_Y[2]_new_inv_ I1=$abc$61060$new_n5462_ I2=soc.cpu.mem_rdata_latched[4] I3=$abc$61060$new_n5512_ O=$abc$61060$new_n5516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_q[14] O=$abc$61060$techmap\soc.cpu.$procmux$5313_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I1=$abc$61060$new_n5519_ I2=$abc$61060$new_n5435_ I3=$abc$61060$new_n5476_ O=$abc$61060$new_n5518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ I1=$abc$61060$new_n5425_ I2=$abc$61060$techmap\soc.cpu.$procmux$5313_Y[2]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ O=$abc$61060$new_n5519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5512_ I2=soc.cpu.mem_rdata_latched[5] I3=$abc$61060$techmap\soc.cpu.$procmux$5296_Y[0]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=soc.cpu.mem_rdata_q[15] O=$abc$61060$techmap\soc.cpu.$procmux$5296_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5512_ I2=soc.cpu.mem_rdata_latched[6] I3=$abc$61060$techmap\soc.cpu.$procmux$5296_Y[1]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[16]_new_inv_ I3=soc.cpu.mem_rdata_q[16] O=$abc$61060$techmap\soc.cpu.$procmux$5296_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5526_ I3=$abc$61060$new_n5525_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$new_n5512_ I2=$abc$61060$soc.cpu.mem_rdata_latched[17]_new_inv_ I3=soc.cpu.mem_rdata_q[17] O=$abc$61060$new_n5525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5527_ I3=$abc$61060$new_n5435_ O=$abc$61060$new_n5526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_ O=$abc$61060$new_n5527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5526_ I3=$abc$61060$new_n5529_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$new_n5512_ I2=$abc$61060$soc.cpu.mem_rdata_latched[18]_new_inv_ I3=soc.cpu.mem_rdata_q[18] O=$abc$61060$new_n5529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5526_ I3=$abc$61060$new_n5531_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61060$new_n5512_ I2=$abc$61060$soc.cpu.mem_rdata_latched[19]_new_inv_ I3=soc.cpu.mem_rdata_q[19] O=$abc$61060$new_n5531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5538_ I3=$abc$61060$new_n5533_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$5264_Y[0]_new_inv_ I1=$abc$61060$new_n5536_ I2=$abc$61060$new_n5534_ I3=$abc$61060$new_n5434_ O=$abc$61060$new_n5533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$abc$61060$new_n5535_ I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_ I3=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_ O=$abc$61060$new_n5534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ I2=$abc$61060$new_n5411_ I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_ O=$abc$61060$new_n5535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5463_ I2=$abc$61060$new_n5482_ I3=$abc$61060$new_n4481_ O=$abc$61060$new_n5536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[20]_new_inv_ I3=soc.cpu.mem_rdata_q[20] O=$abc$61060$techmap\soc.cpu.$procmux$5264_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$61060$new_n5435_ I1=$abc$61060$new_n5527_ I2=soc.cpu.mem_rdata_latched[2] I3=$abc$61060$new_n5539_ O=$abc$61060$new_n5538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I3=$abc$61060$new_n5540_ O=$abc$61060$new_n5539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ O=$abc$61060$new_n5540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5544_ I3=$abc$61060$new_n5542_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$5264_Y[1]_new_inv_ I1=$abc$61060$new_n5536_ I2=$abc$61060$new_n5534_ I3=$abc$61060$new_n5434_ O=$abc$61060$new_n5542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[21]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$61060$techmap\soc.cpu.$procmux$5264_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$61060$new_n5435_ I1=$abc$61060$new_n5527_ I2=soc.cpu.mem_rdata_latched[3] I3=$abc$61060$new_n5539_ O=$abc$61060$new_n5544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$5264_Y[2]_new_inv_ I1=$abc$61060$new_n5429_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$5274.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14041_Y_new_inv_ I3=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110100011101
.gate SB_LUT4 I0=$abc$61060$new_n5547_ I1=$abc$61060$techmap\soc.cpu.$procmux$5264_Y[2]_new_inv_ I2=$abc$61060$new_n5534_ I3=$abc$61060$new_n5536_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5274.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14041_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$abc$61060$new_n5548_ I1=$abc$61060$new_n5527_ I2=$abc$61060$new_n5539_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$61060$new_n5547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=$abc$61060$new_n4614_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$61060$new_n5548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_ I3=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[22]_new_inv_ I3=soc.cpu.mem_rdata_q[22] O=$abc$61060$techmap\soc.cpu.$procmux$5264_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$61060$new_n5552_ I1=$abc$61060$new_n5435_ I2=$abc$61060$new_n5554_ I3=$abc$61060$new_n5555_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$5264_Y[3]_new_inv_ I1=$abc$61060$new_n5536_ I2=$abc$61060$new_n5534_ I3=$abc$61060$new_n5434_ O=$abc$61060$new_n5552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[23]_new_inv_ I3=soc.cpu.mem_rdata_q[23] O=$abc$61060$techmap\soc.cpu.$procmux$5264_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$61060$new_n5527_ I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ O=$abc$61060$new_n5554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[5] I1=$abc$61060$new_n5465_ I2=$abc$61060$new_n4614_ I3=$abc$61060$new_n5539_ O=$abc$61060$new_n5555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$61060$new_n5557_ I1=$abc$61060$techmap\soc.cpu.$procmux$5264_Y[4]_new_inv_ I2=$abc$61060$new_n5434_ I3=$abc$61060$new_n5534_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110111011
.gate SB_LUT4 I0=$abc$61060$new_n5435_ I1=$abc$61060$new_n5562_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[4]_new_inv_ O=$abc$61060$new_n5557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$61060$new_n5559_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_ I2=$abc$61060$new_n5560_ I3=$abc$61060$techmap\soc.cpu.$procmux$5264_Y[4]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[6] I2=$abc$61060$new_n4610_ I3=$abc$61060$new_n5540_ O=$abc$61060$new_n5559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_ I1=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ O=$abc$61060$new_n5560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[24]_new_inv_ I3=soc.cpu.mem_rdata_q[24] O=$abc$61060$techmap\soc.cpu.$procmux$5264_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=$abc$61060$new_n4614_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ O=$abc$61060$new_n5562_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$61060$new_n5564_ I1=$abc$61060$techmap\soc.cpu.$procmux$5249_Y_new_inv_ I2=$abc$61060$new_n5431_ I3=$abc$61060$new_n5484_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110101011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$61060$new_n5482_ I3=$abc$61060$new_n5429_ O=$abc$61060$new_n5564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_ I3=soc.cpu.mem_rdata_q[7] O=$abc$61060$techmap\soc.cpu.$procmux$5249_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5468_ I3=$abc$61060$new_n5567_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$5207_Y_new_inv_ I1=$abc$61060$new_n5452_ I2=$abc$61060$new_n5436_ I3=$abc$61060$new_n5431_ O=$abc$61060$new_n5567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$61060$soc.cpu.mem_rdata_latched[31]_new_inv_ I3=soc.cpu.mem_rdata_q[31] O=$abc$61060$techmap\soc.cpu.$procmux$5207_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4596_ I3=$abc$61060$new_n4595_ O=$abc$61060$soc.cpu.mem_rdata_latched[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4870_ I3=$abc$61060$techmap\soc.cpu.$procmux$5152_Y[0]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\mem_wstrb[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$61060$soc.cpu.mem_la_write_new_ I1=$abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_ I2=soc.cpu.mem_wstrb[0] I3=soc.cpu.mem_la_read O=$abc$61060$techmap\soc.cpu.$procmux$5152_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5573_ I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_ O=$abc$61060$new_n5573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.mem_wordsize[1] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wordsize[0] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4870_ I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[1]_new_ I2=soc.cpu.mem_wstrb[1] I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\mem_wstrb[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.mem_la_write_new_ I2=$abc$61060$new_n5573_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_ O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4870_ I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[2]_new_ I2=soc.cpu.mem_wstrb[2] I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\mem_wstrb[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.mem_la_write_new_ I3=$abc$61060$soc.cpu.mem_la_wstrb[2]_new_inv_ O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$61060$soc.cpu.mem_la_wstrb[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011000000110
.gate SB_LUT4 I0=$abc$61060$new_n4870_ I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[3]_new_ I2=soc.cpu.mem_wstrb[3] I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\mem_wstrb[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$abc$61060$soc.cpu.mem_la_write_new_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_ O=$abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wordsize[0] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418 I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[0]_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$5113_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5588_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[1]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19350[0]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\instr_lui[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I2=$abc$61060$new_n5421_ I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_ O=$abc$61060$new_n5588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[5] I2=soc.cpu.mem_rdata_latched[4] I3=soc.cpu.mem_rdata_latched[6] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$new_n5463_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19254[1]_new_inv_ I2=$abc$61060$new_n5297_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$61060$techmap\soc.cpu.$0\instr_jal[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[6] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19206[2]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19254[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[5] I3=soc.cpu.mem_rdata_latched[4] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19206[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n5594_ I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I2=$abc$61060$new_n5411_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ O=$abc$61060$techmap\soc.cpu.$0\instr_jalr[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19350[0]_new_inv_ I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19824[1]_new_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19254[1]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$61060$new_n5594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$61060$new_n5602_ I1=$abc$61060$new_n5596_ I2=$abc$61060$new_n5411_ I3=$abc$61060$new_n4633_ O=$abc$61060$techmap\soc.cpu.$0\decoded_rd[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_ I1=$abc$61060$new_n5601_ I2=$abc$61060$new_n5600_ I3=$abc$61060$new_n5597_ O=$abc$61060$new_n5596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$abc$61060$auto$rtlil.cc:1981:NotGate$59768 I1=$abc$61060$new_n5599_ I2=$abc$61060$new_n5598_ I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_ O=$abc$61060$new_n5597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ I2=$abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_ I3=$abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_ O=$abc$61060$new_n5598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_ I3=$abc$61060$new_n4447_ O=$abc$61060$new_n5599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4482_ I3=$abc$61060$techmap\soc.cpu.$procmux$4453_Y[3]_new_inv_ O=$abc$61060$new_n5600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I1=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_ I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_ O=$abc$61060$new_n5601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[2] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_ I2=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$61060$new_n5463_ O=$abc$61060$new_n5602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_ I1=$abc$61060$new_n5604_ I2=soc.cpu.mem_rdata_latched[3] I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_ O=$abc$61060$techmap\soc.cpu.$0\decoded_rd[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5605_ I3=$abc$61060$new_n5600_ O=$abc$61060$new_n5604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5601_ I3=$abc$61060$new_n5606_ O=$abc$61060$new_n5605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$61060$auto$rtlil.cc:1981:NotGate$59768 I1=$abc$61060$new_n5599_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ I3=$abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_ O=$abc$61060$new_n5606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_ I1=$abc$61060$new_n5604_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$61060$techmap\soc.cpu.$0\decoded_rd[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$61060$new_n5600_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_ I2=$abc$61060$new_n5605_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ O=$abc$61060$techmap\soc.cpu.$0\decoded_rd[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ I3=$abc$61060$new_n5605_ O=$abc$61060$techmap\soc.cpu.$0\decoded_rd[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5614_ I3=$abc$61060$new_n4605_ O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[12] I3=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 O=$abc$61060$new_n5614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5614_ I3=$abc$61060$new_n4625_ O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5614_ I3=$abc$61060$new_n4651_ O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5614_ I3=$abc$61060$new_n4635_ O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 I2=$abc$61060$new_n5619_ I3=soc.cpu.instr_slt O=$abc$61060$techmap\soc.cpu.$procmux$4581_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.cpu.instr_slti I1=soc.cpu.instr_sltiu I2=soc.cpu.instr_sltu I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$61060$new_n5619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5621_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\is_lb_lh_lw_lbu_lhu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I1=$abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_ I2=$abc$61060$new_n4614_ I3=$abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_ O=$abc$61060$new_n5621_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$61060$new_n4523_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19206[2]_new_inv_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$61060$techmap\soc.cpu.$0\is_sb_sh_sw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101011101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_ I3=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5482_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19254[1]_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4538_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5626_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I3=$abc$61060$new_n5629_ O=$abc$61060$techmap\soc.cpu.$0\is_alu_reg_imm[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5627_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14083_Y_new_ I3=$abc$61060$new_n4609_ O=$abc$61060$new_n5626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14081_Y_new_ I1=$abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$61060$new_n5627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$abc$61060$new_n5465_ I1=$abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_ I2=$abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14083_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5540_ I2=$abc$61060$new_n4383_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ O=$abc$61060$new_n5629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$61060$new_n5631_ I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I3=$abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\is_alu_reg_reg[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12337_new_ I1=$abc$61060$new_n4482_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[1]_new_inv_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_ O=$abc$61060$new_n5631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5614_ I3=$abc$61060$new_n4537_ O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[24]_new_inv_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[31]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[25]_new_inv_ I3=soc.cpu.mem_rdata_latched[2] O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[21]_new_inv_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[22]_new_inv_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[23]_new_inv_ I3=soc.cpu.mem_rdata_latched[5] O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 I2=$abc$61060$soc.cpu.mem_rdata_latched[30]_new_inv_ I3=$abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_ O=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n4587_ I3=$abc$61060$new_n5381_ O=$abc$61060$techmap\soc.cpu.$procmux$4350_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_next_pc[0] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7267.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5647_ I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ O=$abc$61060$new_n5646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[0] I3=soc.cpu.latched_branch O=$abc$61060$new_n5647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=$abc$61060$new_n5647_ I2=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[0]_new_inv_ I3=soc.cpu.reg_next_pc[1] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[1] I3=soc.cpu.reg_out[1] O=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5653_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[1] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$3640_Y_new_ I1=soc.cpu.decoder_trigger I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_ I3=soc.cpu.instr_jal O=$abc$61060$new_n5652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[1] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5655_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$11443[1]_new_inv_ O=$abc$61060$new_n5654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_ I3=$abc$61060$new_n5656_ O=$abc$61060$new_n5655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_ I3=$abc$61060$techmap\soc.cpu.$procmux$3204_Y_new_ O=$abc$61060$new_n5656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5658_ I2=soc.cpu.reg_next_pc[2] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[2] I3=soc.cpu.reg_out[2] O=$abc$61060$new_n5658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5660_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[2] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[2] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5662_ I2=soc.cpu.reg_next_pc[3] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[3] I3=soc.cpu.reg_out[3] O=$abc$61060$new_n5662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5664_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[3] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[3] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.irq_state[0] I2=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[3]_new_inv_ I3=soc.cpu.reg_next_pc[4] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[4] I3=soc.cpu.reg_out[4] O=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5668_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[4] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[4] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5670_ I2=soc.cpu.reg_next_pc[5] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[5] I3=soc.cpu.reg_out[5] O=$abc$61060$new_n5670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5672_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[5] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[5] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5674_ I2=soc.cpu.reg_next_pc[6] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[6] I3=soc.cpu.reg_out[6] O=$abc$61060$new_n5674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5676_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[6] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[6] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5678_ I2=soc.cpu.reg_next_pc[7] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[7] I3=soc.cpu.reg_out[7] O=$abc$61060$new_n5678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5680_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[7] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[7] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5682_ I2=soc.cpu.reg_next_pc[8] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[8] I3=soc.cpu.reg_out[8] O=$abc$61060$new_n5682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5684_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[8] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[8] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5686_ I2=soc.cpu.reg_next_pc[9] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[9] I3=soc.cpu.reg_out[9] O=$abc$61060$new_n5686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5688_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[9] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[9] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5690_ I2=soc.cpu.reg_next_pc[10] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[10] I3=soc.cpu.reg_out[10] O=$abc$61060$new_n5690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5692_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[10] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[10] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5694_ I2=soc.cpu.reg_next_pc[11] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[11] I3=soc.cpu.reg_out[11] O=$abc$61060$new_n5694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5696_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[11] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[11] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5698_ I2=soc.cpu.reg_next_pc[12] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[12] I3=soc.cpu.reg_out[12] O=$abc$61060$new_n5698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5700_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[12] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[12] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5702_ I2=soc.cpu.reg_next_pc[13] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[13] I3=soc.cpu.reg_out[13] O=$abc$61060$new_n5702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5704_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[13] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[13] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5706_ I2=soc.cpu.reg_next_pc[14] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[14] I3=soc.cpu.reg_out[14] O=$abc$61060$new_n5706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5708_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[14] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[14] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5710_ I2=soc.cpu.reg_next_pc[15] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[15] I3=soc.cpu.reg_out[15] O=$abc$61060$new_n5710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5712_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[15] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[15] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.irq_state[0] I2=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[15]_new_inv_ I3=soc.cpu.reg_next_pc[16] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[16] I3=soc.cpu.reg_out[16] O=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5716_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[16] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[16] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5718_ I2=soc.cpu.reg_next_pc[17] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[17] I3=soc.cpu.reg_out[17] O=$abc$61060$new_n5718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5720_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[17] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[17] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.irq_state[0] I2=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[17]_new_inv_ I3=soc.cpu.reg_next_pc[18] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[18] I3=soc.cpu.reg_out[18] O=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5724_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[18] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[18] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5726_ I2=soc.cpu.reg_next_pc[19] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[19] I3=soc.cpu.reg_out[19] O=$abc$61060$new_n5726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5728_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[19] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[19] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5730_ I2=soc.cpu.reg_next_pc[20] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[20] I3=soc.cpu.reg_out[20] O=$abc$61060$new_n5730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5732_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[20] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[20] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5734_ I2=soc.cpu.reg_next_pc[21] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[21] I3=soc.cpu.reg_out[21] O=$abc$61060$new_n5734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5736_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[21] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[21] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5738_ I2=soc.cpu.reg_next_pc[22] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[22] I3=soc.cpu.reg_out[22] O=$abc$61060$new_n5738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5740_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[22] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[22] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5742_ I2=soc.cpu.reg_next_pc[23] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[23] I3=soc.cpu.reg_out[23] O=$abc$61060$new_n5742_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5744_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[23] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[23] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5746_ I2=soc.cpu.reg_next_pc[24] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[24] I3=soc.cpu.reg_out[24] O=$abc$61060$new_n5746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5748_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[24] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[24] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5750_ I2=soc.cpu.reg_next_pc[25] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[25] I3=soc.cpu.reg_out[25] O=$abc$61060$new_n5750_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5752_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[25] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[25] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5752_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5754_ I2=soc.cpu.reg_next_pc[26] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[26] I3=soc.cpu.reg_out[26] O=$abc$61060$new_n5754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5756_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[26] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[26] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5758_ I2=soc.cpu.reg_next_pc[27] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[27] I3=soc.cpu.reg_out[27] O=$abc$61060$new_n5758_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5760_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[27] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[27] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5760_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5762_ I2=soc.cpu.reg_next_pc[28] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[28] I3=soc.cpu.reg_out[28] O=$abc$61060$new_n5762_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5764_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[28] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[28] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5766_ I2=soc.cpu.reg_next_pc[29] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[29] I3=soc.cpu.reg_out[29] O=$abc$61060$new_n5766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5768_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[29] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[29] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5770_ I2=soc.cpu.reg_next_pc[30] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[30] I3=soc.cpu.reg_out[30] O=$abc$61060$new_n5770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5772_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[30] I3=$abc$61060$new_n5652_ O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[30] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5774_ I2=soc.cpu.reg_next_pc[31] I3=$abc$61060$new_n5646_ O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[31] I3=soc.cpu.reg_out[31] O=$abc$61060$new_n5774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[31] I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30] I3=$abc$61060$new_n5654_ O=$abc$61060$new_n5776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[0] I2=soc.cpu.timer[0] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5788_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$18026[1]_new_inv_ I3=$abc$61060$new_n5779_ O=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$18012[1]_new_inv_ I1=$abc$61060$new_n5780_ I2=soc.cpu.timer[3] I3=soc.cpu.timer[0] O=$abc$61060$new_n5779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$18012[3]_new_inv_ I2=soc.cpu.timer[11] I3=soc.cpu.timer[8] O=$abc$61060$new_n5780_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.timer[15] I1=soc.cpu.timer[14] I2=soc.cpu.timer[13] I3=soc.cpu.timer[12] O=$abc$61060$auto$simplemap.cc:168:logic_reduce$18012[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[7] I1=soc.cpu.timer[6] I2=soc.cpu.timer[5] I3=soc.cpu.timer[4] O=$abc$61060$auto$simplemap.cc:168:logic_reduce$18012[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$18012[4]_new_inv_ I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$18012[5]_new_inv_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$18012[6]_new_inv_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18012[7]_new_inv_ O=$abc$61060$auto$simplemap.cc:168:logic_reduce$18026[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.timer[31] I1=soc.cpu.timer[30] I2=soc.cpu.timer[29] I3=soc.cpu.timer[28] O=$abc$61060$auto$simplemap.cc:168:logic_reduce$18012[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[27] I1=soc.cpu.timer[26] I2=soc.cpu.timer[25] I3=soc.cpu.timer[24] O=$abc$61060$auto$simplemap.cc:168:logic_reduce$18012[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[23] I1=soc.cpu.timer[22] I2=soc.cpu.timer[21] I3=soc.cpu.timer[20] O=$abc$61060$auto$simplemap.cc:168:logic_reduce$18012[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[19] I1=soc.cpu.timer[18] I2=soc.cpu.timer[17] I3=soc.cpu.timer[16] O=$abc$61060$auto$simplemap.cc:168:logic_reduce$18012[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[10] I1=soc.cpu.timer[9] I2=soc.cpu.timer[2] I3=soc.cpu.timer[1] O=$abc$61060$new_n5788_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=soc.cpu.instr_timer O=$abc$61060$new_n5789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[1] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[1] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[2] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[2] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[3] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[3] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[4] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[4] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[5] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[5] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[6] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[6] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[7] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[7] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[8] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[8] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[9] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[9] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[10] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[10] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[11] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[11] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[12] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[12] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[13] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[13] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[14] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[14] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[15] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[15] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[16] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[16] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[17] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[17] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[18] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[18] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[19] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[19] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[20] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[20] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[21] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[21] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[22] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[22] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[23] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[23] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[24] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[24] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[25] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[25] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[26] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[26] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[27] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[27] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[28] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[28] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[29] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[29] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[30] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[30] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5789_ I1=soc.cpu.cpuregs_rs1[31] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[31] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_ O=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$3222_Y I1=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 I2=soc.cpu.cpu_state[3] I3=$abc$61060$new_n5061_ O=$abc$61060$techmap\soc.cpu.$0\decoder_trigger[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5656_ I3=$abc$61060$new_n4889_ O=$abc$61060$techmap\soc.cpu.$procmux$3211_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5068_ I1=soc.cpu.irq_mask[0] I2=$abc$61060$new_n5832_ I3=soc.cpu.irq_pending[0] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010000
.gate SB_LUT4 I0=$abc$61060$new_n5842_ I1=$abc$61060$new_n5841_ I2=$abc$61060$new_n5838_ I3=$abc$61060$new_n5833_ O=$abc$61060$new_n5832_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5837_ I1=$abc$61060$new_n5836_ I2=$abc$61060$new_n5835_ I3=$abc$61060$new_n5834_ O=$abc$61060$new_n5833_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[24] I1=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[23] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[22] I3=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[21] O=$abc$61060$new_n5834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[20] I1=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[19] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[18] I3=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[17] O=$abc$61060$new_n5835_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[31] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[30] I3=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[29] O=$abc$61060$new_n5836_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[28] I1=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[27] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[26] I3=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[25] O=$abc$61060$new_n5837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5840_ I3=$abc$61060$new_n5839_ O=$abc$61060$new_n5838_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[8] I1=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[7] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[6] I3=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[5] O=$abc$61060$new_n5839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[4] I1=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[3] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[2] I3=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[1] O=$abc$61060$new_n5840_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[16] I1=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[15] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[14] I3=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[13] O=$abc$61060$new_n5841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[12] I1=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[11] I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[10] I3=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[9] O=$abc$61060$new_n5842_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$4\next_irq_pending[31:0][2]_new_ I2=$abc$61060$new_n4119_ I3=$abc$61060$new_n5844_ O=$abc$61060$techmap\soc.cpu.$0\irq_pending[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$abc$61060$new_n4132_ I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_ O=$abc$61060$new_n5844_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=resetn I1=soc.cpu.irq_pending[2] I2=$abc$61060$new_n5068_ I3=soc.cpu.irq_mask[2] O=$abc$61060$techmap\soc.cpu.$4\next_irq_pending[31:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[0] I3=soc.cpu.irq_state[1] O=$abc$61060$techmap\soc.cpu.$procmux$3654_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[2] I3=soc.cpu.reg_next_pc[2] O=soc.cpu.next_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[3] I3=soc.cpu.reg_next_pc[3] O=soc.cpu.next_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[4] I3=soc.cpu.reg_next_pc[4] O=soc.cpu.next_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[5] I3=soc.cpu.reg_next_pc[5] O=soc.cpu.next_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[6] I3=soc.cpu.reg_next_pc[6] O=soc.cpu.next_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[7] I3=soc.cpu.reg_next_pc[7] O=soc.cpu.next_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[8] I3=soc.cpu.reg_next_pc[8] O=soc.cpu.next_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[9] I3=soc.cpu.reg_next_pc[9] O=soc.cpu.next_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[10] I3=soc.cpu.reg_next_pc[10] O=soc.cpu.next_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[11] I3=soc.cpu.reg_next_pc[11] O=soc.cpu.next_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[12] I3=soc.cpu.reg_next_pc[12] O=soc.cpu.next_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[13] I3=soc.cpu.reg_next_pc[13] O=soc.cpu.next_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[14] I3=soc.cpu.reg_next_pc[14] O=soc.cpu.next_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[15] I3=soc.cpu.reg_next_pc[15] O=soc.cpu.next_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[16] I3=soc.cpu.reg_next_pc[16] O=soc.cpu.next_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[17] I3=soc.cpu.reg_next_pc[17] O=soc.cpu.next_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[18] I3=soc.cpu.reg_next_pc[18] O=soc.cpu.next_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[19] I3=soc.cpu.reg_next_pc[19] O=soc.cpu.next_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[20] I3=soc.cpu.reg_next_pc[20] O=soc.cpu.next_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[21] I3=soc.cpu.reg_next_pc[21] O=soc.cpu.next_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[22] I3=soc.cpu.reg_next_pc[22] O=soc.cpu.next_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[23] I3=soc.cpu.reg_next_pc[23] O=soc.cpu.next_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[24] I3=soc.cpu.reg_next_pc[24] O=soc.cpu.next_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[25] I3=soc.cpu.reg_next_pc[25] O=soc.cpu.next_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[26] I3=soc.cpu.reg_next_pc[26] O=soc.cpu.next_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[27] I3=soc.cpu.reg_next_pc[27] O=soc.cpu.next_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[28] I3=soc.cpu.reg_next_pc[28] O=soc.cpu.next_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[29] I3=soc.cpu.reg_next_pc[29] O=soc.cpu.next_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[30] I3=soc.cpu.reg_next_pc[30] O=soc.cpu.next_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_ I2=soc.cpu.reg_out[31] I3=soc.cpu.reg_next_pc[31] O=soc.cpu.next_pc[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[2] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[0] O=soc.cpu.mem_la_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[3] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[1] O=soc.cpu.mem_la_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[4] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[2] O=soc.cpu.mem_la_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[5] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[3] O=soc.cpu.mem_la_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[6] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[4] O=soc.cpu.mem_la_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[7] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[5] O=soc.cpu.mem_la_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[8] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[6] O=soc.cpu.mem_la_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[9] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[7] O=soc.cpu.mem_la_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[10] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[8] O=soc.cpu.mem_la_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[11] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[9] O=soc.cpu.mem_la_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[12] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[10] O=soc.cpu.mem_la_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[13] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[11] O=soc.cpu.mem_la_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[14] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[12] O=soc.cpu.mem_la_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[15] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[13] O=soc.cpu.mem_la_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[16] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[14] O=soc.cpu.mem_la_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[17] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[15] O=soc.cpu.mem_la_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[18] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[16] O=soc.cpu.mem_la_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[19] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[17] O=soc.cpu.mem_la_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[20] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[18] O=soc.cpu.mem_la_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[21] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[19] O=soc.cpu.mem_la_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[22] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[20] O=soc.cpu.mem_la_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[23] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[21] O=soc.cpu.mem_la_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[24] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[22] O=soc.cpu.mem_la_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[25] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[23] O=soc.cpu.mem_la_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[26] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[24] O=soc.cpu.mem_la_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[27] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[25] O=soc.cpu.mem_la_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[28] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[26] O=soc.cpu.mem_la_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[29] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[27] O=soc.cpu.mem_la_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I2=soc.cpu.reg_op1[30] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[28] O=soc.cpu.mem_la_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$61060$new_n5078_ I1=soc.simpleuart.recv_buf_valid I2=$abc$61060$techmap\soc.$logic_not$picosoc.v:182$1193_Y_new_ I3=$abc$61060$new_n4513_ O=$abc$61060$techmap\soc.simpleuart.$procmux$5750_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101110
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I2=soc.simpleuart.send_pattern[1] I3=$abc$61060$new_n5122_ O=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I1=$abc$61060$new_n5122_ I2=soc.cpu.mem_wdata[0] I3=soc.simpleuart.send_pattern[2] O=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I1=$abc$61060$new_n5122_ I2=soc.cpu.mem_wdata[1] I3=soc.simpleuart.send_pattern[3] O=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I1=$abc$61060$new_n5122_ I2=soc.cpu.mem_wdata[2] I3=soc.simpleuart.send_pattern[4] O=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I1=$abc$61060$new_n5122_ I2=soc.cpu.mem_wdata[3] I3=soc.simpleuart.send_pattern[5] O=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I1=$abc$61060$new_n5122_ I2=soc.cpu.mem_wdata[4] I3=soc.simpleuart.send_pattern[6] O=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I1=$abc$61060$new_n5122_ I2=soc.cpu.mem_wdata[5] I3=soc.simpleuart.send_pattern[7] O=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I1=$abc$61060$new_n5122_ I2=soc.cpu.mem_wdata[6] I3=soc.simpleuart.send_pattern[8] O=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I1=$abc$61060$new_n5122_ I2=soc.cpu.mem_wdata[7] I3=soc.simpleuart.send_pattern[9] O=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I2=soc.simpleuart.send_bitcnt[0] I3=$abc$61060$new_n5122_ O=$abc$61060$techmap\soc.simpleuart.$procmux$5717_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y I2=$abc$61060$auto$wreduce.cc:454:run$7044[2] I3=$abc$61060$new_n5122_ O=$abc$61060$techmap\soc.simpleuart.$procmux$5717_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5120_ I3=soc.simpleuart.send_divcnt[0] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4986_ I1=$abc$61060$new_n5955_ I2=soc.spimemio.config_qspi I3=soc.spimemio.din_qspi O=$abc$61060$techmap\soc.spimemio.$procmux$6363_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.jump I3=soc.spimemio.config_cont O=$abc$61060$new_n5955_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4986_ I1=$abc$61060$new_n5955_ I2=soc.spimemio.config_ddr I3=soc.spimemio.din_ddr O=$abc$61060$techmap\soc.spimemio.$procmux$6344_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5026_ I3=$abc$61060$new_n4957_ O=$abc$61060$new_n5960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_ I2=soc.spimemio.config_ddr I3=soc.spimemio.config_qspi O=$abc$61060$new_n5962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.spimemio.state[0] I1=soc.spimemio.state[3] I2=soc.spimemio.state[2] I3=$abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_ O=$abc$61060$new_n5963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.spimemio.jump I1=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_ I2=$abc$61060$new_n4957_ I3=$abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_ O=$abc$61060$new_n5964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5960_ I2=$abc$61060$new_n5020_ I3=soc.spimemio.state[0] O=$abc$61060$new_n5968_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=soc.spimemio.state[0] I1=$abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_ I2=soc.spimemio.state[3] I3=soc.spimemio.state[2] O=$abc$61060$techmap\soc.spimemio.$procmux$6178_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$61060$new_n4957_ I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_ I2=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21100_Y[3]_new_ I3=$abc$61060$new_n4986_ O=$abc$61060$new_n5970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5972_ I2=soc.spimemio.state[1] I3=$abc$61060$techmap\soc.spimemio.$procmux$6178_Y_new_inv_ O=$abc$61060$techmap\soc.spimemio.$procmux$6235_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5018_ I2=soc.spimemio.jump I3=$abc$61060$new_n5973_ O=$abc$61060$new_n5972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$61060$new_n4957_ I1=$abc$61060$new_n5974_ I2=$abc$61060$new_n4973_ I3=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_ O=$abc$61060$new_n5973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=soc.spimemio.state[3] I1=soc.spimemio.state[2] I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$61060$new_n5974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101101110111011
.gate SB_LUT4 I0=$false I1=soc.spimemio.jump I2=$abc$61060$new_n5976_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_ O=$abc$61060$techmap\soc.spimemio.$procmux$6235_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31884[0]_new_inv_ I2=$abc$61060$new_n4957_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_ O=$abc$61060$new_n5976_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.jump I3=$abc$61060$techmap\soc.spimemio.$procmux$6178_Y_new_inv_ O=$abc$61060$techmap\soc.spimemio.$procmux$6183_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[2] I3=soc.spimemio.rd_addr[2] O=$abc$61060$auto$wreduce.cc:454:run$7047[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[3] I3=$abc$61060$auto$wreduce.cc:454:run$7045[3] O=$abc$61060$auto$wreduce.cc:454:run$7047[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[4] I3=$abc$61060$auto$wreduce.cc:454:run$7045[4] O=$abc$61060$auto$wreduce.cc:454:run$7047[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[5] I3=$abc$61060$auto$wreduce.cc:454:run$7045[5] O=$abc$61060$auto$wreduce.cc:454:run$7047[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[6] I3=$abc$61060$auto$wreduce.cc:454:run$7045[6] O=$abc$61060$auto$wreduce.cc:454:run$7047[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[7] I3=$abc$61060$auto$wreduce.cc:454:run$7045[7] O=$abc$61060$auto$wreduce.cc:454:run$7047[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[8] I3=$abc$61060$auto$wreduce.cc:454:run$7045[8] O=$abc$61060$auto$wreduce.cc:454:run$7047[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[9] I3=$abc$61060$auto$wreduce.cc:454:run$7045[9] O=$abc$61060$auto$wreduce.cc:454:run$7047[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[10] I3=$abc$61060$auto$wreduce.cc:454:run$7045[10] O=$abc$61060$auto$wreduce.cc:454:run$7047[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[11] I3=$abc$61060$auto$wreduce.cc:454:run$7045[11] O=$abc$61060$auto$wreduce.cc:454:run$7047[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[12] I3=$abc$61060$auto$wreduce.cc:454:run$7045[12] O=$abc$61060$auto$wreduce.cc:454:run$7047[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[13] I3=$abc$61060$auto$wreduce.cc:454:run$7045[13] O=$abc$61060$auto$wreduce.cc:454:run$7047[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[14] I3=$abc$61060$auto$wreduce.cc:454:run$7045[14] O=$abc$61060$auto$wreduce.cc:454:run$7047[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[15] I3=$abc$61060$auto$wreduce.cc:454:run$7045[15] O=$abc$61060$auto$wreduce.cc:454:run$7047[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[16] I3=$abc$61060$auto$wreduce.cc:454:run$7045[16] O=$abc$61060$auto$wreduce.cc:454:run$7047[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[17] I3=$abc$61060$auto$wreduce.cc:454:run$7045[17] O=$abc$61060$auto$wreduce.cc:454:run$7047[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[18] I3=$abc$61060$auto$wreduce.cc:454:run$7045[18] O=$abc$61060$auto$wreduce.cc:454:run$7047[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[19] I3=$abc$61060$auto$wreduce.cc:454:run$7045[19] O=$abc$61060$auto$wreduce.cc:454:run$7047[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[20] I3=$abc$61060$auto$wreduce.cc:454:run$7045[20] O=$abc$61060$auto$wreduce.cc:454:run$7047[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[21] I3=$abc$61060$auto$wreduce.cc:454:run$7045[21] O=$abc$61060$auto$wreduce.cc:454:run$7047[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[22] I3=$abc$61060$auto$wreduce.cc:454:run$7045[22] O=$abc$61060$auto$wreduce.cc:454:run$7047[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[23] I3=$abc$61060$auto$wreduce.cc:454:run$7045[23] O=$abc$61060$auto$wreduce.cc:454:run$7047[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:169$60_Y_new_inv_ I3=soc.spimemio.config_do[3] O=flash_io3_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io3_90 I2=$abc$61060$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:169$60_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.obuffer[7] I3=soc.spimemio.xfer.xfer_qspi O=$abc$61060$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:168$58_Y_new_inv_ I3=soc.spimemio.config_do[2] O=flash_io2_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io2_90 I2=$abc$61060$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:168$58_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.obuffer[6] I3=soc.spimemio.xfer.xfer_qspi O=$abc$61060$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:167$56_Y_new_inv_ I3=soc.spimemio.config_do[1] O=flash_io1_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io1_90 I2=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6100.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:167$56_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.obuffer[5] I2=soc.spimemio.xfer.obuffer[7] I3=soc.spimemio.xfer.xfer_dspi O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6100.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:166$54_Y_new_inv_ I3=soc.spimemio.config_do[0] O=flash_io0_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io0_90 I2=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6048.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:166$54_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6012_ I2=soc.spimemio.xfer.obuffer[7] I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6048.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.obuffer[4] I2=soc.spimemio.xfer.obuffer[6] I3=soc.spimemio.xfer.xfer_dspi O=$abc$61060$new_n6012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=soc.cpu.reg_op1[0] I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[0] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[1]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[1] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[1] I3=soc.cpu.reg_op1[1] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.pcpi_div.instr_div I3=soc.cpu.pcpi_div.instr_rem O=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[2]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[2] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[2] I3=soc.cpu.reg_op1[2] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[3]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[3] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[3] I3=soc.cpu.reg_op1[3] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[4]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[4] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[4] I3=soc.cpu.reg_op1[4] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[5]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[5] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[5] I3=soc.cpu.reg_op1[5] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[6]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[6] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[6] I3=soc.cpu.reg_op1[6] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[7]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[7] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[7] I3=soc.cpu.reg_op1[7] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[8]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[8] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[8] I3=soc.cpu.reg_op1[8] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[9]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[9] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[9] I3=soc.cpu.reg_op1[9] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[10]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[10] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[10] I3=soc.cpu.reg_op1[10] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[11]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[11] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[11] I3=soc.cpu.reg_op1[11] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[12]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[12] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[12] I3=soc.cpu.reg_op1[12] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[13]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[13] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[13] I3=soc.cpu.reg_op1[13] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[14]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[14] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[14] I3=soc.cpu.reg_op1[14] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[15]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[15] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[15] I3=soc.cpu.reg_op1[15] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[16]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[16] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[16] I3=soc.cpu.reg_op1[16] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[17]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[17] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[17] I3=soc.cpu.reg_op1[17] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[18]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[18] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[18] I3=soc.cpu.reg_op1[18] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[19]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[19] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[19] I3=soc.cpu.reg_op1[19] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[20]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[20] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[20] I3=soc.cpu.reg_op1[20] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[21]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[21] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[21] I3=soc.cpu.reg_op1[21] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[22]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[22] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[22] I3=soc.cpu.reg_op1[22] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[23]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[23] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[23] I3=soc.cpu.reg_op1[23] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[24]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[24] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[24] I3=soc.cpu.reg_op1[24] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[25]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[25] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[25] I3=soc.cpu.reg_op1[25] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[26]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[26] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[26] I3=soc.cpu.reg_op1[26] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[27]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[27] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[27] I3=soc.cpu.reg_op1[27] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[28]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[28] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[28] I3=soc.cpu.reg_op1[28] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[29]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[29] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[29] I3=soc.cpu.reg_op1[29] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[30]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[30] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_ I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[30] I3=soc.cpu.reg_op1[30] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[31]_new_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[31] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=soc.cpu.reg_op2[0] I3=soc.cpu.pcpi_div.divisor[32] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[32]_new_inv_ I3=soc.cpu.pcpi_div.divisor[33] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[1] I3=soc.cpu.reg_op2[1] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[32]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[31] I2=soc.cpu.pcpi_div.instr_div I3=soc.cpu.pcpi_div.instr_rem O=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[33]_new_inv_ I3=soc.cpu.pcpi_div.divisor[34] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[2] I3=soc.cpu.reg_op2[2] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[33]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[34]_new_inv_ I3=soc.cpu.pcpi_div.divisor[35] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[3] I3=soc.cpu.reg_op2[3] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[34]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[35]_new_inv_ I3=soc.cpu.pcpi_div.divisor[36] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[4] I3=soc.cpu.reg_op2[4] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[35]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[36]_new_inv_ I3=soc.cpu.pcpi_div.divisor[37] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[5] I3=soc.cpu.reg_op2[5] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[36]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[37]_new_inv_ I3=soc.cpu.pcpi_div.divisor[38] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[6] I3=soc.cpu.reg_op2[6] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[37]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[38]_new_inv_ I3=soc.cpu.pcpi_div.divisor[39] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[7] I3=soc.cpu.reg_op2[7] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[38]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[39]_new_inv_ I3=soc.cpu.pcpi_div.divisor[40] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[8] I3=soc.cpu.reg_op2[8] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[39]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[40]_new_inv_ I3=soc.cpu.pcpi_div.divisor[41] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[9] I3=soc.cpu.reg_op2[9] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[40]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[41]_new_inv_ I3=soc.cpu.pcpi_div.divisor[42] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[10] I3=soc.cpu.reg_op2[10] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[41]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[42]_new_inv_ I3=soc.cpu.pcpi_div.divisor[43] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[11] I3=soc.cpu.reg_op2[11] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[42]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[43]_new_inv_ I3=soc.cpu.pcpi_div.divisor[44] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[12] I3=soc.cpu.reg_op2[12] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[43]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[44]_new_inv_ I3=soc.cpu.pcpi_div.divisor[45] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[13] I3=soc.cpu.reg_op2[13] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[44]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[45]_new_inv_ I3=soc.cpu.pcpi_div.divisor[46] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[14] I3=soc.cpu.reg_op2[14] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[45]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[46]_new_inv_ I3=soc.cpu.pcpi_div.divisor[47] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[15] I3=soc.cpu.reg_op2[15] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[46]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[47]_new_inv_ I3=soc.cpu.pcpi_div.divisor[48] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[16] I3=soc.cpu.reg_op2[16] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[47]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[48]_new_inv_ I3=soc.cpu.pcpi_div.divisor[49] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[17] I3=soc.cpu.reg_op2[17] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[48]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[49]_new_inv_ I3=soc.cpu.pcpi_div.divisor[50] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[18] I3=soc.cpu.reg_op2[18] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[49]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[50]_new_inv_ I3=soc.cpu.pcpi_div.divisor[51] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[19] I3=soc.cpu.reg_op2[19] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[50]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[51]_new_inv_ I3=soc.cpu.pcpi_div.divisor[52] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[20] I3=soc.cpu.reg_op2[20] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[51]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[52]_new_inv_ I3=soc.cpu.pcpi_div.divisor[53] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[21] I3=soc.cpu.reg_op2[21] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[52]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[53]_new_inv_ I3=soc.cpu.pcpi_div.divisor[54] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[22] I3=soc.cpu.reg_op2[22] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[53]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[54]_new_inv_ I3=soc.cpu.pcpi_div.divisor[55] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[23] I3=soc.cpu.reg_op2[23] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[54]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[55]_new_inv_ I3=soc.cpu.pcpi_div.divisor[56] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[24] I3=soc.cpu.reg_op2[24] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[55]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[56]_new_inv_ I3=soc.cpu.pcpi_div.divisor[57] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[25] I3=soc.cpu.reg_op2[25] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[56]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[57]_new_inv_ I3=soc.cpu.pcpi_div.divisor[58] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[26] I3=soc.cpu.reg_op2[26] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[57]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[58]_new_inv_ I3=soc.cpu.pcpi_div.divisor[59] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[27] I3=soc.cpu.reg_op2[27] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[58]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[59]_new_inv_ I3=soc.cpu.pcpi_div.divisor[60] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[28] I3=soc.cpu.reg_op2[28] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[59]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[60]_new_inv_ I3=soc.cpu.pcpi_div.divisor[61] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[29] I3=soc.cpu.reg_op2[29] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[60]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[61]_new_inv_ I3=soc.cpu.pcpi_div.divisor[62] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_ I2=$abc$61060$auto$wreduce.cc:454:run$7016[30] I3=soc.cpu.reg_op2[30] O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[61]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=soc.cpu.pcpi_div.quotient[0] I3=soc.cpu.pcpi_div.dividend[0] O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[1]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[1]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=soc.cpu.pcpi_div.dividend[1] I3=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[1] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[1] I3=soc.cpu.pcpi_div.quotient[1] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[2]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[2]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[2] I3=soc.cpu.pcpi_div.dividend[2] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[2] I3=soc.cpu.pcpi_div.quotient[2] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[3]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[3]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[3] I3=soc.cpu.pcpi_div.dividend[3] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[3] I3=soc.cpu.pcpi_div.quotient[3] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[4]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[4]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[4] I3=soc.cpu.pcpi_div.dividend[4] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[4] I3=soc.cpu.pcpi_div.quotient[4] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[5]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[5]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[5] I3=soc.cpu.pcpi_div.dividend[5] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[5] I3=soc.cpu.pcpi_div.quotient[5] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[6]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[6]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[6] I3=soc.cpu.pcpi_div.dividend[6] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[6] I3=soc.cpu.pcpi_div.quotient[6] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[7]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[7]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[7] I3=soc.cpu.pcpi_div.dividend[7] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[7] I3=soc.cpu.pcpi_div.quotient[7] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[8]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[8]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[8] I3=soc.cpu.pcpi_div.dividend[8] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[8] I3=soc.cpu.pcpi_div.quotient[8] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[9]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[9]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[9] I3=soc.cpu.pcpi_div.dividend[9] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[9] I3=soc.cpu.pcpi_div.quotient[9] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[10]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[10]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[10] I3=soc.cpu.pcpi_div.dividend[10] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[10] I3=soc.cpu.pcpi_div.quotient[10] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[11]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[11]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[11] I3=soc.cpu.pcpi_div.dividend[11] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[11] I3=soc.cpu.pcpi_div.quotient[11] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[12]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[12]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[12] I3=soc.cpu.pcpi_div.dividend[12] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[12] I3=soc.cpu.pcpi_div.quotient[12] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[13]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[13]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[13] I3=soc.cpu.pcpi_div.dividend[13] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[13] I3=soc.cpu.pcpi_div.quotient[13] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[14]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[14]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[14] I3=soc.cpu.pcpi_div.dividend[14] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[14] I3=soc.cpu.pcpi_div.quotient[14] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[15]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[15]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[15] I3=soc.cpu.pcpi_div.dividend[15] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[15] I3=soc.cpu.pcpi_div.quotient[15] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[16]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[16]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[16] I3=soc.cpu.pcpi_div.dividend[16] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[16] I3=soc.cpu.pcpi_div.quotient[16] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[17]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[17]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[17] I3=soc.cpu.pcpi_div.dividend[17] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[17] I3=soc.cpu.pcpi_div.quotient[17] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[18]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[18]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[18] I3=soc.cpu.pcpi_div.dividend[18] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[18] I3=soc.cpu.pcpi_div.quotient[18] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[19]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[19]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[19] I3=soc.cpu.pcpi_div.dividend[19] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[19] I3=soc.cpu.pcpi_div.quotient[19] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[20]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[20]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[20] I3=soc.cpu.pcpi_div.dividend[20] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[20] I3=soc.cpu.pcpi_div.quotient[20] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[21]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[21]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[21] I3=soc.cpu.pcpi_div.dividend[21] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[21] I3=soc.cpu.pcpi_div.quotient[21] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[22]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[22]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[22] I3=soc.cpu.pcpi_div.dividend[22] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[22] I3=soc.cpu.pcpi_div.quotient[22] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[23]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[23]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[23] I3=soc.cpu.pcpi_div.dividend[23] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[23] I3=soc.cpu.pcpi_div.quotient[23] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[24]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[24]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[24] I3=soc.cpu.pcpi_div.dividend[24] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[24] I3=soc.cpu.pcpi_div.quotient[24] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[25]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[25]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[25] I3=soc.cpu.pcpi_div.dividend[25] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[25] I3=soc.cpu.pcpi_div.quotient[25] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[26]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[26]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[26] I3=soc.cpu.pcpi_div.dividend[26] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[26] I3=soc.cpu.pcpi_div.quotient[26] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[27]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[27]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[27] I3=soc.cpu.pcpi_div.dividend[27] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[27] I3=soc.cpu.pcpi_div.quotient[27] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[28]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[28]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[28] I3=soc.cpu.pcpi_div.dividend[28] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[28] I3=soc.cpu.pcpi_div.quotient[28] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[29]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[29]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[29] I3=soc.cpu.pcpi_div.dividend[29] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[29] I3=soc.cpu.pcpi_div.quotient[29] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[30]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[30]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[30] I3=soc.cpu.pcpi_div.dividend[30] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[30] I3=soc.cpu.pcpi_div.quotient[30] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[31]_new_inv_ I3=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[31]_new_inv_ O=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=$abc$61060$auto$wreduce.cc:454:run$7016[31] I2=soc.cpu.pcpi_div.instr_rem I3=soc.cpu.pcpi_div.instr_div O=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[0] I3=soc.cpu.pcpi_mul.rs1[1] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[1] I3=soc.cpu.pcpi_mul.rs1[2] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[2] I3=soc.cpu.pcpi_mul.rs1[3] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[3] I3=soc.cpu.pcpi_mul.rs1[4] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[4] I3=soc.cpu.pcpi_mul.rs1[5] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[5] I3=soc.cpu.pcpi_mul.rs1[6] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[6] I3=soc.cpu.pcpi_mul.rs1[7] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[7] I3=soc.cpu.pcpi_mul.rs1[8] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[8] I3=soc.cpu.pcpi_mul.rs1[9] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[9] I3=soc.cpu.pcpi_mul.rs1[10] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[10] I3=soc.cpu.pcpi_mul.rs1[11] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[11] I3=soc.cpu.pcpi_mul.rs1[12] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[12] I3=soc.cpu.pcpi_mul.rs1[13] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[13] I3=soc.cpu.pcpi_mul.rs1[14] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[14] I3=soc.cpu.pcpi_mul.rs1[15] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[15] I3=soc.cpu.pcpi_mul.rs1[16] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[16] I3=soc.cpu.pcpi_mul.rs1[17] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[17] I3=soc.cpu.pcpi_mul.rs1[18] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[18] I3=soc.cpu.pcpi_mul.rs1[19] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[19] I3=soc.cpu.pcpi_mul.rs1[20] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[20] I3=soc.cpu.pcpi_mul.rs1[21] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[21] I3=soc.cpu.pcpi_mul.rs1[22] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[22] I3=soc.cpu.pcpi_mul.rs1[23] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[23] I3=soc.cpu.pcpi_mul.rs1[24] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[24] I3=soc.cpu.pcpi_mul.rs1[25] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[25] I3=soc.cpu.pcpi_mul.rs1[26] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[26] I3=soc.cpu.pcpi_mul.rs1[27] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[27] I3=soc.cpu.pcpi_mul.rs1[28] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[28] I3=soc.cpu.pcpi_mul.rs1[29] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[29] I3=soc.cpu.pcpi_mul.rs1[30] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[30] I3=soc.cpu.pcpi_mul.rs1[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[31] I3=soc.cpu.pcpi_mul.rs1[32] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.pcpi_mul.instr_mulhsu O=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[33] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[34] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[35] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[36] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[37] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[38] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[39] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[40] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[41] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[42] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[43] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[44] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[45] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[46] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[47] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[48] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[49] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[50] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[51] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[52] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[53] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[54] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[55] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[56] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[57] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[58] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[59] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[60] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[61] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[62] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] I3=soc.cpu.pcpi_mul.rs1[63] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[1] I3=soc.cpu.pcpi_mul.rs2[0] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[2] I3=soc.cpu.pcpi_mul.rs2[1] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[3] I3=soc.cpu.pcpi_mul.rs2[2] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[4] I3=soc.cpu.pcpi_mul.rs2[3] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[5] I3=soc.cpu.pcpi_mul.rs2[4] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[6] I3=soc.cpu.pcpi_mul.rs2[5] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[7] I3=soc.cpu.pcpi_mul.rs2[6] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[8] I3=soc.cpu.pcpi_mul.rs2[7] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[9] I3=soc.cpu.pcpi_mul.rs2[8] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[10] I3=soc.cpu.pcpi_mul.rs2[9] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[11] I3=soc.cpu.pcpi_mul.rs2[10] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[12] I3=soc.cpu.pcpi_mul.rs2[11] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[13] I3=soc.cpu.pcpi_mul.rs2[12] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[14] I3=soc.cpu.pcpi_mul.rs2[13] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[15] I3=soc.cpu.pcpi_mul.rs2[14] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[16] I3=soc.cpu.pcpi_mul.rs2[15] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[17] I3=soc.cpu.pcpi_mul.rs2[16] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[18] I3=soc.cpu.pcpi_mul.rs2[17] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[19] I3=soc.cpu.pcpi_mul.rs2[18] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[20] I3=soc.cpu.pcpi_mul.rs2[19] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[21] I3=soc.cpu.pcpi_mul.rs2[20] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[22] I3=soc.cpu.pcpi_mul.rs2[21] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[23] I3=soc.cpu.pcpi_mul.rs2[22] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[24] I3=soc.cpu.pcpi_mul.rs2[23] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[25] I3=soc.cpu.pcpi_mul.rs2[24] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[26] I3=soc.cpu.pcpi_mul.rs2[25] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[27] I3=soc.cpu.pcpi_mul.rs2[26] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[28] I3=soc.cpu.pcpi_mul.rs2[27] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[29] I3=soc.cpu.pcpi_mul.rs2[28] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[30] I3=soc.cpu.pcpi_mul.rs2[29] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[31] I3=soc.cpu.pcpi_mul.rs2[30] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[31] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[32] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[33] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[34] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[35] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[36] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[37] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[38] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[39] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[40] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[41] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[42] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[43] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[44] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[45] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[46] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[47] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[48] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[49] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[50] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[51] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[52] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[53] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[54] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[55] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[56] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[57] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[58] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[59] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[60] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[61] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[62] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I3=$abc$61060$auto$wreduce.cc:454:run$7019[5] O=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\mul_counter[6:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.mul_counter[6] I2=soc.cpu.pcpi_mul.pcpi_wait I3=soc.cpu.pcpi_mul.pcpi_wait_q O=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5623_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_mul.mul_counter[6] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5615_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[0] I3=soc.cpu.pcpi_mul.rd[32] O=$abc$61060$auto$wreduce.cc:454:run$7021[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[1] I3=soc.cpu.pcpi_mul.rd[33] O=$abc$61060$auto$wreduce.cc:454:run$7021[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[2] I3=soc.cpu.pcpi_mul.rd[34] O=$abc$61060$auto$wreduce.cc:454:run$7021[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[3] I3=soc.cpu.pcpi_mul.rd[35] O=$abc$61060$auto$wreduce.cc:454:run$7021[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[4] I3=soc.cpu.pcpi_mul.rd[36] O=$abc$61060$auto$wreduce.cc:454:run$7021[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[5] I3=soc.cpu.pcpi_mul.rd[37] O=$abc$61060$auto$wreduce.cc:454:run$7021[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[6] I3=soc.cpu.pcpi_mul.rd[38] O=$abc$61060$auto$wreduce.cc:454:run$7021[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[7] I3=soc.cpu.pcpi_mul.rd[39] O=$abc$61060$auto$wreduce.cc:454:run$7021[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[8] I3=soc.cpu.pcpi_mul.rd[40] O=$abc$61060$auto$wreduce.cc:454:run$7021[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[9] I3=soc.cpu.pcpi_mul.rd[41] O=$abc$61060$auto$wreduce.cc:454:run$7021[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[10] I3=soc.cpu.pcpi_mul.rd[42] O=$abc$61060$auto$wreduce.cc:454:run$7021[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[11] I3=soc.cpu.pcpi_mul.rd[43] O=$abc$61060$auto$wreduce.cc:454:run$7021[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[12] I3=soc.cpu.pcpi_mul.rd[44] O=$abc$61060$auto$wreduce.cc:454:run$7021[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[13] I3=soc.cpu.pcpi_mul.rd[45] O=$abc$61060$auto$wreduce.cc:454:run$7021[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[14] I3=soc.cpu.pcpi_mul.rd[46] O=$abc$61060$auto$wreduce.cc:454:run$7021[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[15] I3=soc.cpu.pcpi_mul.rd[47] O=$abc$61060$auto$wreduce.cc:454:run$7021[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[16] I3=soc.cpu.pcpi_mul.rd[48] O=$abc$61060$auto$wreduce.cc:454:run$7021[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[17] I3=soc.cpu.pcpi_mul.rd[49] O=$abc$61060$auto$wreduce.cc:454:run$7021[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[18] I3=soc.cpu.pcpi_mul.rd[50] O=$abc$61060$auto$wreduce.cc:454:run$7021[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[19] I3=soc.cpu.pcpi_mul.rd[51] O=$abc$61060$auto$wreduce.cc:454:run$7021[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[20] I3=soc.cpu.pcpi_mul.rd[52] O=$abc$61060$auto$wreduce.cc:454:run$7021[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[21] I3=soc.cpu.pcpi_mul.rd[53] O=$abc$61060$auto$wreduce.cc:454:run$7021[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[22] I3=soc.cpu.pcpi_mul.rd[54] O=$abc$61060$auto$wreduce.cc:454:run$7021[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[23] I3=soc.cpu.pcpi_mul.rd[55] O=$abc$61060$auto$wreduce.cc:454:run$7021[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[24] I3=soc.cpu.pcpi_mul.rd[56] O=$abc$61060$auto$wreduce.cc:454:run$7021[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[25] I3=soc.cpu.pcpi_mul.rd[57] O=$abc$61060$auto$wreduce.cc:454:run$7021[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[26] I3=soc.cpu.pcpi_mul.rd[58] O=$abc$61060$auto$wreduce.cc:454:run$7021[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[27] I3=soc.cpu.pcpi_mul.rd[59] O=$abc$61060$auto$wreduce.cc:454:run$7021[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[28] I3=soc.cpu.pcpi_mul.rd[60] O=$abc$61060$auto$wreduce.cc:454:run$7021[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[29] I3=soc.cpu.pcpi_mul.rd[61] O=$abc$61060$auto$wreduce.cc:454:run$7021[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[30] I3=soc.cpu.pcpi_mul.rd[62] O=$abc$61060$auto$wreduce.cc:454:run$7021[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[31] I3=soc.cpu.pcpi_mul.rd[63] O=$abc$61060$auto$wreduce.cc:454:run$7021[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[0] I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I2=$abc$61060$new_n6397_ I3=$abc$61060$new_n6398_ O=soc.spimemio.xfer.next_ibuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I1=$abc$61060$new_n6400_ I2=flash_io0_di I3=$abc$61060$new_n6398_ O=$abc$61060$new_n6397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.flash_clk I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_ O=$abc$61060$new_n6398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.xfer_qspi O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=flash_io1_di I3=soc.spimemio.xfer.flash_clk O=$abc$61060$new_n6400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[1] I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I2=$abc$61060$new_n6402_ I3=$abc$61060$new_n6398_ O=soc.spimemio.xfer.next_ibuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$abc$61060$new_n6405_ I1=$abc$61060$new_n6403_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_ I3=flash_io1_di O=$abc$61060$new_n6402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6400_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_ O=$abc$61060$new_n6403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=soc.spimemio.xfer.xfer_ddr O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.ibuffer[0] I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$61060$new_n6405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[2] I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I2=$abc$61060$new_n6407_ I3=$abc$61060$new_n6410_ O=soc.spimemio.xfer.next_ibuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6408_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[0] O=$abc$61060$new_n6407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$61060$new_n6409_ I1=soc.spimemio.xfer.ibuffer[1] I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$61060$new_n6408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=flash_io2_di I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.xfer_ddr O=$abc$61060$new_n6409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.flash_clk I3=$abc$61060$new_n6411_ O=$abc$61060$new_n6410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_ddr I2=soc.spimemio.xfer.xfer_dspi I3=soc.spimemio.xfer.xfer_qspi O=$abc$61060$new_n6411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[3] I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I2=$abc$61060$new_n6413_ I3=$abc$61060$new_n6410_ O=soc.spimemio.xfer.next_ibuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6414_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[1] O=$abc$61060$new_n6413_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$61060$new_n6415_ I1=soc.spimemio.xfer.ibuffer[2] I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$61060$new_n6414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=flash_io3_di I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.xfer_ddr O=$abc$61060$new_n6415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$abc$61060$new_n6417_ I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[4]_new_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I3=soc.spimemio.xfer.ibuffer[4] O=soc.spimemio.xfer.next_ibuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$32560_new_inv_ I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[2] O=$abc$61060$new_n6417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[4]_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_ I3=soc.spimemio.xfer.ibuffer[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$32560_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[4] I3=soc.spimemio.xfer.ibuffer[0] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[4] I3=soc.spimemio.xfer.ibuffer[3] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I1=soc.spimemio.xfer.ibuffer[5] I2=$abc$61060$new_n6422_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$32564_new_inv_ O=soc.spimemio.xfer.next_ibuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[3] O=$abc$61060$new_n6422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[5] I3=soc.spimemio.xfer.ibuffer[4] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[5]_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_ I3=soc.spimemio.xfer.ibuffer[1] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$32564_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[5] I3=soc.spimemio.xfer.ibuffer[1] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$new_n6427_ I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[6]_new_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I3=soc.spimemio.xfer.ibuffer[6] O=soc.spimemio.xfer.next_ibuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$32568_new_inv_ I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[4] O=$abc$61060$new_n6427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[6]_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_ I3=soc.spimemio.xfer.ibuffer[2] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$32568_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[6] I3=soc.spimemio.xfer.ibuffer[2] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[6] I3=soc.spimemio.xfer.ibuffer[5] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$new_n6432_ I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[7]_new_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I3=soc.spimemio.xfer.ibuffer[7] O=soc.spimemio.xfer.next_ibuffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$32572_new_inv_ I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[5] O=$abc$61060$new_n6432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.xfer_ddr I2=$abc$61060$techmap\soc.spimemio.xfer.$4\next_ibuffer[7:0][7]_new_inv_ I3=soc.spimemio.xfer.ibuffer[3] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$32572_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111010111111101
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[7] I3=soc.spimemio.xfer.ibuffer[3] O=$abc$61060$techmap\soc.spimemio.xfer.$4\next_ibuffer[7:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[7] I3=soc.spimemio.xfer.ibuffer[6] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.flash_csb I2=soc.spimemio.xfer.flash_clk I3=$abc$61060$new_n4957_ O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5886_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$61060$new_n4957_ I1=soc.spimemio.din_data[0] I2=soc.spimemio.xfer.obuffer[0] I3=$abc$61060$new_n6438_ O=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_ I3=soc.spimemio.xfer.flash_clk O=$abc$61060$new_n6438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$61060$new_n4957_ I1=soc.spimemio.din_data[1] I2=$abc$61060$new_n6441_ I3=$abc$61060$new_n6440_ O=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.obuffer[0] I2=soc.spimemio.xfer.flash_clk I3=$abc$61060$new_n4467_ O=$abc$61060$new_n6440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.obuffer[1] I3=$abc$61060$new_n6438_ O=$abc$61060$new_n6441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n4957_ I1=soc.spimemio.din_data[2] I2=$abc$61060$new_n6444_ I3=$abc$61060$new_n6443_ O=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.obuffer[1] I2=soc.spimemio.xfer.flash_clk I3=$abc$61060$new_n4467_ O=$abc$61060$new_n6443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$new_n6445_ I1=soc.spimemio.xfer.obuffer[0] I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$new_n6444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[2] I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I2=$abc$61060$new_n6411_ I3=soc.spimemio.xfer.flash_clk O=$abc$61060$new_n6445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$abc$61060$new_n4957_ I1=soc.spimemio.din_data[3] I2=$abc$61060$new_n6448_ I3=$abc$61060$new_n6447_ O=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.obuffer[2] I2=soc.spimemio.xfer.flash_clk I3=$abc$61060$new_n4467_ O=$abc$61060$new_n6447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$new_n6449_ I1=soc.spimemio.xfer.obuffer[1] I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$new_n6448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[3] I1=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I2=$abc$61060$new_n6411_ I3=soc.spimemio.xfer.flash_clk O=$abc$61060$new_n6449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4957_ I2=soc.spimemio.din_data[4] I3=$abc$61060$soc.spimemio.xfer.next_obuffer[4]_new_ O=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I1=soc.spimemio.xfer.obuffer[4] I2=$abc$61060$new_n6452_ I3=$abc$61060$new_n6454_ O=$abc$61060$soc.spimemio.xfer.next_obuffer[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[4]_new_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[2] O=$abc$61060$new_n6452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[0] I3=soc.spimemio.xfer.obuffer[4] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[4]_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_ I3=soc.spimemio.xfer.obuffer[0] O=$abc$61060$new_n6454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[3] I3=soc.spimemio.xfer.obuffer[4] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4957_ I2=soc.spimemio.din_data[5] I3=$abc$61060$soc.spimemio.xfer.next_obuffer[5]_new_ O=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I1=soc.spimemio.xfer.obuffer[5] I2=$abc$61060$new_n6458_ I3=$abc$61060$new_n6460_ O=$abc$61060$soc.spimemio.xfer.next_obuffer[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[5]_new_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[3] O=$abc$61060$new_n6458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[1] I3=soc.spimemio.xfer.obuffer[5] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_ I3=soc.spimemio.xfer.obuffer[1] O=$abc$61060$new_n6460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[4] I3=soc.spimemio.xfer.obuffer[5] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4957_ I2=soc.spimemio.din_data[6] I3=$abc$61060$soc.spimemio.xfer.next_obuffer[6]_new_ O=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6464_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I3=soc.spimemio.xfer.obuffer[6] O=$abc$61060$soc.spimemio.xfer.next_obuffer[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$61060$new_n6466_ I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[6]_new_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[4] O=$abc$61060$new_n6464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[5] I3=soc.spimemio.xfer.obuffer[6] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[6]_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_ I3=soc.spimemio.xfer.obuffer[2] O=$abc$61060$new_n6466_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[2] I3=soc.spimemio.xfer.obuffer[6] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4957_ I2=soc.spimemio.din_data[7] I3=$abc$61060$soc.spimemio.xfer.next_obuffer[7]_new_ O=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I1=soc.spimemio.xfer.obuffer[7] I2=$abc$61060$new_n6470_ I3=$abc$61060$new_n6472_ O=$abc$61060$soc.spimemio.xfer.next_obuffer[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[7]_new_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[5] O=$abc$61060$new_n6470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[3] I3=soc.spimemio.xfer.obuffer[7] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[7]_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_ I3=soc.spimemio.xfer.obuffer[3] O=$abc$61060$new_n6472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[6] I3=soc.spimemio.xfer.obuffer[7] O=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$new_n6475_ I1=soc.spimemio.xfer.count[0] I2=soc.spimemio.xfer.xfer_qspi I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5848_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101010
.gate SB_LUT4 I0=$abc$61060$new_n4467_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[0] I3=$abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98_Y[0] O=$abc$61060$new_n6475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$61060$new_n6477_ I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I2=$abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5848_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101011101
.gate SB_LUT4 I0=$abc$61060$new_n6478_ I1=soc.spimemio.xfer.count[1] I2=soc.spimemio.xfer.xfer_qspi I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$new_n6477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$61060$new_n4467_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[1] I3=$abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98_Y[1] O=$abc$61060$new_n6478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I1=soc.spimemio.xfer.count[2] I2=$abc$61060$new_n6480_ I3=$abc$61060$new_n6483_ O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5848_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$abc$61060$new_n6481_ I1=$abc$61060$new_n6482_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_ I3=$abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_ O=$abc$61060$new_n6480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[2] I3=$abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117_Y[2] O=$abc$61060$new_n6481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_ I2=soc.spimemio.xfer.count[2] I3=soc.spimemio.xfer.flash_clk O=$abc$61060$new_n6482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7335.lcu.g[0]_new_inv_ I3=$abc$61060$new_n6485_ O=$abc$61060$new_n6483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.xfer.count[2] I1=soc.spimemio.xfer.count[1] I2=soc.spimemio.xfer.count[3] I3=soc.spimemio.xfer.count[0] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7335.lcu.g[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.flash_clk O=$abc$61060$new_n6485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_ I1=$abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_ I2=$abc$61060$new_n6489_ I3=$abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_ O=$abc$61060$new_n6488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6411_ I2=soc.spimemio.xfer.xfer_qspi I3=soc.spimemio.xfer.flash_clk O=$abc$61060$new_n6489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$61060$new_n4957_ I1=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[0] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[0] O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5838_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$abc$61060$new_n4957_ I1=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[1] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[1] O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5838_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$abc$61060$new_n4957_ I1=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[2] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[2] O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5838_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$abc$61060$new_n4957_ I1=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[3] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[3] O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5838_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.fetch O=$abc$61060$auto$wreduce.cc:454:run$7051[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I2=soc.cpu.reg_op2[0] I3=soc.cpu.reg_op2[8] O=soc.cpu.mem_la_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[9] O=soc.cpu.mem_la_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I2=soc.cpu.reg_op2[2] I3=soc.cpu.reg_op2[10] O=soc.cpu.mem_la_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op2[11] O=soc.cpu.mem_la_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I2=soc.cpu.reg_op2[4] I3=soc.cpu.reg_op2[12] O=soc.cpu.mem_la_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I2=soc.cpu.reg_op2[5] I3=soc.cpu.reg_op2[13] O=soc.cpu.mem_la_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I2=soc.cpu.reg_op2[6] I3=soc.cpu.reg_op2[14] O=soc.cpu.mem_la_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I2=soc.cpu.reg_op2[7] I3=soc.cpu.reg_op2[15] O=soc.cpu.mem_la_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.reg_op2[16] I3=soc.cpu.reg_op2[0] O=soc.cpu.mem_la_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.reg_op2[17] I3=soc.cpu.reg_op2[1] O=soc.cpu.mem_la_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.reg_op2[18] I3=soc.cpu.reg_op2[2] O=soc.cpu.mem_la_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.reg_op2[19] I3=soc.cpu.reg_op2[3] O=soc.cpu.mem_la_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.reg_op2[20] I3=soc.cpu.reg_op2[4] O=soc.cpu.mem_la_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.reg_op2[21] I3=soc.cpu.reg_op2[5] O=soc.cpu.mem_la_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.reg_op2[22] I3=soc.cpu.reg_op2[6] O=soc.cpu.mem_la_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.reg_op2[23] I3=soc.cpu.reg_op2[7] O=soc.cpu.mem_la_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.mem_la_wdata[8] I3=soc.cpu.reg_op2[24] O=soc.cpu.mem_la_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.mem_la_wdata[9] I3=soc.cpu.reg_op2[25] O=soc.cpu.mem_la_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.mem_la_wdata[10] I3=soc.cpu.reg_op2[26] O=soc.cpu.mem_la_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.mem_la_wdata[11] I3=soc.cpu.reg_op2[27] O=soc.cpu.mem_la_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.mem_la_wdata[12] I3=soc.cpu.reg_op2[28] O=soc.cpu.mem_la_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.mem_la_wdata[13] I3=soc.cpu.reg_op2[29] O=soc.cpu.mem_la_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.mem_la_wdata[14] I3=soc.cpu.reg_op2[30] O=soc.cpu.mem_la_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.mem_la_wdata[15] I3=soc.cpu.reg_op2[31] O=soc.cpu.mem_la_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24707[1]_new_inv_ I1=$abc$61060$new_n6530_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[0]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$abc$61060$new_n6531_ I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][0]_new_ I2=$abc$61060$new_n6540_ I3=soc.cpu.reg_op2[3] O=$abc$61060$new_n6530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[0] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[0] O=$abc$61060$new_n6531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_ I3=$abc$61060$new_n6533_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ I1=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=soc.cpu.is_compare O=$abc$61060$new_n6533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_xori I3=soc.cpu.instr_xor O=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_ori I3=soc.cpu.instr_or O=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_andi I3=soc.cpu.instr_and O=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.instr_srli I1=soc.cpu.instr_srai I2=soc.cpu.instr_srl I3=soc.cpu.instr_sra O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][0]_new_ I3=soc.cpu.reg_op2[2] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.reg_op2[0] I3=soc.cpu.reg_op2[1] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_ O=$abc$61060$new_n6540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op1[0] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24707[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][8]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][16]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][16]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][20]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][16]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][18]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[17] I3=soc.cpu.reg_op1[16] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op1[18] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][20]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][22]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op1[20] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[23] I3=soc.cpu.reg_op1[22] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][24]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][28]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][24]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][26]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[25] I3=soc.cpu.reg_op1[24] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op1[26] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][28]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][30]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op1[28] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op1[30] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][4]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][6]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[5] I3=soc.cpu.reg_op1[4] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op1[6] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$new_n5396_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$61060$new_n6564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011111011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[3] I3=soc.cpu.reg_op1[2] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[2] O=$abc$61060$new_n6566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n6574_ I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][8]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_ O=$abc$61060$new_n6567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][8]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][10]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op1[8] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op1[10] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][12]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][14]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[13] I3=soc.cpu.reg_op1[12] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op1[14] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op2[4] O=$abc$61060$new_n6574_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n6607_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[1]_new_ I2=$abc$61060$new_n6540_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][17]_new_ O=soc.cpu.alu_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][17]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][1]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][9]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][17]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][17]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][21]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][17]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][19]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[18] I3=soc.cpu.reg_op1[17] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op1[19] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][21]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][23]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op1[21] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[24] I3=soc.cpu.reg_op1[23] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][25]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][29]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][25]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][27]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op1[25] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op1[27] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][29]_new_inv_ I2=$abc$61060$new_n6590_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op2[0] O=$abc$61060$new_n6590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.instr_sra I3=soc.cpu.instr_srai O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op1[29] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][1]_new_inv_ I2=$abc$61060$new_n6601_ I3=$abc$61060$new_n6606_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][9]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][13]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][9]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][11]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op1[9] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[12] I3=soc.cpu.reg_op1[11] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][13]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][15]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op1[13] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[16] I3=soc.cpu.reg_op1[15] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][5]_new_inv_ I2=$abc$61060$new_n6566_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][3]_new_inv_ O=$abc$61060$new_n6601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][5]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][7]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[6] I3=soc.cpu.reg_op1[5] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[8] I3=soc.cpu.reg_op1[7] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op1[3] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$new_n5396_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[2] O=$abc$61060$new_n6606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24715[1]_new_inv_ I1=$abc$61060$new_n6608_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[1]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[1] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[1] O=$abc$61060$new_n6608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op1[1] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24715[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5396_ I2=soc.cpu.reg_op2[3] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$new_n6633_ I1=$abc$61060$new_n6632_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[2]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[2]_new_ O=soc.cpu.alu_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][10]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][18]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][18]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][22]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][18]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][20]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][22]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][24]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][26]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][30]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][26]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][28]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][30]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][6]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][8]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][4]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][2]_new_inv_ O=$abc$61060$new_n6624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][10]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][12]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][16]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][14]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][2]_new_ I2=$abc$61060$new_n6540_ I3=soc.cpu.reg_op2[3] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[2] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][2]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][2]_new_inv_ I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op2[0] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[2] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[2] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[2] O=$abc$61060$new_n6632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24723[1]_new_inv_ I1=soc.cpu.reg_op1[2] I2=soc.cpu.reg_op2[2] I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24723[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6657_ I1=$abc$61060$new_n6656_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[3]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[3]_new_ O=soc.cpu.alu_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][11]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][19]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][19]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][23]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][19]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][21]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][23]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][25]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][27]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][31]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][27]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][29]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ I2=$abc$61060$new_n6590_ I3=soc.cpu.reg_op2[1] O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][9]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][7]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][5]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][3]_new_inv_ O=$abc$61060$new_n6647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][11]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][13]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][17]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][15]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n6540_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][19]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][3]_new_ I3=soc.cpu.reg_op2[3] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[2] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][3]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][3]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[2] I3=soc.cpu.reg_op1[3] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[3] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[3] O=$abc$61060$new_n6656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24731[1]_new_inv_ I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op2[3] I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24731[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][20]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][24]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][28]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$61060$new_n5399_ I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][4]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][8]_new_inv_ O=$abc$61060$new_n6664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][4]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][0]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][2]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][4]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[3] I3=soc.cpu.reg_op1[4] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[4] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[4] O=$abc$61060$new_n6671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24739[1]_new_inv_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[4]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24739[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6675_ I1=$abc$61060$new_n6540_ I2=soc.cpu.reg_op2[3] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][5]_new_inv_ O=soc.cpu.alu_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24747[1]_new_inv_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24747[2]_new_ I2=$abc$61060$new_n6683_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[5]_new_ O=$abc$61060$new_n6675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I1=$abc$61060$new_n6680_ I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][21]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][13]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][21]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][21]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][25]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][29]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][5]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$7\buffer[32:0][5]_new_ O=$abc$61060$new_n6680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110011111101
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][17]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][13]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][9]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][5]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$7\buffer[32:0][5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[5] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[5] O=$abc$61060$new_n6683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op2[5] I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24747[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op2[5] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24747[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][5]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][3]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][5]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op1[5] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$new_n6702_ I1=$abc$61060$new_n6701_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[6]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[6]_new_ O=soc.cpu.alu_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I1=$abc$61060$new_n6695_ I2=$abc$61060$new_n6694_ I3=$abc$61060$new_n6691_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][14]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_ O=$abc$61060$new_n6691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][22]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][26]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][30]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$61060$new_n5399_ I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][10]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][6]_new_inv_ O=$abc$61060$new_n6694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n6574_ I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][18]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_ O=$abc$61060$new_n6695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n6540_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][22]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[3] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][6]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][2]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][6]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][4]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][6]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[5] I3=soc.cpu.reg_op1[6] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[6] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[6] O=$abc$61060$new_n6701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24755[1]_new_inv_ I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[6] I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op2[6] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24755[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6717_ I1=$abc$61060$new_n6716_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[7]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[7]_new_ O=soc.cpu.alu_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I1=$abc$61060$new_n6709_ I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][23]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][15]_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ I3=$abc$61060$new_n6708_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][23]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][27]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n6590_ I3=$abc$61060$new_n5396_ O=$abc$61060$new_n6708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][7]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$7\buffer[32:0][7]_new_ O=$abc$61060$new_n6709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110011111101
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][19]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][15]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][11]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][7]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$7\buffer[32:0][7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6540_ I2=soc.cpu.reg_op2[3] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][7]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][3]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][7]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][5]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][7]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[6] I3=soc.cpu.reg_op1[7] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[7] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[7] O=$abc$61060$new_n6716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24763[1]_new_inv_ I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[7] I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=soc.cpu.reg_op2[7] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24763[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n6720_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[8]_new_ O=soc.cpu.alu_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$new_n6723_ I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I2=$abc$61060$new_n6721_ I3=$abc$61060$new_n6726_ O=$abc$61060$new_n6720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][24]_new_ I2=soc.cpu.reg_op2[3] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][8]_new_inv_ O=$abc$61060$new_n6721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][16]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24771[1]_new_inv_ I1=$abc$61060$new_n6724_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[8]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[8] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[8] O=$abc$61060$new_n6724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=soc.cpu.reg_op2[8] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24771[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n5399_ I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][8]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_ O=$abc$61060$new_n6726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$61060$new_n6540_ I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][8]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][0]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][4]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][8]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][6]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][8]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op1[8] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6732_ I2=$abc$61060$new_n6540_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][25]_new_inv_ O=soc.cpu.alu_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6737_ I2=$abc$61060$new_n6736_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[9]_new_ O=$abc$61060$new_n6732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I1=$abc$61060$new_n6735_ I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][25]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][17]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][9]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][1]_new_inv_ O=$abc$61060$new_n6735_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[9] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[9] O=$abc$61060$new_n6736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24779[1]_new_inv_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[9]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op2[9] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24779[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][9]_new_inv_ I2=$abc$61060$new_n5396_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][5]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][9]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][7]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][9]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[8] I3=soc.cpu.reg_op1[9] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6744_ I2=$abc$61060$new_n6540_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][26]_new_inv_ O=soc.cpu.alu_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6750_ I2=$abc$61060$new_n6749_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[10]_new_ O=$abc$61060$new_n6744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I2=$abc$61060$new_n6746_ I3=$abc$61060$new_n6748_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][26]_new_ I2=soc.cpu.reg_op2[3] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][10]_new_inv_ O=$abc$61060$new_n6746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][18]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$61060$new_n5399_ I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][10]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_ O=$abc$61060$new_n6748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[10] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[10] O=$abc$61060$new_n6749_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24787[1]_new_inv_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[10]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6750_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=soc.cpu.reg_op2[10] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24787[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][2]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][10]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][6]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][10]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][8]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][10]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op1[10] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$new_n6760_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[11]_new_ I2=$abc$61060$soc.cpu.alu_shr[11]_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ O=soc.cpu.alu_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011111
.gate SB_LUT4 I0=$abc$61060$new_n6758_ I1=$abc$61060$new_n6759_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][11]_new_inv_ I3=$abc$61060$new_n6574_ O=$abc$61060$soc.cpu.alu_shr[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][19]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$new_n6758_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$61060$new_n5399_ I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][11]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][15]_new_inv_ O=$abc$61060$new_n6759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24795[1]_new_inv_ I1=$abc$61060$new_n6761_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[11]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6760_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[11] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[11] O=$abc$61060$new_n6761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op2[11] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24795[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6540_ I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][3]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][11]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][7]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][11]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][9]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][11]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op1[11] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$new_n6770_ I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I2=$abc$61060$new_n6768_ I3=$abc$61060$new_n6778_ O=soc.cpu.alu_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][28]_new_ I2=soc.cpu.reg_op2[3] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][12]_new_inv_ O=$abc$61060$new_n6768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][20]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$61060$new_n6776_ I1=$abc$61060$new_n6775_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][28]_new_inv_ I3=$abc$61060$new_n6540_ O=$abc$61060$new_n6770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][4]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][12]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][8]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][12]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][10]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][12]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op1[12] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[12] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[12] O=$abc$61060$new_n6775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24803[1]_new_inv_ I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[12] I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=soc.cpu.reg_op2[12] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24803[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n5399_ I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][16]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_ O=$abc$61060$new_n6778_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n6789_ I1=$abc$61060$new_n6788_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[13]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[13]_new_ O=soc.cpu.alu_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I1=$abc$61060$new_n6782_ I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][29]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][21]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$61060$new_n6574_ I1=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][13]_new_inv_ I2=$abc$61060$new_n5399_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][5]_new_inv_ O=$abc$61060$new_n6782_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n6540_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][29]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][5]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][13]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][9]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][13]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][11]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][13]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[12] I3=soc.cpu.reg_op1[13] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[13] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[13] O=$abc$61060$new_n6788_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24811[1]_new_inv_ I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op2[13] I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op2[13] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24811[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6795_ I2=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I3=$abc$61060$soc.cpu.alu_shr[14]_new_inv_ O=soc.cpu.alu_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$abc$61060$new_n6793_ I1=$abc$61060$new_n6794_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][14]_new_inv_ I3=$abc$61060$new_n6574_ O=$abc$61060$soc.cpu.alu_shr[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$new_n6793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$61060$new_n5399_ I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][18]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_ O=$abc$61060$new_n6794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n6801_ I1=$abc$61060$new_n6800_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][30]_new_inv_ I3=$abc$61060$new_n6540_ O=$abc$61060$new_n6795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][6]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][14]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][10]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][14]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][12]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][14]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[13] I3=soc.cpu.reg_op1[14] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[14] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[14] O=$abc$61060$new_n6800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24819[1]_new_inv_ I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op2[14] I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6801_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=soc.cpu.reg_op2[14] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24819[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6807_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[15]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][31]_new_inv_ I3=$abc$61060$new_n6540_ O=soc.cpu.alu_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I1=$abc$61060$new_n6805_ I2=$abc$61060$new_n5399_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][7]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6806_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][15]_new_inv_ I3=$abc$61060$new_n6574_ O=$abc$61060$new_n6805_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ I2=$abc$61060$new_n6708_ I3=soc.cpu.reg_op2[3] O=$abc$61060$new_n6806_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24827[1]_new_inv_ I1=$abc$61060$new_n6808_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[15]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6807_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[15] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[15] O=$abc$61060$new_n6808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=soc.cpu.reg_op2[15] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24827[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][7]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][15]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][11]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][15]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][13]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][15]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op1[15] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$new_n6823_ I1=$abc$61060$new_n6822_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[16]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[16]_new_ O=soc.cpu.alu_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6816_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][16]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ I3=soc.cpu.reg_op2[4] O=$abc$61060$new_n6816_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$61060$new_n5399_ I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_ I2=$abc$61060$new_n6818_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][16]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][8]_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][0]_new_ I3=soc.cpu.reg_op2[3] O=$abc$61060$new_n6818_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111000001110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][12]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][16]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][14]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][16]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op1[16] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[16] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[16] O=$abc$61060$new_n6822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24835[1]_new_inv_ I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[16] I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=soc.cpu.reg_op2[16] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24835[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6826_ I1=$abc$61060$new_n6816_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][17]_new_inv_ I3=soc.cpu.reg_op2[4] O=soc.cpu.alu_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$61060$new_n6827_ I1=$abc$61060$new_n6830_ I2=soc.cpu.reg_op2[3] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][9]_new_inv_ O=$abc$61060$new_n6826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24843[1]_new_inv_ I1=$abc$61060$new_n6828_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[17]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[17] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[17] O=$abc$61060$new_n6828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op2[17] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24843[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6834_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][17]_new_inv_ I3=$abc$61060$new_n5399_ O=$abc$61060$new_n6830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][13]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][17]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][15]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][17]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[16] I3=soc.cpu.reg_op1[17] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][17]_new_ I3=soc.cpu.reg_op2[4] O=$abc$61060$new_n6834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6842_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[18]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[18]_new_ O=soc.cpu.alu_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_ I1=$abc$61060$new_n6837_ I2=$abc$61060$new_n5399_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][18]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][2]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][10]_new_inv_ O=$abc$61060$new_n6837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011111110011101
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][14]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][18]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][16]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][18]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[17] I3=soc.cpu.reg_op1[18] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6816_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][18]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24851[1]_new_inv_ I1=$abc$61060$new_n6843_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[18]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6842_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[18] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[18] O=$abc$61060$new_n6843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=soc.cpu.reg_op2[18] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24851[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6846_ I1=$abc$61060$new_n6816_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][19]_new_inv_ I3=soc.cpu.reg_op2[4] O=soc.cpu.alu_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24859[1]_new_inv_ I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24859[2]_new_ I2=$abc$61060$new_n6852_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[19]_new_ O=$abc$61060$new_n6846_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$61060$new_n5399_ I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_ I2=$abc$61060$new_n6848_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][19]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][19]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][11]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$61060$new_n6848_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][15]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][19]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][17]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][19]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[18] I3=soc.cpu.reg_op1[19] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[19] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[19] O=$abc$61060$new_n6852_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op2[19] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24859[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op2[19] I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24859[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6856_ I2=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_ I3=$abc$61060$soc.cpu.alu_shl[20]_new_inv_ O=soc.cpu.alu_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6857_ I2=$abc$61060$new_n6860_ I3=$abc$61060$new_n6816_ O=$abc$61060$new_n6856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24867[1]_new_inv_ I1=$abc$61060$new_n6858_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[20]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[20] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[20] O=$abc$61060$new_n6858_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=soc.cpu.reg_op2[20] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24867[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][12]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][20]_new_ O=$abc$61060$new_n6860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$abc$61060$new_n6862_ I1=soc.cpu.reg_op2[4] I2=soc.cpu.reg_op2[3] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][4]_new_inv_ O=$abc$61060$soc.cpu.alu_shl[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][12]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][20]_new_inv_ O=$abc$61060$new_n6862_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][16]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][20]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][18]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][20]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op1[20] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][17]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][21]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][19]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][21]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op1[21] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24875[1]_new_inv_ I1=$abc$61060$new_n6875_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[21]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[21] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[21] O=$abc$61060$new_n6875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op2[21] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24875[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6883_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[22]_new_ I2=$abc$61060$new_n6886_ I3=$abc$61060$new_n6816_ O=soc.cpu.alu_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_ I1=$abc$61060$new_n6879_ I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][22]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][14]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][22]_new_inv_ O=$abc$61060$new_n6879_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][18]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][22]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][20]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][22]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op1[22] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24883[1]_new_inv_ I1=$abc$61060$new_n6884_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[22]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[22] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[22] O=$abc$61060$new_n6884_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op2[22] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24883[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][14]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_ O=$abc$61060$new_n6886_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24891[1]_new_inv_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[23]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6889_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=soc.cpu.reg_op2[23] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24891[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][19]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][23]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][21]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][23]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op1[23] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[23] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[23] O=$abc$61060$new_n6897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$new_n6900_ I1=$abc$61060$new_n6907_ I2=$abc$61060$new_n6903_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[24]_new_ O=soc.cpu.alu_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6816_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][24]_new_ I3=soc.cpu.reg_op2[4] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24899[1]_new_inv_ I1=$abc$61060$new_n6901_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[24]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[24] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[24] O=$abc$61060$new_n6901_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op2[24] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24899[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6540_ I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][16]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][24]_new_inv_ O=$abc$61060$new_n6903_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][20]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][24]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][22]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][24]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[23] I3=soc.cpu.reg_op1[24] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$new_n6908_ I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][8]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][0]_new_ O=$abc$61060$new_n6907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_ O=$abc$61060$new_n6908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n6910_ I1=$abc$61060$new_n6816_ I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][25]_new_ O=soc.cpu.alu_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$61060$new_n6911_ I1=$abc$61060$new_n6914_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][25]_new_inv_ I3=$abc$61060$new_n6908_ O=$abc$61060$new_n6910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24907[1]_new_inv_ I1=$abc$61060$new_n6912_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[25]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[25] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[25] O=$abc$61060$new_n6912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op2[25] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24907[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6540_ I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][17]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][25]_new_inv_ O=$abc$61060$new_n6914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][21]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][25]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][23]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][25]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[24] I3=soc.cpu.reg_op1[25] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$new_n6919_ I1=$abc$61060$new_n6816_ I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][26]_new_ O=soc.cpu.alu_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$61060$new_n6920_ I1=$abc$61060$new_n6923_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][26]_new_inv_ I3=$abc$61060$new_n6908_ O=$abc$61060$new_n6919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24915[1]_new_inv_ I1=$abc$61060$new_n6921_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[26]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[26] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[26] O=$abc$61060$new_n6921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=soc.cpu.reg_op2[26] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24915[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6540_ I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][18]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][26]_new_ O=$abc$61060$new_n6923_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][22]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][26]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][24]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][26]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[25] I3=soc.cpu.reg_op1[26] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n6928_ I3=$abc$61060$new_n6937_ O=soc.cpu.alu_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$new_n6929_ I1=$abc$61060$new_n6933_ I2=$abc$61060$new_n6932_ I3=$abc$61060$new_n6816_ O=$abc$61060$new_n6928_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24923[1]_new_inv_ I1=$abc$61060$new_n6930_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[27]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6929_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[27] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[27] O=$abc$61060$new_n6930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=soc.cpu.reg_op2[27] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24923[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][19]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$new_n6932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$abc$61060$new_n6540_ I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][19]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][27]_new_inv_ O=$abc$61060$new_n6933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][23]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][27]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][25]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][27]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op1[27] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$61060$new_n6908_ I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][3]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][11]_new_inv_ O=$abc$61060$new_n6937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$61060$new_n6939_ I1=$abc$61060$new_n6816_ I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][28]_new_ O=soc.cpu.alu_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$61060$new_n6944_ I1=$abc$61060$new_n6940_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][28]_new_inv_ I3=$abc$61060$new_n6908_ O=$abc$61060$new_n6939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$61060$new_n6540_ I1=$abc$61060$new_n6941_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][20]_new_inv_ I3=soc.cpu.reg_op2[3] O=$abc$61060$new_n6940_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$61060$new_n6942_ I1=soc.cpu.reg_op2[3] I2=$abc$61060$new_n5396_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][28]_new_inv_ O=$abc$61060$new_n6941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][24]_new_inv_ I2=$abc$61060$new_n6566_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][26]_new_inv_ O=$abc$61060$new_n6942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op1[28] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n6946_ I3=$abc$61060$new_n6945_ O=$abc$61060$new_n6944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[28] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[28] O=$abc$61060$new_n6945_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24931[1]_new_inv_ I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[28] I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op2[28] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24931[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6950_ I1=$abc$61060$new_n6816_ I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][29]_new_ O=$abc$61060$new_n6949_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$abc$61060$new_n6952_ I1=$abc$61060$new_n6951_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][29]_new_inv_ I3=$abc$61060$new_n6908_ O=$abc$61060$new_n6950_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[29] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[29] O=$abc$61060$new_n6951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24939[1]_new_inv_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[29]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=soc.cpu.reg_op2[29] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24939[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n5396_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op1[29] O=$abc$61060$new_n6957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24947[1]_new_inv_ I1=$abc$61060$new_n6961_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[30]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[30] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[30] O=$abc$61060$new_n6961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op2[30] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24947[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n5396_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op1[30] O=$abc$61060$new_n6966_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ O=$abc$61060$new_n6967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$abc$61060$new_n6970_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[31]_new_ I2=$abc$61060$new_n6973_ I3=$abc$61060$new_n6969_ O=soc.cpu.alu_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n6908_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][31]_new_inv_ O=$abc$61060$new_n6969_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24955[1]_new_inv_ I1=$abc$61060$new_n6971_ I2=$abc$61060$auto$alumacc.cc:490:replace_alu$7293[31]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_ O=$abc$61060$new_n6970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[31] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[31] O=$abc$61060$new_n6971_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=soc.cpu.reg_op2[31] I2=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$24955[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$61060$new_n6540_ I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][23]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][31]_new_inv_ O=$abc$61060$new_n6973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$61060$new_n6975_ I1=$abc$61060$new_n6976_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][27]_new_inv_ I3=soc.cpu.reg_op2[2] O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$61060$new_n5396_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op1[31] O=$abc$61060$new_n6975_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$abc$61060$new_n6566_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op1[29] O=$abc$61060$new_n6976_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$new_n6816_ I1=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_ I2=$abc$61060$new_n6708_ I3=soc.cpu.reg_op2[3] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13706_Y_new_inv_ I3=$abc$61060$new_n6979_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[0] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[0] O=$abc$61060$new_n6979_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I1=$abc$61060$new_n6981_ I2=soc.cpu.decoded_rs2[1] I3=soc.cpu.decoded_rs2[0] O=$abc$61060$new_n6980_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[5] I1=soc.cpu.decoded_rs2[4] I2=soc.cpu.decoded_rs2[3] I3=soc.cpu.decoded_rs2[2] O=$abc$61060$new_n6981_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.decoded_imm[0] I1=$abc$61060$new_n6983_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[0] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13706_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi O=$abc$61060$new_n6983_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13707_Y_new_inv_ I3=$abc$61060$new_n6985_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[1] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[1] O=$abc$61060$new_n6985_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[1] I1=$abc$61060$new_n6983_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[1] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13707_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13708_Y_new_inv_ I3=$abc$61060$new_n6988_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[2] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[2] O=$abc$61060$new_n6988_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[2] I1=$abc$61060$new_n6983_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[2] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13708_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13709_Y_new_inv_ I3=$abc$61060$new_n6991_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[3] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[3] O=$abc$61060$new_n6991_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[3] I1=$abc$61060$new_n6983_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[3] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13709_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13710_Y_new_inv_ I3=$abc$61060$new_n6994_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[4] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[4] O=$abc$61060$new_n6994_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[4] I1=$abc$61060$new_n6983_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[4] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13710_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13711_Y_new_inv_ I3=$abc$61060$new_n6997_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[5] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[5] O=$abc$61060$new_n6997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[5] I1=$abc$61060$new_n6983_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[5] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13711_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7000_ I2=soc.cpu.decoded_imm[6] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[6] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[6] O=$abc$61060$new_n7000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7002_ I2=soc.cpu.decoded_imm[7] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[7] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[7] O=$abc$61060$new_n7002_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7004_ I2=soc.cpu.decoded_imm[8] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[8] I3=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[8] O=$abc$61060$new_n7004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7006_ I2=soc.cpu.decoded_imm[9] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[9] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[9] O=$abc$61060$new_n7006_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7008_ I2=soc.cpu.decoded_imm[10] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[10] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[10] O=$abc$61060$new_n7008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7010_ I2=soc.cpu.decoded_imm[11] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[11] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[11] O=$abc$61060$new_n7010_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7012_ I2=soc.cpu.decoded_imm[12] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[12] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[12] O=$abc$61060$new_n7012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7014_ I2=soc.cpu.decoded_imm[13] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[13] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[13] O=$abc$61060$new_n7014_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7016_ I2=soc.cpu.decoded_imm[14] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[14] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[14] O=$abc$61060$new_n7016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7018_ I2=soc.cpu.decoded_imm[15] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[15] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[15] O=$abc$61060$new_n7018_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7020_ I2=soc.cpu.decoded_imm[16] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[0] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[0] O=$abc$61060$new_n7020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7022_ I2=soc.cpu.decoded_imm[17] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[1] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[1] O=$abc$61060$new_n7022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7024_ I2=soc.cpu.decoded_imm[18] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[2] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[2] O=$abc$61060$new_n7024_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7026_ I2=soc.cpu.decoded_imm[19] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[3] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[3] O=$abc$61060$new_n7026_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7028_ I2=soc.cpu.decoded_imm[20] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[4] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[4] O=$abc$61060$new_n7028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7030_ I2=soc.cpu.decoded_imm[21] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[5] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[5] O=$abc$61060$new_n7030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7032_ I2=soc.cpu.decoded_imm[22] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[6] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[6] O=$abc$61060$new_n7032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7034_ I2=soc.cpu.decoded_imm[23] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[7] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[7] O=$abc$61060$new_n7034_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7036_ I2=soc.cpu.decoded_imm[24] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[8] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[8] O=$abc$61060$new_n7036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7038_ I2=soc.cpu.decoded_imm[25] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[9] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[9] O=$abc$61060$new_n7038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7040_ I2=soc.cpu.decoded_imm[26] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[10] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[10] O=$abc$61060$new_n7040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7042_ I2=soc.cpu.decoded_imm[27] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[11] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[11] O=$abc$61060$new_n7042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7044_ I2=soc.cpu.decoded_imm[28] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[12] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[12] O=$abc$61060$new_n7044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7046_ I2=soc.cpu.decoded_imm[29] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[13] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[13] O=$abc$61060$new_n7046_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7048_ I2=soc.cpu.decoded_imm[30] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[14] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[14] O=$abc$61060$new_n7048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7050_ I2=soc.cpu.decoded_imm[31] I3=$abc$61060$new_n6983_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$61060$new_n6980_ I1=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] I2=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[15] I3=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[15] O=$abc$61060$new_n7050_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28339_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=soc.cpu.reg_pc[0] O=soc.cpu.cpuregs.wdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[0] I3=soc.cpu.reg_out[0] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15966_Y[0]_new_ I1=soc.cpu.irq_pending[0] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28339_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_state[0] I2=soc.cpu.reg_next_pc[0] I3=soc.cpu.latched_compr O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15966_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n7059_ I3=$abc$61060$new_n7058_ O=soc.cpu.cpuregs.wdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[1] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[1] O=$abc$61060$new_n7058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[1]_new_ I2=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I3=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[0]_new_inv_ O=$abc$61060$new_n7059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28347_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[2]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[2] O=soc.cpu.cpuregs.wdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[2] I3=soc.cpu.reg_out[2] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[2]_new_ I2=soc.cpu.reg_next_pc[2] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28347_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28351_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[3] O=soc.cpu.cpuregs.wdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[3] I3=soc.cpu.reg_out[3] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[3]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[3] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28351_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[3] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[3] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$new_n7068_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[4]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[4] O=soc.cpu.cpuregs.wdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[3]_new_inv_ I2=soc.cpu.reg_next_pc[4] I3=soc.cpu.irq_state[0] O=$abc$61060$new_n7068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[4] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[4] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n7073_ I3=$abc$61060$new_n7071_ O=soc.cpu.cpuregs.wdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[5]_new_ I1=soc.cpu.irq_pending[5] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[5] O=$abc$61060$new_n7071_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[5] I3=soc.cpu.reg_out[5] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[5] O=$abc$61060$new_n7073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28363_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[6] O=soc.cpu.cpuregs.wdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[6] I3=soc.cpu.reg_out[6] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[6]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[6] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28363_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[6] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[6] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28367_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[7] O=soc.cpu.cpuregs.wdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[7] I3=soc.cpu.reg_out[7] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[7]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[7] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28367_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[7] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[7] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28371_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[8]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[8] O=soc.cpu.cpuregs.wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[8] I3=soc.cpu.reg_out[8] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[8]_new_ I2=soc.cpu.reg_next_pc[8] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28371_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28375_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[9] O=soc.cpu.cpuregs.wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[9] I3=soc.cpu.reg_out[9] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[9]_new_ I2=soc.cpu.reg_next_pc[9] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28375_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28379_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[10]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[10] O=soc.cpu.cpuregs.wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[10] I3=soc.cpu.reg_out[10] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[10]_new_ I2=soc.cpu.reg_next_pc[10] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28379_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28383_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[11]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[11] O=soc.cpu.cpuregs.wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[11] I3=soc.cpu.reg_out[11] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[11]_new_ I2=soc.cpu.reg_next_pc[11] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28383_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n7096_ I3=$abc$61060$new_n7095_ O=soc.cpu.cpuregs.wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[12] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[12] O=$abc$61060$new_n7095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[12]_new_ I1=soc.cpu.irq_pending[12] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[12] O=$abc$61060$new_n7096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[12] I3=soc.cpu.reg_out[12] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15981_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[13] I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ O=soc.cpu.cpuregs.wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[13]_new_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[13] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15981_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[13] I3=soc.cpu.reg_out[13] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[13] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[13] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28395_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[14]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[14] O=soc.cpu.cpuregs.wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[14] I3=soc.cpu.reg_out[14] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[14]_new_ I2=soc.cpu.reg_next_pc[14] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28395_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28399_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[15] O=soc.cpu.cpuregs.wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[15] I3=soc.cpu.reg_out[15] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[15]_new_ I2=soc.cpu.reg_next_pc[15] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28399_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n7110_ I3=$abc$61060$new_n7109_ O=soc.cpu.cpuregs.wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[16] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[16]_new_ I3=soc.cpu.irq_state[1] O=$abc$61060$new_n7109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[15]_new_inv_ I2=soc.cpu.reg_next_pc[16] I3=soc.cpu.irq_state[0] O=$abc$61060$new_n7110_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28407_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[17]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[17] O=soc.cpu.cpuregs.wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[17] I3=soc.cpu.reg_out[17] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[17]_new_ I2=soc.cpu.reg_next_pc[17] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28407_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n7116_ I3=$abc$61060$new_n7115_ O=soc.cpu.cpuregs.wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[18] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[18]_new_ I3=soc.cpu.irq_state[1] O=$abc$61060$new_n7115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[17]_new_inv_ I2=soc.cpu.reg_next_pc[18] I3=soc.cpu.irq_state[0] O=$abc$61060$new_n7116_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28415_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[19] O=soc.cpu.cpuregs.wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[19] I3=soc.cpu.reg_out[19] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[19]_new_ I2=soc.cpu.reg_next_pc[19] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28415_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28419_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[20] O=soc.cpu.cpuregs.wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[20] I3=soc.cpu.reg_out[20] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[20]_new_ I2=soc.cpu.reg_next_pc[20] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28419_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28423_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[21] O=soc.cpu.cpuregs.wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[21] I3=soc.cpu.reg_out[21] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[21]_new_ I2=soc.cpu.reg_next_pc[21] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28423_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28427_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[22]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[22] O=soc.cpu.cpuregs.wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[22] I3=soc.cpu.reg_out[22] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[22]_new_ I2=soc.cpu.reg_next_pc[22] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28427_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28431_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[23]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[23] O=soc.cpu.cpuregs.wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[23] I3=soc.cpu.reg_out[23] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[23]_new_ I2=soc.cpu.reg_next_pc[23] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28431_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n7134_ I3=$abc$61060$new_n7133_ O=soc.cpu.cpuregs.wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[24] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[24] O=$abc$61060$new_n7133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_ I1=soc.cpu.irq_pending[24] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[24] O=$abc$61060$new_n7134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[24] I3=soc.cpu.reg_out[24] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28439_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[25]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[25] O=soc.cpu.cpuregs.wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[25] I3=soc.cpu.reg_out[25] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[25]_new_ I2=soc.cpu.reg_next_pc[25] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28439_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28443_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[26]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[26] O=soc.cpu.cpuregs.wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[26] I3=soc.cpu.reg_out[26] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[26]_new_ I2=soc.cpu.reg_next_pc[26] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28443_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28447_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[27]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[27] O=soc.cpu.cpuregs.wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[27] I3=soc.cpu.reg_out[27] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[27]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[27] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28447_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[27] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[27] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28451_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[28] O=soc.cpu.cpuregs.wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[28] I3=soc.cpu.reg_out[28] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[28]_new_ I2=soc.cpu.reg_next_pc[28] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28451_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n7152_ I3=$abc$61060$new_n7150_ O=soc.cpu.cpuregs.wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[29]_new_ I1=soc.cpu.irq_pending[29] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[29] O=$abc$61060$new_n7150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[29] I3=soc.cpu.reg_out[29] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[29] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[29] O=$abc$61060$new_n7152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28459_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[30]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[30] O=soc.cpu.cpuregs.wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[30] I3=soc.cpu.reg_out[30] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[30]_new_ I2=soc.cpu.reg_next_pc[30] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28459_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28463_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[31] O=soc.cpu.cpuregs.wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[31] I3=soc.cpu.reg_out[31] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[31]_new_ I2=soc.cpu.reg_next_pc[31] I3=soc.cpu.irq_state[0] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$28463_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7173_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_ I2=$abc$61060$soc.cpu.mem_rdata_word[0]_new_inv_ I3=soc.cpu.cpu_state[5] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7161_ I2=$abc$61060$soc.cpu.mem_rdata[0]_new_inv_ I3=$abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_word[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7163_ I2=$abc$61060$new_n7162_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ O=$abc$61060$new_n7161_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[24] I3=$abc$61060$soc.cpu.mem_rdata[8]_new_inv_ O=$abc$61060$new_n7162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_ I3=soc.cpu.mem_rdata[16] O=$abc$61060$new_n7163_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op1[0] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[0]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27221[0]_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[0]_new_ I2=$abc$61060$new_n7168_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27221[1]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpuregs_rs1[0] I2=soc.cpu.instr_setq I3=soc.cpu.instr_getq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27221[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[0] I3=soc.cpu.pcpi_mul.pcpi_rd[0] O=$abc$61060$new_n7168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15968_Y_new_inv_ I3=soc.cpu.count_cycle[0] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7171_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[32] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15968_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[0] I1=soc.cpu.instr_rdinstr I2=soc.cpu.count_cycle[32] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[0] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27221[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[0] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[0] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7186_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[1]_new_ I2=$abc$61060$soc.cpu.mem_rdata_word[1]_new_inv_ I3=soc.cpu.cpu_state[5] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$61060$new_n7178_ I1=$abc$61060$new_n7176_ I2=soc.cpu.mem_rdata[17] I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_ O=$abc$61060$soc.cpu.mem_rdata_word[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[1]_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_ I3=soc.cpu.mem_rdata[25] O=$abc$61060$new_n7176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_ I3=$abc$61060$soc.cpu.mem_rdata[9]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_ I3=$abc$61060$soc.cpu.mem_rdata[1]_new_inv_ O=$abc$61060$new_n7178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7180_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[1]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$61060$new_n7182_ I1=$abc$61060$new_n7181_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[1] O=$abc$61060$new_n7180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[1] I3=soc.cpu.pcpi_mul.pcpi_rd[1] O=$abc$61060$new_n7181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[1] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.irq_mask[1] I3=soc.cpu.instr_maskirq O=$abc$61060$new_n7182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15969_Y_new_inv_ I3=soc.cpu.count_cycle[1] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27524_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[33] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15969_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[33] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_instr[1] I3=soc.cpu.instr_rdinstr O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27524_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[1] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[1] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7199_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[2]_new_ I2=$abc$61060$soc.cpu.mem_rdata_word[2]_new_inv_ I3=soc.cpu.cpu_state[5] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$61060$new_n7191_ I1=$abc$61060$new_n7189_ I2=soc.cpu.mem_rdata[18] I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_ O=$abc$61060$soc.cpu.mem_rdata_word[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[2]_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_ I3=soc.cpu.mem_rdata[26] O=$abc$61060$new_n7189_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_ I3=$abc$61060$soc.cpu.mem_rdata[10]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_ I3=$abc$61060$soc.cpu.mem_rdata[2]_new_inv_ O=$abc$61060$new_n7191_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7193_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[2]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$61060$new_n7195_ I1=$abc$61060$new_n7194_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[2] O=$abc$61060$new_n7193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[2] I3=soc.cpu.pcpi_mul.pcpi_rd[2] O=$abc$61060$new_n7194_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[2] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.timer[2] I3=soc.cpu.instr_timer O=$abc$61060$new_n7195_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15970_Y_new_inv_ I3=soc.cpu.count_cycle[2] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7198_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[2] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15970_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[34] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_cycle[34] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[2] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[2] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7206_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[3]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27200[0]_new_inv_ I1=$abc$61060$new_n7207_ I2=soc.cpu.cpuregs_rs1[3] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$new_n7206_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[3] I3=soc.cpu.pcpi_mul.pcpi_rd[3] O=$abc$61060$new_n7207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.timer[3] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[3] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27200[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15971_Y_new_inv_ I3=soc.cpu.count_cycle[3] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7211_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[3] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15971_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[35] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_cycle[35] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[3] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[3] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_ I3=$abc$61060$soc.cpu.mem_rdata[4]_new_inv_ O=$abc$61060$new_n7217_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$61060$new_n7225_ I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7219_ I3=$abc$61060$new_n7224_ O=$abc$61060$new_n7218_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[4]_new_ I1=$abc$61060$new_n7220_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[4] O=$abc$61060$new_n7219_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[4] I3=soc.cpu.pcpi_mul.pcpi_rd[4] O=$abc$61060$new_n7220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15972_Y_new_inv_ I3=soc.cpu.count_cycle[4] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7223_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[4] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15972_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[36] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_cycle[36] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7223_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[4] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.irq_mask[4] I3=soc.cpu.instr_maskirq O=$abc$61060$new_n7224_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[4] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[4] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7239_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[5]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[5]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$new_n7231_ I2=$abc$61060$new_n7230_ I3=$abc$61060$new_n7228_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_ I3=soc.cpu.mem_rdata[29] O=$abc$61060$new_n7228_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_ I3=$abc$61060$soc.cpu.mem_rdata[13]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_ I3=$abc$61060$soc.cpu.mem_rdata[5]_new_inv_ O=$abc$61060$new_n7230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_ I3=soc.cpu.mem_rdata[21] O=$abc$61060$new_n7231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7233_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[5]_new_inv_ I3=$abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27186[0]_new_inv_ I1=$abc$61060$new_n7234_ I2=soc.cpu.cpuregs_rs1[5] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$new_n7233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[5] I3=soc.cpu.pcpi_mul.pcpi_rd[5] O=$abc$61060$new_n7234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.timer[5] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[5] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27186[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7237_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[5] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7238_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=soc.cpu.count_cycle[5] O=$abc$61060$new_n7237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[37] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_cycle[37] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[5] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7239_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_ I3=soc.cpu.mem_rdata[22] O=$abc$61060$new_n7244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_ I3=$abc$61060$soc.cpu.mem_rdata[6]_new_inv_ O=$abc$61060$new_n7245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7247_ I3=$abc$61060$new_n7252_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[6]_new_ I1=$abc$61060$new_n7248_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[6] O=$abc$61060$new_n7247_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[6] I3=soc.cpu.pcpi_mul.pcpi_rd[6] O=$abc$61060$new_n7248_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15974_Y_new_inv_ I3=soc.cpu.count_cycle[6] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7251_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[6] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15974_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[38] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_cycle[38] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[6] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.irq_mask[6] I3=soc.cpu.instr_maskirq O=$abc$61060$new_n7252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[6] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[6] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7253_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7266_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_ I2=$abc$61060$soc.cpu.mem_rdata_word[7]_new_inv_ I3=soc.cpu.cpu_state[5] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7260_ I3=$abc$61060$new_n7265_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[7]_new_ I1=$abc$61060$new_n7261_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[7] O=$abc$61060$new_n7260_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[7] I3=soc.cpu.pcpi_mul.pcpi_rd[7] O=$abc$61060$new_n7261_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15975_Y_new_inv_ I3=soc.cpu.count_cycle[7] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27548_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[39] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15975_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[39] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_instr[7] I3=soc.cpu.instr_rdinstr O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27548_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[7] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.timer[7] I3=soc.cpu.instr_timer O=$abc$61060$new_n7265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[7] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7272_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[8]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=soc.cpu.irq_pending[8] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_ I2=$abc$61060$new_n7271_ I3=$abc$61060$soc.cpu.mem_rdata_word[8]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_is_lb I3=$abc$61060$soc.cpu.mem_rdata_word[7]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_ I1=soc.cpu.mem_rdata[24] I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I3=$abc$61060$soc.cpu.mem_rdata[8]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_word[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_is_lb I3=soc.cpu.latched_is_lh O=$abc$61060$new_n7271_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[8]_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[8] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27165[0]_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[8]_new_ I2=$abc$61060$new_n7275_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27165[1]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpuregs_rs1[8] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27165[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[8] I3=soc.cpu.pcpi_mul.pcpi_rd[8] O=$abc$61060$new_n7275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_ I1=$abc$61060$new_n7277_ I2=soc.cpu.count_instr[40] I3=soc.cpu.instr_rdinstrh O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7278_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=soc.cpu.count_cycle[8] O=$abc$61060$new_n7277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[8] I1=soc.cpu.instr_rdinstr I2=soc.cpu.count_cycle[40] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[8] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[8] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27165[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=soc.cpu.irq_pending[9] O=$abc$61060$new_n7284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7286_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[9]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27158[0]_new_inv_ I1=$abc$61060$new_n7287_ I2=soc.cpu.cpuregs_rs1[9] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$new_n7286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[9] I3=soc.cpu.pcpi_mul.pcpi_rd[9] O=$abc$61060$new_n7287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.timer[9] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[9] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27158[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15977_Y_new_inv_ I3=soc.cpu.count_cycle[9] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27556_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[41] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15977_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[41] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_instr[9] I3=soc.cpu.instr_rdinstr O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27556_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[10]_new_ I2=soc.cpu.cpu_state[3] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[10] O=$abc$61060$new_n7296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7298_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[10]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$61060$new_n7300_ I1=$abc$61060$new_n7299_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[10] O=$abc$61060$new_n7298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[10] I3=soc.cpu.pcpi_mul.pcpi_rd[10] O=$abc$61060$new_n7299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[10] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.irq_mask[10] I3=soc.cpu.instr_maskirq O=$abc$61060$new_n7300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15978_Y_new_inv_ I3=soc.cpu.count_cycle[10] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27560_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[42] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15978_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[42] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_instr[10] I3=soc.cpu.instr_rdinstr O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27560_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[11] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[11] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7308_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27144[0]_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[11]_new_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27144[1]_new_ I3=$abc$61060$new_n7310_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[11] I3=soc.cpu.pcpi_mul.pcpi_rd[11] O=$abc$61060$new_n7310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpuregs_rs1[11] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27144[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15979_Y_new_inv_ I3=soc.cpu.count_cycle[11] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27564_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[43] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15979_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[43] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_instr[11] I3=soc.cpu.instr_rdinstr O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27564_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[11] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[11] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27144[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7319_ I1=soc.cpu.cpu_state[5] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_ I3=$abc$61060$new_n7317_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$61060$new_n7271_ I1=$abc$61060$new_n7318_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_ I3=soc.cpu.mem_rdata[28] O=$abc$61060$new_n7317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5573_ I3=$abc$61060$soc.cpu.mem_rdata[12]_new_inv_ O=$abc$61060$new_n7318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n7326_ I1=soc.cpu.cpu_state[2] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14714_Y_new_inv_ I3=$abc$61060$new_n7325_ O=$abc$61060$new_n7319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$61060$new_n7321_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[12]_new_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[12] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14714_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[12] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.irq_mask[12] I3=soc.cpu.instr_maskirq O=$abc$61060$new_n7321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15980_Y_new_inv_ I3=soc.cpu.count_cycle[12] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7324_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[12] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15980_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[44] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_cycle[44] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[12] I3=soc.cpu.pcpi_mul.pcpi_rd[12] O=$abc$61060$new_n7325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[12] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[12] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_ I2=soc.cpu.cpu_state[3] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[13] O=$abc$61060$new_n7331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7333_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14715_Y_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[13] I3=soc.cpu.pcpi_mul.pcpi_rd[13] O=$abc$61060$new_n7333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27130[0]_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[13]_new_ I2=soc.cpu.cpuregs_rs1[13] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14715_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15981_Y_new_inv_ I3=soc.cpu.count_cycle[13] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7337_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[13] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15981_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[45] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_cycle[45] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[13] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[13] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27130[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7342_ I1=soc.cpu.cpu_state[5] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_ I3=$abc$61060$new_n7340_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$61060$new_n7271_ I1=$abc$61060$new_n7341_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_ I3=soc.cpu.mem_rdata[30] O=$abc$61060$new_n7340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n5573_ I3=$abc$61060$soc.cpu.mem_rdata[14]_new_inv_ O=$abc$61060$new_n7341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$new_n7349_ I1=soc.cpu.cpu_state[2] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14716_Y_new_inv_ I3=$abc$61060$new_n7348_ O=$abc$61060$new_n7342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$61060$new_n7344_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[14]_new_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[14] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14716_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[14] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.timer[14] I3=soc.cpu.instr_timer O=$abc$61060$new_n7344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15982_Y_new_inv_ I3=soc.cpu.count_cycle[14] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7347_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[14] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15982_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[46] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_cycle[46] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[14] I3=soc.cpu.pcpi_mul.pcpi_rd[14] O=$abc$61060$new_n7348_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[14] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[14] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7360_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[15]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_ I2=$abc$61060$new_n7271_ I3=$abc$61060$soc.cpu.mem_rdata_word[15]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_ I1=soc.cpu.mem_rdata[31] I2=$abc$61060$new_n5573_ I3=$abc$61060$soc.cpu.mem_rdata[15]_new_inv_ O=$abc$61060$soc.cpu.mem_rdata_word[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7354_ I3=$abc$61060$new_n7359_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[15]_new_ I1=$abc$61060$new_n7355_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[15] O=$abc$61060$new_n7354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[15] I3=soc.cpu.pcpi_mul.pcpi_rd[15] O=$abc$61060$new_n7355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15983_Y_new_inv_ I3=soc.cpu.count_cycle[15] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7358_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[47] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15983_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[15] I1=soc.cpu.instr_rdinstr I2=soc.cpu.count_cycle[47] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7358_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[15] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.timer[15] I3=soc.cpu.instr_timer O=$abc$61060$new_n7359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[15] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[15] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7365_ I1=soc.cpu.cpu_state[5] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I3=$abc$61060$new_n7363_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_ I2=$abc$61060$soc.cpu.mem_rdata_word[15]_new_inv_ I3=soc.cpu.latched_is_lh O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[16] O=$abc$61060$new_n7363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I2=soc.cpu.latched_is_lh I3=soc.cpu.latched_is_lb O=$abc$61060$new_n7364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$61060$new_n7372_ I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7366_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[16]_new_ O=$abc$61060$new_n7365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27109[0]_new_inv_ I1=$abc$61060$new_n7367_ I2=soc.cpu.cpuregs_rs1[16] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$new_n7366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[16] I3=soc.cpu.pcpi_mul.pcpi_rd[16] O=$abc$61060$new_n7367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.timer[16] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[16] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27109[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15984_Y_new_inv_ I3=soc.cpu.count_cycle[16] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27584_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[48] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15984_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[48] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_instr[16] I3=soc.cpu.instr_rdinstr O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27584_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[16] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[16] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7382_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[17]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[17]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[17] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14719_Y_new_inv_ I3=$abc$61060$new_n7381_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$61060$new_n7377_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[17]_new_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[17] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14719_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[17] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.timer[17] I3=soc.cpu.instr_timer O=$abc$61060$new_n7377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15985_Y_new_inv_ I3=soc.cpu.count_cycle[17] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7380_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[49] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15985_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[17] I1=soc.cpu.instr_rdinstr I2=soc.cpu.count_cycle[49] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[17] I3=soc.cpu.pcpi_mul.pcpi_rd[17] O=$abc$61060$new_n7381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[17] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[17] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7392_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[18]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[18]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[18] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$61060$new_n7386_ I2=soc.cpu.cpuregs_rs1[18] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27095[0]_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[18]_new_ I3=$abc$61060$new_n7387_ O=$abc$61060$new_n7386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[18] I3=soc.cpu.pcpi_mul.pcpi_rd[18] O=$abc$61060$new_n7387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15986_Y_new_inv_ I3=soc.cpu.count_cycle[18] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7390_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[50] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15986_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[18] I1=soc.cpu.instr_rdinstr I2=soc.cpu.count_cycle[50] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[18] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[18] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27095[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[18] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[18] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7402_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[19]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[19] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27091_new_inv_ I2=$abc$61060$new_n7396_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[19]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[19] I3=soc.cpu.pcpi_mul.pcpi_rd[19] O=$abc$61060$new_n7396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27088[0]_new_inv_ I2=soc.cpu.cpuregs_rs1[19] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27091_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.timer[19] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[19] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27088[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15987_Y_new_inv_ I3=soc.cpu.count_cycle[19] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27596_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[51] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15987_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[51] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_instr[19] I3=soc.cpu.instr_rdinstr O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27596_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[19] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[19] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7412_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[20]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[20] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$61060$new_n7406_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27081[0]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[20]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7407_ I2=soc.cpu.cpuregs_rs1[20] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$new_n7406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[20] I3=soc.cpu.pcpi_mul.pcpi_rd[20] O=$abc$61060$new_n7407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15988_Y_new_inv_ I3=soc.cpu.count_cycle[20] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7410_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[52] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15988_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[20] I1=soc.cpu.instr_rdinstr I2=soc.cpu.count_cycle[52] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[20] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[20] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27081[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[20] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[20] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7422_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[21]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[21] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7416_ I3=$abc$61060$new_n7421_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[21]_new_ I1=$abc$61060$new_n7417_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[21] O=$abc$61060$new_n7416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[21] I3=soc.cpu.pcpi_mul.pcpi_rd[21] O=$abc$61060$new_n7417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15989_Y_new_inv_ I3=soc.cpu.count_cycle[21] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7420_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[53] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15989_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[21] I1=soc.cpu.instr_rdinstr I2=soc.cpu.count_cycle[53] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[21] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.irq_mask[21] I3=soc.cpu.instr_maskirq O=$abc$61060$new_n7421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[21] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[21] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7432_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[22]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[22]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[22] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27067[0]_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[22]_new_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27067[1]_new_ I3=$abc$61060$new_n7426_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[22] I3=soc.cpu.pcpi_mul.pcpi_rd[22] O=$abc$61060$new_n7426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpuregs_rs1[22] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27067[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15990_Y_new_inv_ I3=soc.cpu.count_cycle[22] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7430_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[54] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15990_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[22] I1=soc.cpu.instr_rdinstr I2=soc.cpu.count_cycle[54] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[22] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[22] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27067[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[22] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[22] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7435_ I1=soc.cpu.cpu_state[5] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I3=$abc$61060$new_n7434_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[23] O=$abc$61060$new_n7434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n7442_ I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7436_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[23]_new_ O=$abc$61060$new_n7435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$61060$new_n7438_ I1=$abc$61060$new_n7437_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[23] O=$abc$61060$new_n7436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[23] I3=soc.cpu.pcpi_mul.pcpi_rd[23] O=$abc$61060$new_n7437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[23] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.irq_mask[23] I3=soc.cpu.instr_maskirq O=$abc$61060$new_n7438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15991_Y_new_inv_ I3=soc.cpu.count_cycle[23] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27612_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[55] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15991_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[55] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_instr[23] I3=soc.cpu.instr_rdinstr O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27612_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[23] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[23] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7452_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[24]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[24] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7446_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14726_Y_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[24] I3=soc.cpu.pcpi_mul.pcpi_rd[24] O=$abc$61060$new_n7446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27053[0]_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[24]_new_ I2=soc.cpu.cpuregs_rs1[24] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14726_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15992_Y_new_inv_ I3=soc.cpu.count_cycle[24] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7450_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[24] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15992_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[56] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_cycle[56] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[24] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[24] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27053[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[24] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7454_ I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7462_ I3=$abc$61060$new_n7457_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$abc$61060$new_n7456_ I1=soc.cpu.cpu_state[5] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I3=$abc$61060$new_n7455_ O=$abc$61060$new_n7454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[25] O=$abc$61060$new_n7455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[25] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[25] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[25]_new_ I1=$abc$61060$new_n7458_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[25] O=$abc$61060$new_n7457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[25] I3=soc.cpu.pcpi_mul.pcpi_rd[25] O=$abc$61060$new_n7458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15993_Y_new_inv_ I3=soc.cpu.count_cycle[25] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7461_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[25] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15993_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[57] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_cycle[57] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[25] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.timer[25] I3=soc.cpu.instr_timer O=$abc$61060$new_n7462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7472_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[26]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[26]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[26] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7466_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[26]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$61060$new_n7468_ I1=$abc$61060$new_n7467_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[26] O=$abc$61060$new_n7466_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[26] I3=soc.cpu.pcpi_mul.pcpi_rd[26] O=$abc$61060$new_n7467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[26] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.irq_mask[26] I3=soc.cpu.instr_maskirq O=$abc$61060$new_n7468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15994_Y_new_inv_ I3=soc.cpu.count_cycle[26] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27624_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[58] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15994_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[58] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_instr[26] I3=soc.cpu.instr_rdinstr O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27624_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[26] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[26] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7475_ I1=soc.cpu.cpu_state[5] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I3=$abc$61060$new_n7474_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[27] O=$abc$61060$new_n7474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$61060$new_n7482_ I1=soc.cpu.cpu_state[2] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14729_Y_new_inv_ I3=$abc$61060$new_n7476_ O=$abc$61060$new_n7475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[27] I3=soc.cpu.pcpi_mul.pcpi_rd[27] O=$abc$61060$new_n7476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27032[0]_new_inv_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[27]_new_ I2=soc.cpu.cpuregs_rs1[27] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14729_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15995_Y_new_inv_ I3=soc.cpu.count_cycle[27] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27628_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[59] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15995_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[59] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_instr[27] I3=soc.cpu.instr_rdinstr O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27628_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[27] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[27] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27032[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[27] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[27] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7492_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[28]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[28] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14730_Y_new_inv_ I3=$abc$61060$new_n7491_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$61060$new_n7487_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[28]_new_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[28] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14730_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[28] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.irq_mask[28] I3=soc.cpu.instr_maskirq O=$abc$61060$new_n7487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15996_Y_new_inv_ I3=soc.cpu.count_cycle[28] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7490_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[28] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15996_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[60] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_cycle[60] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[28] I3=soc.cpu.pcpi_mul.pcpi_rd[28] O=$abc$61060$new_n7491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[28] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[28] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7502_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[29]_new_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[29]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[29] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7496_ I2=soc.cpu.cpuregs_rs1[29] I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27018[0]_new_inv_ I1=$abc$61060$new_n7497_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[29]_new_inv_ I3=$abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_ O=$abc$61060$new_n7496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[29] I3=soc.cpu.pcpi_mul.pcpi_rd[29] O=$abc$61060$new_n7497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15997_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I3=soc.cpu.count_cycle[29] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27636_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[61] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15997_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[61] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_instr[29] I3=soc.cpu.instr_rdinstr O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27636_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[29] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[29] I3=soc.cpu.instr_maskirq O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$27018[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[29] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[29] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7512_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[30]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[30]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[30] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n7506_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[30]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$61060$new_n7507_ I1=$abc$61060$new_n7508_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[30] O=$abc$61060$new_n7506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[30] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.irq_mask[30] I3=soc.cpu.instr_maskirq O=$abc$61060$new_n7507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[30] I3=soc.cpu.pcpi_mul.pcpi_rd[30] O=$abc$61060$new_n7508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15998_Y_new_inv_ I3=soc.cpu.count_cycle[30] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7511_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[62] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15998_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[30] I1=soc.cpu.instr_rdinstr I2=soc.cpu.count_cycle[62] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[30] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[30] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7522_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[31]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_ I2=$abc$61060$new_n7364_ I3=soc.cpu.mem_rdata[31] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14733_Y_new_inv_ I3=$abc$61060$new_n7521_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$61060$new_n7517_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[31]_new_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[31] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14733_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[31] I1=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_ I2=soc.cpu.timer[31] I3=soc.cpu.instr_timer O=$abc$61060$new_n7517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15999_Y_new_inv_ I3=soc.cpu.count_cycle[31] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7520_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[31] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15999_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[63] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.count_cycle[63] I3=soc.cpu.instr_rdcycleh O=$abc$61060$new_n7520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[31] I3=soc.cpu.pcpi_mul.pcpi_rd[31] O=$abc$61060$new_n7521_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[31] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[31] I3=soc.cpu.cpu_state[3] O=$abc$61060$new_n7522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$61060$new_n4240_ I2=soc.cpu.irq_pending[1] I3=$abc$61060$new_n7524_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$2704.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_ I3=soc.cpu.irq_mask[1] O=$abc$61060$new_n7524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$30704_new_ I1=$abc$61060$new_n7527_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_ I3=soc.simpleuart.recv_state[0] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13901_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011111110
.gate SB_LUT4 I0=$abc$61060$auto$alumacc.cc:491:replace_alu$7181[31] I1=$abc$61060$new_n5114_ I2=soc.simpleuart.recv_state[0] I3=soc.simpleuart.recv_state[2] O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$30704_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5114_ I2=uart_in I3=soc.simpleuart.recv_state[0] O=$abc$61060$new_n7527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13908_Y_new_ I1=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$and$/usr/local/bin/../share/yosys/techmap.v:434$13903_Y[1]_new_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_ I3=$abc$61060$auto$wreduce.cc:454:run$7043[1] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13901_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_ I3=$abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_ O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13908_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.recv_state[0] I1=$abc$61060$new_n5114_ I2=$abc$61060$auto$alumacc.cc:491:replace_alu$7181[31] I3=soc.simpleuart.recv_state[2] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$and$/usr/local/bin/../share/yosys/techmap.v:434$13903_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[0] I3=$abc$61060$new_n7534_ O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$30704_new_ I3=$abc$61060$new_n5112_ O=$abc$61060$new_n7534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$61060$new_n4957_ I1=$abc$61060$new_n5022_ I2=$abc$61060$new_n4986_ I3=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6993_new_ O=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6280.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14080_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=soc.spimemio.state[3] I1=soc.spimemio.state[2] I2=soc.spimemio.state[0] I3=soc.spimemio.state[1] O=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6993_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011100100111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5286_ I2=$abc$61060$procmux$6588_Y[0]_new_ I3=pin_8 O=$abc$61060$procmux$6590_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5280_ I2=pin_go I3=gpio[0] O=$abc$61060$procmux$6588_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[1] I2=gpio[1] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[2] I2=gpio[2] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[3] I2=gpio[3] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[4] I2=gpio[4] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[5] I2=gpio[5] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[6] I2=gpio[6] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[7] I2=gpio[7] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[8] I2=gpio[8] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[9] I2=gpio[9] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[10] I2=gpio[10] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[11] I2=gpio[11] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[12] I2=gpio[12] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[13] I2=gpio[13] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[14] I2=gpio[14] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[15] I2=gpio[15] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[16] I2=gpio[16] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[17] I2=gpio[17] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[18] I2=gpio[18] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[19] I2=gpio[19] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[20] I2=gpio[20] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[21] I2=gpio[21] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[22] I2=gpio[22] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[23] I2=gpio[23] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[24] I2=gpio[24] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[25] I2=gpio[25] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[26] I2=gpio[26] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[27] I2=gpio[27] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[28] I2=gpio[28] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[29] I2=gpio[29] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[30] I2=gpio[30] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$61060$new_n5286_ I1=clock.counterO[31] I2=gpio[31] I3=$abc$61060$new_n5280_ O=$abc$61060$procmux$6590_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5279_ I2=$abc$61060$new_n5293_ I3=$abc$61060$new_n5287_ O=$abc$61060$procmux$6603_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[0] I3=$abc$61060$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[1] I3=$abc$61060$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[2] I3=$abc$61060$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[3] I3=$abc$61060$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[12] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[14] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11761
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[13] I2=soc.cpu.pcpi_insn[14] I3=soc.cpu.pcpi_insn[12] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11789
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[12] I2=soc.cpu.pcpi_insn[14] I3=soc.cpu.pcpi_insn[13] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11799
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11813
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11823
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[12] I3=soc.cpu.pcpi_insn[13] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11872
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11883
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[3] I3=soc.cpu.irq_pending[3] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[4] I3=soc.cpu.irq_pending[4] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[5] I3=soc.cpu.irq_pending[5] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[6] I3=soc.cpu.irq_pending[6] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[7] I3=soc.cpu.irq_pending[7] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[8] I3=soc.cpu.irq_pending[8] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[9] I3=soc.cpu.irq_pending[9] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[10] I3=soc.cpu.irq_pending[10] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[11] I3=soc.cpu.irq_pending[11] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[12] I3=soc.cpu.irq_pending[12] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[13] I3=soc.cpu.irq_pending[13] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[14] I3=soc.cpu.irq_pending[14] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[15] I3=soc.cpu.irq_pending[15] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[16] I3=soc.cpu.irq_pending[16] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[17] I3=soc.cpu.irq_pending[17] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[18] I3=soc.cpu.irq_pending[18] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[19] I3=soc.cpu.irq_pending[19] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[20] I3=soc.cpu.irq_pending[20] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[21] I3=soc.cpu.irq_pending[21] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[22] I3=soc.cpu.irq_pending[22] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[23] I3=soc.cpu.irq_pending[23] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[24] I3=soc.cpu.irq_pending[24] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[25] I3=soc.cpu.irq_pending[25] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[26] I3=soc.cpu.irq_pending[26] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[27] I3=soc.cpu.irq_pending[27] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[28] I3=soc.cpu.irq_pending[28] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[29] I3=soc.cpu.irq_pending[29] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[30] I3=soc.cpu.irq_pending[30] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[31] I3=soc.cpu.irq_pending[31] O=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[0] I3=soc.cpu.pcpi_div.quotient_msk[0] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[1] I3=soc.cpu.pcpi_div.quotient_msk[1] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[2] I3=soc.cpu.pcpi_div.quotient_msk[2] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[3] I3=soc.cpu.pcpi_div.quotient_msk[3] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[4] I3=soc.cpu.pcpi_div.quotient_msk[4] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[5] I3=soc.cpu.pcpi_div.quotient_msk[5] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[6] I3=soc.cpu.pcpi_div.quotient_msk[6] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[7] I3=soc.cpu.pcpi_div.quotient_msk[7] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[8] I3=soc.cpu.pcpi_div.quotient_msk[8] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[9] I3=soc.cpu.pcpi_div.quotient_msk[9] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[10] I3=soc.cpu.pcpi_div.quotient_msk[10] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[11] I3=soc.cpu.pcpi_div.quotient_msk[11] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[12] I3=soc.cpu.pcpi_div.quotient_msk[12] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[13] I3=soc.cpu.pcpi_div.quotient_msk[13] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[14] I3=soc.cpu.pcpi_div.quotient_msk[14] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[15] I3=soc.cpu.pcpi_div.quotient_msk[15] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[16] I3=soc.cpu.pcpi_div.quotient_msk[16] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[17] I3=soc.cpu.pcpi_div.quotient_msk[17] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[18] I3=soc.cpu.pcpi_div.quotient_msk[18] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[19] I3=soc.cpu.pcpi_div.quotient_msk[19] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[20] I3=soc.cpu.pcpi_div.quotient_msk[20] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[21] I3=soc.cpu.pcpi_div.quotient_msk[21] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[22] I3=soc.cpu.pcpi_div.quotient_msk[22] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[23] I3=soc.cpu.pcpi_div.quotient_msk[23] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[24] I3=soc.cpu.pcpi_div.quotient_msk[24] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[25] I3=soc.cpu.pcpi_div.quotient_msk[25] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[26] I3=soc.cpu.pcpi_div.quotient_msk[26] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[27] I3=soc.cpu.pcpi_div.quotient_msk[27] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[28] I3=soc.cpu.pcpi_div.quotient_msk[28] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[29] I3=soc.cpu.pcpi_div.quotient_msk[29] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[30] I3=soc.cpu.pcpi_div.quotient_msk[30] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[31] I3=soc.cpu.pcpi_div.quotient_msk[31] O=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.instr_lb I3=soc.cpu.latched_is_lb O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3484.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.instr_lh I3=soc.cpu.latched_is_lh O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3497.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.latched_stalu O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3591.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[8] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[8] I3=soc.cpu.pcpi_mul.rd[8] O=$abc$61060$auto$maccmap.cc:112:fulladd$11742[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[9] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[9] I3=soc.cpu.pcpi_mul.rd[9] O=$abc$61060$auto$maccmap.cc:112:fulladd$11742[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[10] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[10] I3=soc.cpu.pcpi_mul.rd[10] O=$abc$61060$auto$maccmap.cc:112:fulladd$11742[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[11] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[11] I3=soc.cpu.pcpi_mul.rd[11] O=$abc$61060$auto$maccmap.cc:112:fulladd$11742[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[8] I1=soc.cpu.pcpi_mul.rd[8] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[8] O=soc.cpu.pcpi_mul.next_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[9] I1=soc.cpu.pcpi_mul.rd[9] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[9] O=$abc$61060$auto$maccmap.cc:111:fulladd$11741[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[10] I1=soc.cpu.pcpi_mul.rd[10] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[10] O=$abc$61060$auto$maccmap.cc:111:fulladd$11741[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[11] I1=soc.cpu.pcpi_mul.rd[11] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[11] O=$abc$61060$auto$maccmap.cc:111:fulladd$11741[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[40] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[40] I3=soc.cpu.pcpi_mul.rd[40] O=$abc$61060$auto$maccmap.cc:112:fulladd$23522[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[41] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[41] I3=soc.cpu.pcpi_mul.rd[41] O=$abc$61060$auto$maccmap.cc:112:fulladd$23522[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[42] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[42] I3=soc.cpu.pcpi_mul.rd[42] O=$abc$61060$auto$maccmap.cc:112:fulladd$23522[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[43] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[43] I3=soc.cpu.pcpi_mul.rd[43] O=$abc$61060$auto$maccmap.cc:112:fulladd$23522[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[40] I1=soc.cpu.pcpi_mul.rd[40] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[40] O=soc.cpu.pcpi_mul.next_rd[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[41] I1=soc.cpu.pcpi_mul.rd[41] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[41] O=$abc$61060$auto$maccmap.cc:111:fulladd$23521[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[42] I1=soc.cpu.pcpi_mul.rd[42] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[42] O=$abc$61060$auto$maccmap.cc:111:fulladd$23521[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[43] I1=soc.cpu.pcpi_mul.rd[43] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[43] O=$abc$61060$auto$maccmap.cc:111:fulladd$23521[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[48] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[48] I3=soc.cpu.pcpi_mul.rd[48] O=$abc$61060$auto$maccmap.cc:112:fulladd$23529[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[49] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[49] I3=soc.cpu.pcpi_mul.rd[49] O=$abc$61060$auto$maccmap.cc:112:fulladd$23529[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[50] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[50] I3=soc.cpu.pcpi_mul.rd[50] O=$abc$61060$auto$maccmap.cc:112:fulladd$23529[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[51] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[51] I3=soc.cpu.pcpi_mul.rd[51] O=$abc$61060$auto$maccmap.cc:112:fulladd$23529[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[48] I1=soc.cpu.pcpi_mul.rd[48] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[48] O=soc.cpu.pcpi_mul.next_rd[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[49] I1=soc.cpu.pcpi_mul.rd[49] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[49] O=$abc$61060$auto$maccmap.cc:111:fulladd$23528[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[50] I1=soc.cpu.pcpi_mul.rd[50] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[50] O=$abc$61060$auto$maccmap.cc:111:fulladd$23528[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[51] I1=soc.cpu.pcpi_mul.rd[51] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[51] O=$abc$61060$auto$maccmap.cc:111:fulladd$23528[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[44] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[44] I3=soc.cpu.pcpi_mul.rd[44] O=$abc$61060$auto$maccmap.cc:112:fulladd$23556[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[45] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[45] I3=soc.cpu.pcpi_mul.rd[45] O=$abc$61060$auto$maccmap.cc:112:fulladd$23556[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[46] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[46] I3=soc.cpu.pcpi_mul.rd[46] O=$abc$61060$auto$maccmap.cc:112:fulladd$23556[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[47] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[47] I3=soc.cpu.pcpi_mul.rd[47] O=$abc$61060$auto$maccmap.cc:112:fulladd$23556[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[44] I1=soc.cpu.pcpi_mul.rd[44] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[44] O=soc.cpu.pcpi_mul.next_rd[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[45] I1=soc.cpu.pcpi_mul.rd[45] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[45] O=$abc$61060$auto$maccmap.cc:111:fulladd$23555[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[46] I1=soc.cpu.pcpi_mul.rd[46] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[46] O=$abc$61060$auto$maccmap.cc:111:fulladd$23555[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[47] I1=soc.cpu.pcpi_mul.rd[47] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[47] O=$abc$61060$auto$maccmap.cc:111:fulladd$23555[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[56] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[56] I3=soc.cpu.pcpi_mul.rd[56] O=$abc$61060$auto$maccmap.cc:112:fulladd$23564[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[57] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[57] I3=soc.cpu.pcpi_mul.rd[57] O=$abc$61060$auto$maccmap.cc:112:fulladd$23564[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[58] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[58] I3=soc.cpu.pcpi_mul.rd[58] O=$abc$61060$auto$maccmap.cc:112:fulladd$23564[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[59] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[59] I3=soc.cpu.pcpi_mul.rd[59] O=$abc$61060$auto$maccmap.cc:112:fulladd$23564[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[56] I1=soc.cpu.pcpi_mul.rd[56] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[56] O=soc.cpu.pcpi_mul.next_rd[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[57] I1=soc.cpu.pcpi_mul.rd[57] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[57] O=$abc$61060$auto$maccmap.cc:111:fulladd$23563[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[58] I1=soc.cpu.pcpi_mul.rd[58] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[58] O=$abc$61060$auto$maccmap.cc:111:fulladd$23563[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[59] I1=soc.cpu.pcpi_mul.rd[59] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[59] O=$abc$61060$auto$maccmap.cc:111:fulladd$23563[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[52] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[52] I3=soc.cpu.pcpi_mul.rd[52] O=$abc$61060$auto$maccmap.cc:112:fulladd$23571[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[53] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[53] I3=soc.cpu.pcpi_mul.rd[53] O=$abc$61060$auto$maccmap.cc:112:fulladd$23571[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[54] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[54] I3=soc.cpu.pcpi_mul.rd[54] O=$abc$61060$auto$maccmap.cc:112:fulladd$23571[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[55] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[55] I3=soc.cpu.pcpi_mul.rd[55] O=$abc$61060$auto$maccmap.cc:112:fulladd$23571[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[52] I1=soc.cpu.pcpi_mul.rd[52] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[52] O=soc.cpu.pcpi_mul.next_rd[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[53] I1=soc.cpu.pcpi_mul.rd[53] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[53] O=$abc$61060$auto$maccmap.cc:111:fulladd$23570[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[54] I1=soc.cpu.pcpi_mul.rd[54] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[54] O=$abc$61060$auto$maccmap.cc:111:fulladd$23570[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[55] I1=soc.cpu.pcpi_mul.rd[55] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[55] O=$abc$61060$auto$maccmap.cc:111:fulladd$23570[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[60] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[60] I3=soc.cpu.pcpi_mul.rd[60] O=$abc$61060$auto$maccmap.cc:112:fulladd$23598[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[61] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[61] I3=soc.cpu.pcpi_mul.rd[61] O=$abc$61060$auto$maccmap.cc:112:fulladd$23598[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[62] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[62] I3=soc.cpu.pcpi_mul.rd[62] O=$abc$61060$auto$maccmap.cc:112:fulladd$23598[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[60] I1=soc.cpu.pcpi_mul.rd[60] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[60] O=soc.cpu.pcpi_mul.next_rd[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[61] I1=soc.cpu.pcpi_mul.rd[61] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[61] O=$abc$61060$auto$maccmap.cc:111:fulladd$23597[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[62] I1=soc.cpu.pcpi_mul.rd[62] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[62] O=$abc$61060$auto$maccmap.cc:111:fulladd$23597[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[63] I1=soc.cpu.pcpi_mul.rd[63] I2=soc.cpu.pcpi_mul.rs2[63] I3=soc.cpu.pcpi_mul.rs1[0] O=$abc$61060$auto$maccmap.cc:111:fulladd$23597[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[16] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[16] I3=soc.cpu.pcpi_mul.rd[16] O=$abc$61060$auto$maccmap.cc:112:fulladd$23605[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[17] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[17] I3=soc.cpu.pcpi_mul.rd[17] O=$abc$61060$auto$maccmap.cc:112:fulladd$23605[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[18] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[18] I3=soc.cpu.pcpi_mul.rd[18] O=$abc$61060$auto$maccmap.cc:112:fulladd$23605[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[19] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[19] I3=soc.cpu.pcpi_mul.rd[19] O=$abc$61060$auto$maccmap.cc:112:fulladd$23605[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[16] I1=soc.cpu.pcpi_mul.rd[16] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[16] O=soc.cpu.pcpi_mul.next_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[17] I1=soc.cpu.pcpi_mul.rd[17] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[17] O=$abc$61060$auto$maccmap.cc:111:fulladd$23604[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[18] I1=soc.cpu.pcpi_mul.rd[18] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[18] O=$abc$61060$auto$maccmap.cc:111:fulladd$23604[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[19] I1=soc.cpu.pcpi_mul.rd[19] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[19] O=$abc$61060$auto$maccmap.cc:111:fulladd$23604[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[0] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[0] I3=soc.cpu.pcpi_mul.rd[0] O=$abc$61060$auto$maccmap.cc:112:fulladd$23613[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[1] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[1] I3=soc.cpu.pcpi_mul.rd[1] O=$abc$61060$auto$maccmap.cc:112:fulladd$23613[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[2] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[2] I3=soc.cpu.pcpi_mul.rd[2] O=$abc$61060$auto$maccmap.cc:112:fulladd$23613[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[3] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[3] I3=soc.cpu.pcpi_mul.rd[3] O=$abc$61060$auto$maccmap.cc:112:fulladd$23613[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[0] I1=soc.cpu.pcpi_mul.rd[0] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[0] O=soc.cpu.pcpi_mul.next_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[1] I1=soc.cpu.pcpi_mul.rd[1] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[1] O=$abc$61060$auto$maccmap.cc:111:fulladd$23612[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[2] I1=soc.cpu.pcpi_mul.rd[2] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[2] O=$abc$61060$auto$maccmap.cc:111:fulladd$23612[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[3] I1=soc.cpu.pcpi_mul.rd[3] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[3] O=$abc$61060$auto$maccmap.cc:111:fulladd$23612[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[12] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[12] I3=soc.cpu.pcpi_mul.rd[12] O=$abc$61060$auto$maccmap.cc:112:fulladd$23620[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[13] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[13] I3=soc.cpu.pcpi_mul.rd[13] O=$abc$61060$auto$maccmap.cc:112:fulladd$23620[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[14] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[14] I3=soc.cpu.pcpi_mul.rd[14] O=$abc$61060$auto$maccmap.cc:112:fulladd$23620[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[15] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[15] I3=soc.cpu.pcpi_mul.rd[15] O=$abc$61060$auto$maccmap.cc:112:fulladd$23620[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[12] I1=soc.cpu.pcpi_mul.rd[12] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[12] O=soc.cpu.pcpi_mul.next_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[13] I1=soc.cpu.pcpi_mul.rd[13] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[13] O=$abc$61060$auto$maccmap.cc:111:fulladd$23619[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[14] I1=soc.cpu.pcpi_mul.rd[14] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[14] O=$abc$61060$auto$maccmap.cc:111:fulladd$23619[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[15] I1=soc.cpu.pcpi_mul.rd[15] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[15] O=$abc$61060$auto$maccmap.cc:111:fulladd$23619[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[4] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[4] I3=soc.cpu.pcpi_mul.rd[4] O=$abc$61060$auto$maccmap.cc:112:fulladd$23649[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[5] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[5] I3=soc.cpu.pcpi_mul.rd[5] O=$abc$61060$auto$maccmap.cc:112:fulladd$23649[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[6] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[6] I3=soc.cpu.pcpi_mul.rd[6] O=$abc$61060$auto$maccmap.cc:112:fulladd$23649[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[7] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[7] I3=soc.cpu.pcpi_mul.rd[7] O=$abc$61060$auto$maccmap.cc:112:fulladd$23649[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[4] I1=soc.cpu.pcpi_mul.rd[4] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[4] O=soc.cpu.pcpi_mul.next_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[5] I1=soc.cpu.pcpi_mul.rd[5] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[5] O=$abc$61060$auto$maccmap.cc:111:fulladd$23648[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[6] I1=soc.cpu.pcpi_mul.rd[6] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[6] O=$abc$61060$auto$maccmap.cc:111:fulladd$23648[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[7] I1=soc.cpu.pcpi_mul.rd[7] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[7] O=$abc$61060$auto$maccmap.cc:111:fulladd$23648[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[36] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[36] I3=soc.cpu.pcpi_mul.rd[36] O=$abc$61060$auto$maccmap.cc:112:fulladd$23656[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[37] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[37] I3=soc.cpu.pcpi_mul.rd[37] O=$abc$61060$auto$maccmap.cc:112:fulladd$23656[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[38] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[38] I3=soc.cpu.pcpi_mul.rd[38] O=$abc$61060$auto$maccmap.cc:112:fulladd$23656[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[39] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[39] I3=soc.cpu.pcpi_mul.rd[39] O=$abc$61060$auto$maccmap.cc:112:fulladd$23656[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[36] I1=soc.cpu.pcpi_mul.rd[36] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[36] O=soc.cpu.pcpi_mul.next_rd[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[37] I1=soc.cpu.pcpi_mul.rd[37] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[37] O=$abc$61060$auto$maccmap.cc:111:fulladd$23655[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[38] I1=soc.cpu.pcpi_mul.rd[38] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[38] O=$abc$61060$auto$maccmap.cc:111:fulladd$23655[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[39] I1=soc.cpu.pcpi_mul.rd[39] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[39] O=$abc$61060$auto$maccmap.cc:111:fulladd$23655[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[28] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[28] I3=soc.cpu.pcpi_mul.rd[28] O=$abc$61060$auto$maccmap.cc:112:fulladd$23664[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[29] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[29] I3=soc.cpu.pcpi_mul.rd[29] O=$abc$61060$auto$maccmap.cc:112:fulladd$23664[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[30] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[30] I3=soc.cpu.pcpi_mul.rd[30] O=$abc$61060$auto$maccmap.cc:112:fulladd$23664[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[31] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[31] I3=soc.cpu.pcpi_mul.rd[31] O=$abc$61060$auto$maccmap.cc:112:fulladd$23664[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[28] I1=soc.cpu.pcpi_mul.rd[28] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[28] O=soc.cpu.pcpi_mul.next_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[29] I1=soc.cpu.pcpi_mul.rd[29] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[29] O=$abc$61060$auto$maccmap.cc:111:fulladd$23663[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[30] I1=soc.cpu.pcpi_mul.rd[30] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[30] O=$abc$61060$auto$maccmap.cc:111:fulladd$23663[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[31] I1=soc.cpu.pcpi_mul.rd[31] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[31] O=$abc$61060$auto$maccmap.cc:111:fulladd$23663[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[20] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[20] I3=soc.cpu.pcpi_mul.rd[20] O=$abc$61060$auto$maccmap.cc:112:fulladd$23671[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[21] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[21] I3=soc.cpu.pcpi_mul.rd[21] O=$abc$61060$auto$maccmap.cc:112:fulladd$23671[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[22] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[22] I3=soc.cpu.pcpi_mul.rd[22] O=$abc$61060$auto$maccmap.cc:112:fulladd$23671[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[23] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[23] I3=soc.cpu.pcpi_mul.rd[23] O=$abc$61060$auto$maccmap.cc:112:fulladd$23671[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[20] I1=soc.cpu.pcpi_mul.rd[20] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[20] O=soc.cpu.pcpi_mul.next_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[21] I1=soc.cpu.pcpi_mul.rd[21] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[21] O=$abc$61060$auto$maccmap.cc:111:fulladd$23670[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[22] I1=soc.cpu.pcpi_mul.rd[22] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[22] O=$abc$61060$auto$maccmap.cc:111:fulladd$23670[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[23] I1=soc.cpu.pcpi_mul.rd[23] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[23] O=$abc$61060$auto$maccmap.cc:111:fulladd$23670[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[24] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[24] I3=soc.cpu.pcpi_mul.rd[24] O=$abc$61060$auto$maccmap.cc:112:fulladd$23705[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[25] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[25] I3=soc.cpu.pcpi_mul.rd[25] O=$abc$61060$auto$maccmap.cc:112:fulladd$23705[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[26] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[26] I3=soc.cpu.pcpi_mul.rd[26] O=$abc$61060$auto$maccmap.cc:112:fulladd$23705[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[27] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[27] I3=soc.cpu.pcpi_mul.rd[27] O=$abc$61060$auto$maccmap.cc:112:fulladd$23705[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[24] I1=soc.cpu.pcpi_mul.rd[24] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[24] O=soc.cpu.pcpi_mul.next_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[25] I1=soc.cpu.pcpi_mul.rd[25] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[25] O=$abc$61060$auto$maccmap.cc:111:fulladd$23704[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[26] I1=soc.cpu.pcpi_mul.rd[26] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[26] O=$abc$61060$auto$maccmap.cc:111:fulladd$23704[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[27] I1=soc.cpu.pcpi_mul.rd[27] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[27] O=$abc$61060$auto$maccmap.cc:111:fulladd$23704[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[32] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[32] I3=soc.cpu.pcpi_mul.rd[32] O=$abc$61060$auto$maccmap.cc:112:fulladd$23712[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[33] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[33] I3=soc.cpu.pcpi_mul.rd[33] O=$abc$61060$auto$maccmap.cc:112:fulladd$23712[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[34] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[34] I3=soc.cpu.pcpi_mul.rd[34] O=$abc$61060$auto$maccmap.cc:112:fulladd$23712[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[35] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[35] I3=soc.cpu.pcpi_mul.rd[35] O=$abc$61060$auto$maccmap.cc:112:fulladd$23712[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[32] I1=soc.cpu.pcpi_mul.rd[32] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[32] O=soc.cpu.pcpi_mul.next_rd[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[33] I1=soc.cpu.pcpi_mul.rd[33] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[33] O=$abc$61060$auto$maccmap.cc:111:fulladd$23711[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[34] I1=soc.cpu.pcpi_mul.rd[34] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[34] O=$abc$61060$auto$maccmap.cc:111:fulladd$23711[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[35] I1=soc.cpu.pcpi_mul.rd[35] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[35] O=$abc$61060$auto$maccmap.cc:111:fulladd$23711[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$61060$auto$rtlil.cc:1981:NotGate$59768 O=soc.cpu.mem_rdata_latched[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=resetn O=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$61060$auto$rtlil.cc:1981:NotGate$60448 O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12402
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.start O=$abc$61060$auto$rtlil.cc:1981:NotGate$60872
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61060$auto$rtlil.cc:1981:NotGate$60888
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.spimemio.xfer_resetn O=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[62] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[61] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[60] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[59] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[58] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[57] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[56] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[55] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[54] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[53] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[52] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[51] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[50] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[49] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[48] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[47] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[46] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[45] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[44] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[43] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[42] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[41] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[40] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[39] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[38] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[37] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[36] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[35] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[34] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[33] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[32] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[25] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[24] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[12] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] O=soc.cpu.mem_rdata_latched[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[31] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[30] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[29] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[28] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[27] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[26] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[23] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[22] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[21] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[20] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[19] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[18] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[17] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[16] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[15] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[14] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[13] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[11] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[10] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[9] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[8] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[7] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[6] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[5] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[4] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[3] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[2] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[1] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[0] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418 O=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.spimemio.xfer.flash_clk O=$abc$61060$auto$alumacc.cc:474:replace_alu$7329.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[1] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[0] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.spimemio.jump O=$abc$61060$techmap\soc.spimemio.$procmux$6266_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=clock.counterI[0] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$59135[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pin_8 O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$59154[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.count_cycle[0] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$59173[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.count_instr[0] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$59192[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_timeout_counter[0] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$59216[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[0] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[0] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[0] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[0] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_mul.mul_counter[0] O=$abc$61060$auto$simplemap.cc:309:simplemap_lut$59444[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.cpuregs.wen O=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[29] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[30] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[0] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[1] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[2] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[3] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[4] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[5] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[6] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[7] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[8] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[9] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[10] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[11] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[12] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[13] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[14] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[15] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[16] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[17] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[18] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[19] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[20] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[21] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[22] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[23] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[24] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[25] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[26] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[27] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[28] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[29] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[30] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.latched_compr O=$abc$61060$auto$alumacc.cc:474:replace_alu$7255.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[2] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[3] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[4] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[5] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[6] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[7] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[8] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[9] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[10] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[11] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[12] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[13] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[14] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[15] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[16] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[17] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[18] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[19] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[20] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[21] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[22] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[23] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[24] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[25] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[26] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[27] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[28] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[29] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[30] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.compressed_instr O=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[1] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[2] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[3] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[4] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[5] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[6] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[7] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[8] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[9] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[10] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[11] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[12] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[13] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[14] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[15] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[16] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[17] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[18] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[19] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[20] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[22] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[23] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[24] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[25] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[26] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[27] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[1] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[2] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[3] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[4] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[5] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[6] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[7] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[8] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[9] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[10] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[11] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[12] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[13] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[14] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[15] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[16] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[17] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[18] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[19] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[20] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[21] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[22] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[23] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[24] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[25] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[26] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[27] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[28] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[29] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[30] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[0] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[1] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[2] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[3] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[4] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[5] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[6] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[8] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[10] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[11] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[12] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[13] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[14] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[15] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[16] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[17] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[18] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[19] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[20] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[21] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[22] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[23] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[24] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[30] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[31] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[31] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[7] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[9] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[25] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[26] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[27] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[28] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[29] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[1] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[2] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[3] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[4] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[5] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[6] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[7] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[8] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[9] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[10] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[11] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[12] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[13] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[14] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[15] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[16] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[17] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[18] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[19] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[20] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[21] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[22] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[23] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[24] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[25] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[26] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[27] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[28] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[29] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[30] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[1] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[2] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[3] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[4] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[5] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[6] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[7] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[8] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[9] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[10] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[11] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[12] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[13] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[14] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[15] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[16] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[17] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[18] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[19] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[20] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[21] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[22] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[23] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[24] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[25] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[26] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[27] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[28] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[29] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[30] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[21] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[28] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[31] O=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=soc.cpu.mem_addr[4] I1=soc.spimemio.rd_addr[4] I2=soc.spimemio.rd_addr[8] I3=soc.cpu.mem_addr[8] O=$abc$61060$new_n8111_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.spimemio.rd_addr[20] I1=soc.cpu.mem_addr[20] I2=soc.cpu.mem_addr[6] I3=soc.spimemio.rd_addr[6] O=$abc$61060$new_n8112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[17] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8115_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[17] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[17]_new_ O=soc.cpu.mem_rdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[16] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8117_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[16] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[16]_new_ O=soc.cpu.mem_rdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$false I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.cpu_state[3] I3=$abc$61060$new_n4109_ O=$abc$61060$new_n8119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I1=$abc$61060$new_n4160_ I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_lb_lh_lw_lbu_lhu O=$abc$61060$new_n8120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101011101
.gate SB_LUT4 I0=$abc$61060$new_n4125_ I1=$abc$61060$new_n4117_ I2=$abc$61060$new_n4132_ I3=$abc$61060$new_n4131_ O=$abc$61060$new_n8121_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$abc$61060$new_n8121_ I1=$abc$61060$new_n8119_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$new_n8120_ O=$abc$61060$auto$fsm_map.cc:170:map_fsm$7371[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$61060$new_n4109_ I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=$abc$61060$new_n4132_ I3=$abc$61060$new_n4116_ O=$abc$61060$new_n8123_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011000010111000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_ I1=$abc$61060$new_n4222_ I2=$abc$61060$new_n4131_ I3=soc.cpu.cpu_state[1] O=$abc$61060$new_n8127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000100010001
.gate SB_LUT4 I0=$abc$61060$new_n4117_ I1=$abc$61060$new_n4131_ I2=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_ I3=$abc$61060$new_n4128_ O=$abc$61060$new_n8130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[28] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8132_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8132_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[28] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[28]_new_ O=soc.cpu.mem_rdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[22] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8134_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[22] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[22]_new_ O=soc.cpu.mem_rdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[6] I2=$abc$61060$new_n4256_ I3=soc.spimemio.valid O=$abc$61060$new_n8136_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111001000100010
.gate SB_LUT4 I0=$abc$61060$new_n8136_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[6] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[6]_new_ O=$abc$61060$soc.cpu.mem_rdata[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[18] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8138_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8138_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[18] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[18]_new_ O=soc.cpu.mem_rdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[20] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8140_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8140_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[20] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[20]_new_ O=soc.cpu.mem_rdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[21] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8142_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8142_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[21] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[21]_new_ O=soc.cpu.mem_rdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[19] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8144_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8144_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[19] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[19]_new_ O=soc.cpu.mem_rdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[31] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8146_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8146_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[31] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[31]_new_ O=soc.cpu.mem_rdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[15] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8148_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111001000100010
.gate SB_LUT4 I0=$abc$61060$new_n8148_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[15] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[15]_new_ O=$abc$61060$soc.cpu.mem_rdata[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[29] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8150_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[29] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[29]_new_ O=soc.cpu.mem_rdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[13] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111001000100010
.gate SB_LUT4 I0=$abc$61060$new_n8152_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[13] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[13]_new_ O=$abc$61060$soc.cpu.mem_rdata[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[14] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8154_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111001000100010
.gate SB_LUT4 I0=$abc$61060$new_n8154_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[14] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[14]_new_ O=$abc$61060$soc.cpu.mem_rdata[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[30] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8156_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8156_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[30] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[30]_new_ O=soc.cpu.mem_rdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[11] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8158_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111001000100010
.gate SB_LUT4 I0=$abc$61060$new_n8158_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[11] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[11]_new_ O=$abc$61060$soc.cpu.mem_rdata[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[27] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8160_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[27] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[27]_new_ O=soc.cpu.mem_rdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_la_secondword I2=$abc$61060$soc.cpu.mem_rdata[8]_new_inv_ I3=soc.cpu.mem_rdata_q[8] O=$abc$61060$new_n8162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001011100110
.gate SB_LUT4 I0=$abc$61060$new_n8162_ I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata[24] I3=soc.cpu.mem_rdata_q[24] O=$abc$61060$soc.cpu.mem_rdata_latched[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$61060$new_n4059_ I1=soc.simpleuart.recv_buf_valid I2=soc.simpleuart.cfg_divider[24] I3=$abc$61060$new_n4001_ O=$abc$61060$new_n8164_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=soc.ram_ready I2=soc.memory.rdata[24] I3=$abc$61060$new_n8164_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4009_ I2=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[24]_new_ I3=soc.spimemio.rdata[24] O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1184_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1184_Y[24]_new_ I3=iomem_rdata[24] O=soc.cpu.mem_rdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$61060$auto$rtlil.cc:1981:NotGate$59768 I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_ I3=$abc$61060$soc.cpu.mem_rdata_latched[23]_new_inv_ O=$abc$61060$new_n8168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101101110
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 I2=soc.cpu.decoded_rs2[3] I3=$abc$61060$new_n8168_ O=$abc$61060$new_n8169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 I1=$abc$61060$new_n8169_ I2=$abc$61060$new_n4480_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$and$/usr/local/bin/../share/yosys/techmap.v:434$13849_Y[3]_new_ O=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100110
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[10] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111001000100010
.gate SB_LUT4 I0=$abc$61060$new_n8171_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[10] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[10]_new_ O=$abc$61060$soc.cpu.mem_rdata[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[26] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8173_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[26] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[26]_new_ O=soc.cpu.mem_rdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$61060$new_n4059_ I1=soc.simpleuart.recv_buf_valid I2=soc.simpleuart.cfg_divider[23] I3=$abc$61060$new_n4001_ O=$abc$61060$new_n8175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=soc.ram_ready I2=soc.memory.rdata[23] I3=$abc$61060$new_n8175_ O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4009_ I2=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[23]_new_ I3=soc.spimemio.rdata[23] O=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1184_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1184_Y[23]_new_ I3=iomem_rdata[23] O=soc.cpu.mem_rdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[9] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8179_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111001000100010
.gate SB_LUT4 I0=$abc$61060$new_n8179_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[9] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[9]_new_ O=$abc$61060$soc.cpu.mem_rdata[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I1=iomem_rdata[25] I2=$abc$61060$new_n4016_ I3=soc.spimemio.valid O=$abc$61060$new_n8181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$61060$new_n8181_ I1=$abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_ I2=soc.spimemio.rdata[25] I3=$abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[25]_new_ O=soc.cpu.mem_rdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_la_secondword I2=$abc$61060$soc.cpu.mem_rdata[9]_new_inv_ I3=soc.cpu.mem_rdata_q[9] O=$abc$61060$new_n8183_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001011100110
.gate SB_LUT4 I0=$abc$61060$new_n8183_ I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata[25] I3=soc.cpu.mem_rdata_q[25] O=$abc$61060$soc.cpu.mem_rdata_latched[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_do_rinst I2=$abc$61060$auto$wreduce.cc:454:run$7015[1]_new_ I3=soc.cpu.mem_la_read O=$abc$61060$new_n8185_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_state[0] I2=$abc$61060$new_n8185_ I3=soc.cpu.mem_do_wdata O=$abc$61060$new_n8186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$61060$new_n8186_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_state[1] I3=soc.cpu.mem_state[0] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14285_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101100000111010
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[2] I1=soc.simpleuart.cfg_divider[2] I2=soc.simpleuart.cfg_divider[3] I3=soc.simpleuart.recv_divcnt[3] O=$abc$61060$new_n8188_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$61060$new_n5095_ I1=$abc$61060$new_n8188_ I2=soc.simpleuart.recv_divcnt[1] I3=soc.simpleuart.cfg_divider[1] O=$abc$61060$new_n8189_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$61060$new_n5104_ I1=$abc$61060$new_n5101_ I2=$abc$61060$new_n8197_ I3=$abc$61060$new_n8194_ O=$abc$61060$new_n8190_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$auto$alumacc.cc:491:replace_alu$7170[31] I1=$abc$61060$new_n8190_ I2=$abc$61060$new_n5081_ I3=$abc$61060$new_n8189_ O=$abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[10] I1=soc.simpleuart.cfg_divider[10] I2=soc.simpleuart.recv_divcnt[16] I3=soc.simpleuart.cfg_divider[16] O=$abc$61060$new_n8192_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[23] I1=soc.simpleuart.cfg_divider[23] I2=soc.simpleuart.recv_divcnt[21] I3=soc.simpleuart.cfg_divider[21] O=$abc$61060$new_n8193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$61060$new_n8192_ I1=$abc$61060$new_n8193_ I2=soc.simpleuart.recv_divcnt[5] I3=soc.simpleuart.cfg_divider[5] O=$abc$61060$new_n8194_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[3] I1=soc.simpleuart.cfg_divider[3] I2=soc.simpleuart.cfg_divider[16] I3=soc.simpleuart.recv_divcnt[16] O=$abc$61060$new_n8195_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[20] I1=soc.simpleuart.cfg_divider[20] I2=soc.simpleuart.recv_divcnt[18] I3=soc.simpleuart.cfg_divider[18] O=$abc$61060$new_n8196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61060$new_n8195_ I1=$abc$61060$new_n8196_ I2=soc.simpleuart.cfg_divider[0] I3=soc.simpleuart.recv_divcnt[0] O=$abc$61060$new_n8197_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[17] I1=soc.simpleuart.cfg_divider[17] I2=soc.simpleuart.cfg_divider[24] I3=soc.simpleuart.send_divcnt[24] O=$abc$61060$new_n8198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[30] I1=soc.simpleuart.cfg_divider[30] I2=soc.simpleuart.send_divcnt[31] I3=soc.simpleuart.cfg_divider[31] O=$abc$61060$new_n8199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$61060$new_n5150_ I1=$abc$61060$new_n5144_ I2=$abc$61060$new_n8199_ I3=$abc$61060$new_n8198_ O=$abc$61060$new_n8200_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5139_ I1=$abc$61060$new_n5134_ I2=$abc$61060$new_n5124_ I3=$abc$61060$new_n8200_ O=$abc$61060$auto$rtlil.cc:1847:ReduceAnd$7192_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$auto$wreduce.cc:454:run$7045[5] I1=soc.cpu.mem_addr[5] I2=$abc$61060$auto$wreduce.cc:454:run$7045[13] I3=soc.cpu.mem_addr[13] O=$abc$61060$new_n8202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$61060$auto$wreduce.cc:454:run$7045[22] I1=soc.cpu.mem_addr[22] I2=$abc$61060$auto$wreduce.cc:454:run$7045[21] I3=soc.cpu.mem_addr[21] O=$abc$61060$new_n8203_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61060$new_n8202_ I1=$abc$61060$new_n8203_ I2=$abc$61060$auto$wreduce.cc:454:run$7045[3] I3=soc.cpu.mem_addr[3] O=$abc$61060$new_n8204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$61060$new_n5165_ I1=$abc$61060$new_n5163_ I2=$abc$61060$new_n5158_ I3=$abc$61060$new_n8204_ O=$abc$61060$new_n8205_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[30] I1=soc.cpu.pcpi_div.dividend[30] I2=soc.cpu.pcpi_div.divisor[31] I3=soc.cpu.pcpi_div.dividend[31] O=$abc$61060$new_n8206_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$61060$new_n5256_ I1=$abc$61060$new_n5253_ I2=$abc$61060$new_n5252_ I3=$abc$61060$new_n5251_ O=$abc$61060$new_n8207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$new_n8207_ I1=$abc$61060$new_n8217_ I2=$abc$61060$new_n5220_ I3=$abc$61060$new_n8206_ O=$abc$61060$auto$rtlil.cc:1847:ReduceAnd$7203_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 I1=$abc$61060$auto$rtlil.cc:1847:ReduceAnd$7203_new_inv_ I2=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$47724 I3=$abc$61060$auto$alumacc.cc:491:replace_alu$7197[62] O=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[5] I1=soc.cpu.pcpi_div.divisor[5] I2=soc.cpu.pcpi_div.divisor[7] I3=soc.cpu.pcpi_div.dividend[7] O=$abc$61060$new_n8210_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$new_n5228_ I1=$abc$61060$new_n8210_ I2=soc.cpu.pcpi_div.divisor[0] I3=soc.cpu.pcpi_div.dividend[0] O=$abc$61060$new_n8211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[3] I1=soc.cpu.pcpi_div.dividend[3] I2=soc.cpu.pcpi_div.divisor[2] I3=soc.cpu.pcpi_div.dividend[2] O=$abc$61060$new_n8212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5225_ I2=$abc$61060$new_n8212_ I3=$abc$61060$new_n8211_ O=$abc$61060$new_n8213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[27] I1=soc.cpu.pcpi_div.dividend[27] I2=soc.cpu.pcpi_div.divisor[52] I3=soc.cpu.pcpi_div.divisor[50] O=$abc$61060$new_n8214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[25] I1=soc.cpu.pcpi_div.dividend[25] I2=soc.cpu.pcpi_div.divisor[26] I3=soc.cpu.pcpi_div.dividend[26] O=$abc$61060$new_n8215_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$61060$new_n5241_ I1=$abc$61060$new_n5240_ I2=$abc$61060$new_n8215_ I3=$abc$61060$new_n8214_ O=$abc$61060$new_n8216_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$new_n5245_ I1=$abc$61060$new_n5242_ I2=$abc$61060$new_n5233_ I3=$abc$61060$new_n8216_ O=$abc$61060$new_n8217_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] I1=$abc$61060$auto$rtlil.cc:1981:NotGate$59768 I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13836_Y[0]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5381.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13836_Y[0]_new_inv_ O=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26282_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111101111011001
.gate SB_LUT4 I0=$abc$61060$new_n5430_ I1=$abc$61060$new_n5429_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26282_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5394.$and$/usr/local/bin/../share/yosys/techmap.v:434$13851_Y[0]_new_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$61060$new_n5419_ I1=$abc$61060$new_n5459_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_ O=$abc$61060$new_n8220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$61060$new_n8220_ I1=$abc$61060$new_n5424_ I2=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[3]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13844_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5464_ I2=$abc$61060$techmap\soc.cpu.$procmux$5379_Y[3]_new_inv_ I3=$abc$61060$new_n5462_ O=$abc$61060$new_n8222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n8222_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13844_Y_new_ I3=$abc$61060$new_n5428_ O=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61060$techmap\soc.cpu.$procmux$5313_Y[0]_new_inv_ I2=soc.cpu.mem_rdata_latched[5] I3=soc.cpu.mem_rdata_latched[6] O=$abc$61060$new_n8224_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$abc$61060$new_n5421_ I1=soc.cpu.mem_rdata_latched[2] I2=$abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_ O=$abc$61060$new_n8225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$61060$new_n8225_ I1=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12334[0]_new_ I3=$abc$61060$new_n8224_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$5330.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13960_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$5330.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13960_Y_new_ I2=$abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_ O=$abc$61060$new_n8227_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_ I1=soc.cpu.mem_do_prefetch I2=soc.cpu.is_sb_sh_sw I3=$abc$61060$new_n4160_ O=$abc$61060$new_n8228_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001110111011
.gate SB_LUT4 I0=$abc$61060$new_n4214_ I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$12816[4]_new_inv_ I2=soc.cpu.mem_do_rinst I3=$abc$61060$new_n4160_ O=$abc$61060$new_n8229_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=$abc$61060$new_n5962_ I1=$abc$61060$new_n5960_ I2=$abc$61060$new_n5022_ I3=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_ O=$abc$61060$new_n8232_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61060$new_n8232_ I1=soc.spimemio.state[0] I2=$abc$61060$new_n4957_ I3=$abc$61060$new_n5020_ O=$abc$61060$new_n8233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$abc$61060$new_n5955_ I1=$abc$61060$new_n5964_ I2=$abc$61060$new_n8233_ I3=$abc$61060$new_n5963_ O=$abc$61060$techmap\soc.spimemio.$procmux$6235_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=soc.spimemio.state[1] I1=$abc$61060$techmap\soc.spimemio.$procmux$6178_Y_new_inv_ I2=$abc$61060$new_n5968_ I3=$abc$61060$new_n5963_ O=$abc$61060$new_n8235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000110110001
.gate SB_LUT4 I0=$false I1=soc.spimemio.jump I2=$abc$61060$new_n8235_ I3=$abc$61060$new_n5970_ O=$abc$61060$techmap\soc.spimemio.$procmux$6235_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.spimemio.xfer.count[3] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7335.lcu.g[0]_new_inv_ I2=$abc$61060$new_n6485_ I3=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 O=$abc$61060$new_n8237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111111001
.gate SB_LUT4 I0=$abc$61060$new_n8237_ I1=$abc$61060$new_n4957_ I2=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255 I3=$abc$61060$new_n6488_ O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5848_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011111
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][4]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][2]_new_inv_ O=$abc$61060$new_n8239_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$abc$61060$new_n6567_ I1=$abc$61060$new_n5399_ I2=$abc$61060$new_n6564_ I3=$abc$61060$new_n8239_ O=$abc$61060$new_n8240_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I1=$abc$61060$new_n8240_ I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][16]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$61060$new_n6529_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[0]_new_inv_ I2=soc.cpu.is_compare I3=$abc$61060$soc.cpu.alu_out_0_new_inv_ O=soc.cpu.alu_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011111110111
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][10]_new_inv_ O=$abc$61060$new_n8243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61060$new_n8243_ I2=$abc$61060$new_n6624_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][6]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011101100111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][18]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][2]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][15]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][11]_new_inv_ O=$abc$61060$new_n8246_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61060$new_n8246_ I2=$abc$61060$new_n6647_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][7]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011101100111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][19]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][3]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][16]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op2[3] I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][20]_new_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][4]_new_inv_ O=$abc$61060$new_n8250_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110111000101010
.gate SB_LUT4 I0=$abc$61060$new_n8250_ I1=soc.cpu.reg_op2[3] I2=$abc$61060$new_n6664_ I3=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][12]_new_inv_ O=$abc$61060$soc.cpu.alu_shr[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111010011110110
.gate SB_LUT4 I0=$abc$61060$new_n6672_ I1=$abc$61060$new_n6540_ I2=soc.cpu.reg_op2[3] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][4]_new_inv_ O=$abc$61060$new_n8252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$abc$61060$new_n8252_ I1=$abc$61060$new_n6671_ I2=$abc$61060$soc.cpu.alu_shr[4]_new_ I3=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_ O=soc.cpu.alu_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=$abc$61060$new_n6874_ I1=$abc$61060$new_n6816_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][21]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$61060$new_n8254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][21]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][13]_new_inv_ O=$abc$61060$new_n8255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=$abc$61060$new_n8255_ I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_ I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][5]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[21]_new_inv_ I3=$abc$61060$new_n8254_ O=soc.cpu.alu_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][23]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][15]_new_inv_ O=$abc$61060$new_n8258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=$abc$61060$new_n8258_ I1=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_ I2=soc.cpu.reg_op2[4] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][7]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$new_n6897_ I1=$abc$61060$new_n6816_ I2=$abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][23]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$61060$new_n8260_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6889_ I2=$abc$61060$new_n8260_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[23]_new_inv_ O=soc.cpu.alu_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][25]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][27]_new_inv_ O=$abc$61060$new_n8262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][21]_new_inv_ I2=$abc$61060$new_n8262_ I3=$abc$61060$new_n6957_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$7\buffer[31:0][29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n6949_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$7\buffer[31:0][29]_new_ I3=$abc$61060$new_n6540_ O=soc.cpu.alu_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][26]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][28]_new_inv_ O=$abc$61060$new_n8265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][22]_new_inv_ I2=$abc$61060$new_n8265_ I3=$abc$61060$new_n6966_ O=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$7\buffer[31:0][30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$abc$61060$new_n6908_ I1=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][30]_new_inv_ I2=$abc$61060$new_n6816_ I3=$abc$61060$new_n6967_ O=$abc$61060$new_n8267_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$61060$new_n6960_ I1=$abc$61060$new_n8267_ I2=$abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$7\buffer[31:0][30]_new_ I3=$abc$61060$new_n6540_ O=soc.cpu.alu_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[27] I3=$abc$61060$soc.cpu.mem_rdata[11]_new_inv_ O=$abc$61060$new_n8269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_ I1=$abc$61060$soc.cpu.mem_rdata[3]_new_inv_ I2=soc.cpu.mem_rdata[19] I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_ O=$abc$61060$new_n8270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$new_n8270_ I2=soc.cpu.reg_op1[0] I3=$abc$61060$new_n8269_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7212_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[3]_new_inv_ I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[28] I3=$abc$61060$soc.cpu.mem_rdata[12]_new_inv_ O=$abc$61060$new_n8273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$61060$new_n8273_ I1=soc.cpu.reg_op1[0] I2=soc.cpu.mem_rdata[20] I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_ O=$abc$61060$new_n8274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n7218_ I1=soc.cpu.cpu_state[5] I2=$abc$61060$new_n8274_ I3=$abc$61060$new_n7217_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[30] I3=$abc$61060$soc.cpu.mem_rdata[14]_new_inv_ O=$abc$61060$new_n8276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$61060$new_n7245_ I1=$abc$61060$new_n7244_ I2=soc.cpu.reg_op1[0] I3=$abc$61060$new_n8276_ O=$abc$61060$soc.cpu.mem_rdata_word[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=$abc$61060$new_n7253_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_ I2=$abc$61060$soc.cpu.mem_rdata_word[6]_new_ I3=soc.cpu.cpu_state[5] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[31] I3=$abc$61060$soc.cpu.mem_rdata[15]_new_inv_ O=$abc$61060$new_n8279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$61060$new_n8279_ I1=soc.cpu.reg_op1[0] I2=soc.cpu.mem_rdata[23] I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_ O=$abc$61060$new_n8280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61060$new_n8280_ I1=$abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_ I2=$abc$61060$new_n4516_ I3=$abc$61060$new_n4510_ O=$abc$61060$soc.cpu.mem_rdata_word[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_ I1=soc.cpu.mem_rdata[25] I2=$abc$61060$soc.cpu.mem_rdata[9]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ O=$abc$61060$soc.cpu.mem_rdata_word[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_ I2=$abc$61060$soc.cpu.mem_rdata_word[9]_new_ I3=$abc$61060$new_n7271_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$abc$61060$new_n7284_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[9]_new_inv_ I2=soc.cpu.cpu_state[3] I3=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[9] O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_ I1=soc.cpu.mem_rdata[26] I2=$abc$61060$soc.cpu.mem_rdata[10]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ O=$abc$61060$soc.cpu.mem_rdata_word[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_ I2=$abc$61060$soc.cpu.mem_rdata_word[10]_new_ I3=$abc$61060$new_n7271_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$abc$61060$new_n7296_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[10]_new_inv_ I2=soc.cpu.irq_pending[10] I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_ I1=soc.cpu.mem_rdata[27] I2=$abc$61060$soc.cpu.mem_rdata[11]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ O=$abc$61060$soc.cpu.mem_rdata_word[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_ I2=$abc$61060$soc.cpu.mem_rdata_word[11]_new_ I3=$abc$61060$new_n7271_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[11]_new_inv_ I1=$abc$61060$new_n7308_ I2=soc.cpu.cpu_state[2] I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[11]_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011111110111
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_ I1=soc.cpu.mem_rdata[29] I2=$abc$61060$soc.cpu.mem_rdata[13]_new_inv_ I3=$abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_ O=$abc$61060$soc.cpu.mem_rdata_word[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_ I2=$abc$61060$soc.cpu.mem_rdata_word[13]_new_ I3=$abc$61060$new_n7271_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$abc$61060$new_n7331_ I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[13]_new_inv_ I2=soc.cpu.irq_pending[13] I3=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=soc.spimemio.rd_addr[15] I1=soc.cpu.mem_addr[15] I2=soc.spimemio.rd_addr[12] I3=soc.cpu.mem_addr[12] O=$abc$61060$new_n8294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n8294_ I2=soc.spimemio.rd_addr[10] I3=soc.cpu.mem_addr[10] O=$abc$61060$new_n8295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$abc$61060$new_n8112_ I1=$abc$61060$new_n8111_ I2=$abc$61060$new_n4024_ I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[23]_new_ O=$abc$61060$new_n8296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n4029_ I2=$abc$61060$new_n8296_ I3=$abc$61060$new_n8295_ O=$abc$61060$new_n8297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=$abc$61060$new_n4133_ I2=$abc$61060$new_n4131_ I3=$abc$61060$new_n4126_ O=$abc$61060$new_n8298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$abc$61060$new_n8298_ I1=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_ I3=$abc$61060$new_n4133_ O=$abc$61060$new_n8299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110101
.gate SB_LUT4 I0=$abc$61060$new_n4135_ I1=$abc$61060$techmap\soc.cpu.$procmux$3222_Y I2=soc.cpu.cpu_state[2] I3=$abc$61060$new_n4239_ O=$abc$61060$new_n8300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110101011
.gate SB_LUT4 I0=$abc$61060$new_n8300_ I1=$abc$61060$new_n8299_ I2=$abc$61060$new_n4238_ I3=$abc$61060$new_n4231_ O=$abc$61060$new_n8301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61060$new_n8123_ I2=$abc$61060$new_n8130_ I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$61060$new_n8302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$abc$61060$new_n8127_ I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_ I2=soc.cpu.decoder_trigger I3=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_ O=$abc$61060$new_n8303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011011100110
.gate SB_LUT4 I0=$abc$61060$new_n5655_ I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoder_trigger O=$abc$61060$new_n8306_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=$abc$61060$new_n8306_ I1=soc.cpu.irq_state[0] I2=soc.cpu.decoder_trigger I3=soc.cpu.do_waitirq O=$abc$61060$techmap\soc.cpu.$procmux$3940_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$61060$new_n8229_ I3=$abc$61060$new_n8228_ O=$abc$61060$techmap$techmap\soc.cpu.$procmux$3882.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0] I1=$abc$61060$techmap$techmap\soc.cpu.$procmux$3882.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_ I2=$abc$61060$techmap\soc.cpu.$procmux$3940_Y_new_ I3=soc.cpu.cpu_state[1] O=$abc$61060$techmap\soc.cpu.$procmux$3946_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$abc$61060$new_n8303_ I1=soc.cpu.cpu_state[1] I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$11443[1]_new_inv_ I3=$abc$61060$new_n4133_ O=$abc$61060$new_n8310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$61060$new_n4125_ I2=$abc$61060$new_n4132_ I3=$abc$61060$new_n4118_ O=$abc$61060$new_n8313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=resetn I1=$abc$61060$new_n8313_ I2=$abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_ I3=$abc$61060$new_n4214_ O=$abc$61060$new_n8314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$61060$new_n8310_ I1=$abc$61060$new_n8302_ I2=$abc$61060$new_n8301_ I3=$abc$61060$new_n8314_ O=$abc$61060$auto$fsm_map.cc:170:map_fsm$7371[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111111
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7168.C[1] I0=soc.simpleuart.recv_divcnt[0] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[10] CO=$auto$alumacc.cc:474:replace_alu$7168.C[11] I0=soc.simpleuart.recv_divcnt[10] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[11] CO=$auto$alumacc.cc:474:replace_alu$7168.C[12] I0=soc.simpleuart.recv_divcnt[11] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[12] CO=$auto$alumacc.cc:474:replace_alu$7168.C[13] I0=soc.simpleuart.recv_divcnt[12] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[13] CO=$auto$alumacc.cc:474:replace_alu$7168.C[14] I0=soc.simpleuart.recv_divcnt[13] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[14] CO=$auto$alumacc.cc:474:replace_alu$7168.C[15] I0=soc.simpleuart.recv_divcnt[14] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[15] CO=$auto$alumacc.cc:474:replace_alu$7168.C[16] I0=soc.simpleuart.recv_divcnt[15] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[16] CO=$auto$alumacc.cc:474:replace_alu$7168.C[17] I0=soc.simpleuart.recv_divcnt[16] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[17] CO=$auto$alumacc.cc:474:replace_alu$7168.C[18] I0=soc.simpleuart.recv_divcnt[17] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[18] CO=$auto$alumacc.cc:474:replace_alu$7168.C[19] I0=soc.simpleuart.recv_divcnt[18] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[19] CO=$auto$alumacc.cc:474:replace_alu$7168.C[20] I0=soc.simpleuart.recv_divcnt[19] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[1] CO=$auto$alumacc.cc:474:replace_alu$7168.C[2] I0=soc.simpleuart.recv_divcnt[1] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[20] CO=$auto$alumacc.cc:474:replace_alu$7168.C[21] I0=soc.simpleuart.recv_divcnt[20] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[21] CO=$auto$alumacc.cc:474:replace_alu$7168.C[22] I0=soc.simpleuart.recv_divcnt[21] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[22] CO=$auto$alumacc.cc:474:replace_alu$7168.C[23] I0=soc.simpleuart.recv_divcnt[22] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[23] CO=$auto$alumacc.cc:474:replace_alu$7168.C[24] I0=soc.simpleuart.recv_divcnt[23] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[24] CO=$auto$alumacc.cc:474:replace_alu$7168.C[25] I0=soc.simpleuart.recv_divcnt[24] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[25] CO=$auto$alumacc.cc:474:replace_alu$7168.C[26] I0=soc.simpleuart.recv_divcnt[25] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[26] CO=$auto$alumacc.cc:474:replace_alu$7168.C[27] I0=soc.simpleuart.recv_divcnt[26] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[27] CO=$auto$alumacc.cc:474:replace_alu$7168.C[28] I0=soc.simpleuart.recv_divcnt[27] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[28] CO=$auto$alumacc.cc:474:replace_alu$7168.C[29] I0=soc.simpleuart.recv_divcnt[28] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[29] CO=$auto$alumacc.cc:474:replace_alu$7168.C[30] I0=soc.simpleuart.recv_divcnt[29] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[2] CO=$auto$alumacc.cc:474:replace_alu$7168.C[3] I0=soc.simpleuart.recv_divcnt[2] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[30] CO=$auto$alumacc.cc:474:replace_alu$7168.C[31] I0=soc.simpleuart.recv_divcnt[30] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[31] CO=$abc$61060$auto$alumacc.cc:491:replace_alu$7170[31] I0=soc.simpleuart.recv_divcnt[31] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[3] CO=$auto$alumacc.cc:474:replace_alu$7168.C[4] I0=soc.simpleuart.recv_divcnt[3] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[4] CO=$auto$alumacc.cc:474:replace_alu$7168.C[5] I0=soc.simpleuart.recv_divcnt[4] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[5] CO=$auto$alumacc.cc:474:replace_alu$7168.C[6] I0=soc.simpleuart.recv_divcnt[5] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[6] CO=$auto$alumacc.cc:474:replace_alu$7168.C[7] I0=soc.simpleuart.recv_divcnt[6] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[7] CO=$auto$alumacc.cc:474:replace_alu$7168.C[8] I0=soc.simpleuart.recv_divcnt[7] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[8] CO=$auto$alumacc.cc:474:replace_alu$7168.C[9] I0=soc.simpleuart.recv_divcnt[8] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7168.C[9] CO=$auto$alumacc.cc:474:replace_alu$7168.C[10] I0=soc.simpleuart.recv_divcnt[9] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7179.C[1] I0=soc.simpleuart.cfg_divider[1] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[10] CO=$auto$alumacc.cc:474:replace_alu$7179.C[11] I0=soc.simpleuart.cfg_divider[11] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[11] CO=$auto$alumacc.cc:474:replace_alu$7179.C[12] I0=soc.simpleuart.cfg_divider[12] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[12] CO=$auto$alumacc.cc:474:replace_alu$7179.C[13] I0=soc.simpleuart.cfg_divider[13] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[13] CO=$auto$alumacc.cc:474:replace_alu$7179.C[14] I0=soc.simpleuart.cfg_divider[14] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[14] CO=$auto$alumacc.cc:474:replace_alu$7179.C[15] I0=soc.simpleuart.cfg_divider[15] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[15] CO=$auto$alumacc.cc:474:replace_alu$7179.C[16] I0=soc.simpleuart.cfg_divider[16] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[16] CO=$auto$alumacc.cc:474:replace_alu$7179.C[17] I0=soc.simpleuart.cfg_divider[17] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[17] CO=$auto$alumacc.cc:474:replace_alu$7179.C[18] I0=soc.simpleuart.cfg_divider[18] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[18] CO=$auto$alumacc.cc:474:replace_alu$7179.C[19] I0=soc.simpleuart.cfg_divider[19] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[19] CO=$auto$alumacc.cc:474:replace_alu$7179.C[20] I0=soc.simpleuart.cfg_divider[20] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[1] CO=$auto$alumacc.cc:474:replace_alu$7179.C[2] I0=soc.simpleuart.cfg_divider[2] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[20] CO=$auto$alumacc.cc:474:replace_alu$7179.C[21] I0=soc.simpleuart.cfg_divider[21] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[21] CO=$auto$alumacc.cc:474:replace_alu$7179.C[22] I0=soc.simpleuart.cfg_divider[22] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[22] CO=$auto$alumacc.cc:474:replace_alu$7179.C[23] I0=soc.simpleuart.cfg_divider[23] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[23] CO=$auto$alumacc.cc:474:replace_alu$7179.C[24] I0=soc.simpleuart.cfg_divider[24] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[24] CO=$auto$alumacc.cc:474:replace_alu$7179.C[25] I0=soc.simpleuart.cfg_divider[25] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[25] CO=$auto$alumacc.cc:474:replace_alu$7179.C[26] I0=soc.simpleuart.cfg_divider[26] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[26] CO=$auto$alumacc.cc:474:replace_alu$7179.C[27] I0=soc.simpleuart.cfg_divider[27] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[27] CO=$auto$alumacc.cc:474:replace_alu$7179.C[28] I0=soc.simpleuart.cfg_divider[28] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[28] CO=$auto$alumacc.cc:474:replace_alu$7179.C[29] I0=soc.simpleuart.cfg_divider[29] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[29] CO=$auto$alumacc.cc:474:replace_alu$7179.C[30] I0=soc.simpleuart.cfg_divider[30] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[2] CO=$auto$alumacc.cc:474:replace_alu$7179.C[3] I0=soc.simpleuart.cfg_divider[3] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[30] CO=$abc$61060$auto$alumacc.cc:491:replace_alu$7181[31] I0=soc.simpleuart.cfg_divider[31] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[3] CO=$auto$alumacc.cc:474:replace_alu$7179.C[4] I0=soc.simpleuart.cfg_divider[4] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[4] CO=$auto$alumacc.cc:474:replace_alu$7179.C[5] I0=soc.simpleuart.cfg_divider[5] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[5] CO=$auto$alumacc.cc:474:replace_alu$7179.C[6] I0=soc.simpleuart.cfg_divider[6] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[6] CO=$auto$alumacc.cc:474:replace_alu$7179.C[7] I0=soc.simpleuart.cfg_divider[7] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[7] CO=$auto$alumacc.cc:474:replace_alu$7179.C[8] I0=soc.simpleuart.cfg_divider[8] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[8] CO=$auto$alumacc.cc:474:replace_alu$7179.C[9] I0=soc.simpleuart.cfg_divider[9] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7179.C[9] CO=$auto$alumacc.cc:474:replace_alu$7179.C[10] I0=soc.simpleuart.cfg_divider[10] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7184.C[1] I0=soc.simpleuart.send_divcnt[0] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[10] CO=$auto$alumacc.cc:474:replace_alu$7184.C[11] I0=soc.simpleuart.send_divcnt[10] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[11] CO=$auto$alumacc.cc:474:replace_alu$7184.C[12] I0=soc.simpleuart.send_divcnt[11] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[12] CO=$auto$alumacc.cc:474:replace_alu$7184.C[13] I0=soc.simpleuart.send_divcnt[12] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[13] CO=$auto$alumacc.cc:474:replace_alu$7184.C[14] I0=soc.simpleuart.send_divcnt[13] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[14] CO=$auto$alumacc.cc:474:replace_alu$7184.C[15] I0=soc.simpleuart.send_divcnt[14] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[15] CO=$auto$alumacc.cc:474:replace_alu$7184.C[16] I0=soc.simpleuart.send_divcnt[15] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[16] CO=$auto$alumacc.cc:474:replace_alu$7184.C[17] I0=soc.simpleuart.send_divcnt[16] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[17] CO=$auto$alumacc.cc:474:replace_alu$7184.C[18] I0=soc.simpleuart.send_divcnt[17] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[18] CO=$auto$alumacc.cc:474:replace_alu$7184.C[19] I0=soc.simpleuart.send_divcnt[18] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[19] CO=$auto$alumacc.cc:474:replace_alu$7184.C[20] I0=soc.simpleuart.send_divcnt[19] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[1] CO=$auto$alumacc.cc:474:replace_alu$7184.C[2] I0=soc.simpleuart.send_divcnt[1] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[20] CO=$auto$alumacc.cc:474:replace_alu$7184.C[21] I0=soc.simpleuart.send_divcnt[20] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[21] CO=$auto$alumacc.cc:474:replace_alu$7184.C[22] I0=soc.simpleuart.send_divcnt[21] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[22] CO=$auto$alumacc.cc:474:replace_alu$7184.C[23] I0=soc.simpleuart.send_divcnt[22] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[23] CO=$auto$alumacc.cc:474:replace_alu$7184.C[24] I0=soc.simpleuart.send_divcnt[23] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[24] CO=$auto$alumacc.cc:474:replace_alu$7184.C[25] I0=soc.simpleuart.send_divcnt[24] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[25] CO=$auto$alumacc.cc:474:replace_alu$7184.C[26] I0=soc.simpleuart.send_divcnt[25] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[26] CO=$auto$alumacc.cc:474:replace_alu$7184.C[27] I0=soc.simpleuart.send_divcnt[26] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[27] CO=$auto$alumacc.cc:474:replace_alu$7184.C[28] I0=soc.simpleuart.send_divcnt[27] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[28] CO=$auto$alumacc.cc:474:replace_alu$7184.C[29] I0=soc.simpleuart.send_divcnt[28] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[29] CO=$auto$alumacc.cc:474:replace_alu$7184.C[30] I0=soc.simpleuart.send_divcnt[29] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[2] CO=$auto$alumacc.cc:474:replace_alu$7184.C[3] I0=soc.simpleuart.send_divcnt[2] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[30] CO=$auto$alumacc.cc:474:replace_alu$7184.C[31] I0=soc.simpleuart.send_divcnt[30] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[31] CO=$abc$61060$auto$alumacc.cc:491:replace_alu$7186[31] I0=soc.simpleuart.send_divcnt[31] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[3] CO=$auto$alumacc.cc:474:replace_alu$7184.C[4] I0=soc.simpleuart.send_divcnt[3] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[4] CO=$auto$alumacc.cc:474:replace_alu$7184.C[5] I0=soc.simpleuart.send_divcnt[4] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[5] CO=$auto$alumacc.cc:474:replace_alu$7184.C[6] I0=soc.simpleuart.send_divcnt[5] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[6] CO=$auto$alumacc.cc:474:replace_alu$7184.C[7] I0=soc.simpleuart.send_divcnt[6] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[7] CO=$auto$alumacc.cc:474:replace_alu$7184.C[8] I0=soc.simpleuart.send_divcnt[7] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[8] CO=$auto$alumacc.cc:474:replace_alu$7184.C[9] I0=soc.simpleuart.send_divcnt[8] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7184.C[9] CO=$auto$alumacc.cc:474:replace_alu$7184.C[10] I0=soc.simpleuart.send_divcnt[9] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7195.C[1] I0=soc.cpu.pcpi_div.dividend[0] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[10] CO=$auto$alumacc.cc:474:replace_alu$7195.C[11] I0=soc.cpu.pcpi_div.dividend[10] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[11] CO=$auto$alumacc.cc:474:replace_alu$7195.C[12] I0=soc.cpu.pcpi_div.dividend[11] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[12] CO=$auto$alumacc.cc:474:replace_alu$7195.C[13] I0=soc.cpu.pcpi_div.dividend[12] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[13] CO=$auto$alumacc.cc:474:replace_alu$7195.C[14] I0=soc.cpu.pcpi_div.dividend[13] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[14] CO=$auto$alumacc.cc:474:replace_alu$7195.C[15] I0=soc.cpu.pcpi_div.dividend[14] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[15] CO=$auto$alumacc.cc:474:replace_alu$7195.C[16] I0=soc.cpu.pcpi_div.dividend[15] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[16] CO=$auto$alumacc.cc:474:replace_alu$7195.C[17] I0=soc.cpu.pcpi_div.dividend[16] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[17] CO=$auto$alumacc.cc:474:replace_alu$7195.C[18] I0=soc.cpu.pcpi_div.dividend[17] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[18] CO=$auto$alumacc.cc:474:replace_alu$7195.C[19] I0=soc.cpu.pcpi_div.dividend[18] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[19] CO=$auto$alumacc.cc:474:replace_alu$7195.C[20] I0=soc.cpu.pcpi_div.dividend[19] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[1] CO=$auto$alumacc.cc:474:replace_alu$7195.C[2] I0=soc.cpu.pcpi_div.dividend[1] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[20] CO=$auto$alumacc.cc:474:replace_alu$7195.C[21] I0=soc.cpu.pcpi_div.dividend[20] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[21] CO=$auto$alumacc.cc:474:replace_alu$7195.C[22] I0=soc.cpu.pcpi_div.dividend[21] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[22] CO=$auto$alumacc.cc:474:replace_alu$7195.C[23] I0=soc.cpu.pcpi_div.dividend[22] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[23] CO=$auto$alumacc.cc:474:replace_alu$7195.C[24] I0=soc.cpu.pcpi_div.dividend[23] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[24] CO=$auto$alumacc.cc:474:replace_alu$7195.C[25] I0=soc.cpu.pcpi_div.dividend[24] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[25] CO=$auto$alumacc.cc:474:replace_alu$7195.C[26] I0=soc.cpu.pcpi_div.dividend[25] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[26] CO=$auto$alumacc.cc:474:replace_alu$7195.C[27] I0=soc.cpu.pcpi_div.dividend[26] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[27] CO=$auto$alumacc.cc:474:replace_alu$7195.C[28] I0=soc.cpu.pcpi_div.dividend[27] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[28] CO=$auto$alumacc.cc:474:replace_alu$7195.C[29] I0=soc.cpu.pcpi_div.dividend[28] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[29] CO=$auto$alumacc.cc:474:replace_alu$7195.C[30] I0=soc.cpu.pcpi_div.dividend[29] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[2] CO=$auto$alumacc.cc:474:replace_alu$7195.C[3] I0=soc.cpu.pcpi_div.dividend[2] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[30] CO=$auto$alumacc.cc:474:replace_alu$7195.C[31] I0=soc.cpu.pcpi_div.dividend[30] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[31] CO=$auto$alumacc.cc:474:replace_alu$7195.C[32] I0=soc.cpu.pcpi_div.dividend[31] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[32] CO=$auto$alumacc.cc:474:replace_alu$7195.C[33] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[33] CO=$auto$alumacc.cc:474:replace_alu$7195.C[34] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[34] CO=$auto$alumacc.cc:474:replace_alu$7195.C[35] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[35] CO=$auto$alumacc.cc:474:replace_alu$7195.C[36] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[36] CO=$auto$alumacc.cc:474:replace_alu$7195.C[37] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[37] CO=$auto$alumacc.cc:474:replace_alu$7195.C[38] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[38] CO=$auto$alumacc.cc:474:replace_alu$7195.C[39] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[39] CO=$auto$alumacc.cc:474:replace_alu$7195.C[40] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[3] CO=$auto$alumacc.cc:474:replace_alu$7195.C[4] I0=soc.cpu.pcpi_div.dividend[3] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[40] CO=$auto$alumacc.cc:474:replace_alu$7195.C[41] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[41] CO=$auto$alumacc.cc:474:replace_alu$7195.C[42] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[42] CO=$auto$alumacc.cc:474:replace_alu$7195.C[43] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[43] CO=$auto$alumacc.cc:474:replace_alu$7195.C[44] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[44] CO=$auto$alumacc.cc:474:replace_alu$7195.C[45] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[45] CO=$auto$alumacc.cc:474:replace_alu$7195.C[46] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[46] CO=$auto$alumacc.cc:474:replace_alu$7195.C[47] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[47] CO=$auto$alumacc.cc:474:replace_alu$7195.C[48] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[48] CO=$auto$alumacc.cc:474:replace_alu$7195.C[49] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[49] CO=$auto$alumacc.cc:474:replace_alu$7195.C[50] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[4] CO=$auto$alumacc.cc:474:replace_alu$7195.C[5] I0=soc.cpu.pcpi_div.dividend[4] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[50] CO=$auto$alumacc.cc:474:replace_alu$7195.C[51] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[51] CO=$auto$alumacc.cc:474:replace_alu$7195.C[52] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[52] CO=$auto$alumacc.cc:474:replace_alu$7195.C[53] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[53] CO=$auto$alumacc.cc:474:replace_alu$7195.C[54] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[54] CO=$auto$alumacc.cc:474:replace_alu$7195.C[55] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[55] CO=$auto$alumacc.cc:474:replace_alu$7195.C[56] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[56] CO=$auto$alumacc.cc:474:replace_alu$7195.C[57] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[57] CO=$auto$alumacc.cc:474:replace_alu$7195.C[58] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[58] CO=$auto$alumacc.cc:474:replace_alu$7195.C[59] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[59] CO=$auto$alumacc.cc:474:replace_alu$7195.C[60] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[5] CO=$auto$alumacc.cc:474:replace_alu$7195.C[6] I0=soc.cpu.pcpi_div.dividend[5] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[60] CO=$auto$alumacc.cc:474:replace_alu$7195.C[61] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[61] CO=$auto$alumacc.cc:474:replace_alu$7195.C[62] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[62] CO=$abc$61060$auto$alumacc.cc:491:replace_alu$7197[62] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[6] CO=$auto$alumacc.cc:474:replace_alu$7195.C[7] I0=soc.cpu.pcpi_div.dividend[6] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[7] CO=$auto$alumacc.cc:474:replace_alu$7195.C[8] I0=soc.cpu.pcpi_div.dividend[7] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[8] CO=$auto$alumacc.cc:474:replace_alu$7195.C[9] I0=soc.cpu.pcpi_div.dividend[8] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7195.C[9] CO=$auto$alumacc.cc:474:replace_alu$7195.C[10] I0=soc.cpu.pcpi_div.dividend[9] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[10] CO=$auto$alumacc.cc:474:replace_alu$7217.C[11] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[11] CO=$auto$alumacc.cc:474:replace_alu$7217.C[12] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[12] CO=$auto$alumacc.cc:474:replace_alu$7217.C[13] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[13] CO=$auto$alumacc.cc:474:replace_alu$7217.C[14] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[14] CO=$auto$alumacc.cc:474:replace_alu$7217.C[15] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[15] CO=$auto$alumacc.cc:474:replace_alu$7217.C[16] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[16] CO=$auto$alumacc.cc:474:replace_alu$7217.C[17] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[17] CO=$auto$alumacc.cc:474:replace_alu$7217.C[18] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[18] CO=$auto$alumacc.cc:474:replace_alu$7217.C[19] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[19] CO=$auto$alumacc.cc:474:replace_alu$7217.C[20] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7217.C[2] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[20] CO=$auto$alumacc.cc:474:replace_alu$7217.C[21] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[21] CO=$auto$alumacc.cc:474:replace_alu$7217.C[22] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[22] CO=$auto$alumacc.cc:474:replace_alu$7217.C[23] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[23] CO=$auto$alumacc.cc:474:replace_alu$7217.C[24] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[24] CO=$auto$alumacc.cc:474:replace_alu$7217.C[25] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[25] CO=$auto$alumacc.cc:474:replace_alu$7217.C[26] I0=$true I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[26] CO=$auto$alumacc.cc:474:replace_alu$7217.C[27] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[27] CO=$auto$alumacc.cc:474:replace_alu$7217.C[28] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[28] CO=$auto$alumacc.cc:474:replace_alu$7217.C[29] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[29] CO=$auto$alumacc.cc:474:replace_alu$7217.C[30] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[2] CO=$auto$alumacc.cc:474:replace_alu$7217.C[3] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[30] CO=$auto$alumacc.cc:474:replace_alu$7217.C[31] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[31] CO=$abc$61060$auto$alumacc.cc:491:replace_alu$7219[31] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[3] CO=$auto$alumacc.cc:474:replace_alu$7217.C[4] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[4] CO=$auto$alumacc.cc:474:replace_alu$7217.C[5] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[5] CO=$auto$alumacc.cc:474:replace_alu$7217.C[6] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[6] CO=$auto$alumacc.cc:474:replace_alu$7217.C[7] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[7] CO=$auto$alumacc.cc:474:replace_alu$7217.C[8] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[8] CO=$auto$alumacc.cc:474:replace_alu$7217.C[9] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7217.C[9] CO=$auto$alumacc.cc:474:replace_alu$7217.C[10] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25] CO=$auto$alumacc.cc:474:replace_alu$7228.C[3] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7228.C[3] CO=$auto$alumacc.cc:474:replace_alu$7228.C[4] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7228.C[4] CO=$auto$alumacc.cc:474:replace_alu$7228.C[5] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7228.C[5] CO=$auto$alumacc.cc:474:replace_alu$7228.C[6] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7228.C[6] CO=$auto$alumacc.cc:474:replace_alu$7228.C[7] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7228.C[7] CO=$abc$61060$auto$alumacc.cc:491:replace_alu$7230[7] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[10] CO=$auto$alumacc.cc:474:replace_alu$7233.C[11] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[11] CO=$auto$alumacc.cc:474:replace_alu$7233.C[12] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[12] CO=$auto$alumacc.cc:474:replace_alu$7233.C[13] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[13] CO=$auto$alumacc.cc:474:replace_alu$7233.C[14] I0=$true I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[14] CO=$auto$alumacc.cc:474:replace_alu$7233.C[15] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[15] CO=$auto$alumacc.cc:474:replace_alu$7233.C[16] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[16] CO=$auto$alumacc.cc:474:replace_alu$7233.C[17] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[17] CO=$auto$alumacc.cc:474:replace_alu$7233.C[18] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[18] CO=$auto$alumacc.cc:474:replace_alu$7233.C[19] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[19] CO=$auto$alumacc.cc:474:replace_alu$7233.C[20] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7233.C[2] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[20] CO=$auto$alumacc.cc:474:replace_alu$7233.C[21] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[21] CO=$auto$alumacc.cc:474:replace_alu$7233.C[22] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[22] CO=$auto$alumacc.cc:474:replace_alu$7233.C[23] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[23] CO=$auto$alumacc.cc:474:replace_alu$7233.C[24] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[24] CO=$auto$alumacc.cc:474:replace_alu$7233.C[25] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[25] CO=$auto$alumacc.cc:474:replace_alu$7233.C[26] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[26] CO=$auto$alumacc.cc:474:replace_alu$7233.C[27] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[27] CO=$auto$alumacc.cc:474:replace_alu$7233.C[28] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[28] CO=$auto$alumacc.cc:474:replace_alu$7233.C[29] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[29] CO=$auto$alumacc.cc:474:replace_alu$7233.C[30] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[2] CO=$auto$alumacc.cc:474:replace_alu$7233.C[3] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[30] CO=$auto$alumacc.cc:474:replace_alu$7233.C[31] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[31] CO=$abc$61060$auto$alumacc.cc:491:replace_alu$7235[31] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[3] CO=$auto$alumacc.cc:474:replace_alu$7233.C[4] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[4] CO=$auto$alumacc.cc:474:replace_alu$7233.C[5] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[5] CO=$auto$alumacc.cc:474:replace_alu$7233.C[6] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[6] CO=$auto$alumacc.cc:474:replace_alu$7233.C[7] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[7] CO=$auto$alumacc.cc:474:replace_alu$7233.C[8] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[8] CO=$auto$alumacc.cc:474:replace_alu$7233.C[9] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7233.C[9] CO=$auto$alumacc.cc:474:replace_alu$7233.C[10] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7246.C[1] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0] I1=reset_cnt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0] I2=reset_cnt[0] I3=$false O=$0\reset_cnt[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7246.C[1] CO=$auto$alumacc.cc:474:replace_alu$7246.C[2] I0=$false I1=reset_cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[1] I3=$auto$alumacc.cc:474:replace_alu$7246.C[1] O=$0\reset_cnt[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7246.C[2] CO=$auto$alumacc.cc:474:replace_alu$7246.C[3] I0=$false I1=reset_cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$7246.C[2] O=$0\reset_cnt[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7246.C[3] CO=$auto$alumacc.cc:474:replace_alu$7246.C[4] I0=$false I1=reset_cnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$7246.C[3] O=$0\reset_cnt[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7246.C[4] CO=$auto$alumacc.cc:474:replace_alu$7246.C[5] I0=$false I1=reset_cnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$7246.C[4] O=$0\reset_cnt[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$7246.C[5] O=$0\reset_cnt[5:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[10] CO=$auto$alumacc.cc:474:replace_alu$7249.C[11] I0=$false I1=clock.counterI[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[10] I3=$auto$alumacc.cc:474:replace_alu$7249.C[10] O=$techmap\clock.$add$clock.v:17$1114_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[11] CO=$auto$alumacc.cc:474:replace_alu$7249.C[12] I0=$false I1=clock.counterI[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[11] I3=$auto$alumacc.cc:474:replace_alu$7249.C[11] O=$techmap\clock.$add$clock.v:17$1114_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[12] CO=$auto$alumacc.cc:474:replace_alu$7249.C[13] I0=$false I1=clock.counterI[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[12] I3=$auto$alumacc.cc:474:replace_alu$7249.C[12] O=$techmap\clock.$add$clock.v:17$1114_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[13] CO=$auto$alumacc.cc:474:replace_alu$7249.C[14] I0=$false I1=clock.counterI[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[13] I3=$auto$alumacc.cc:474:replace_alu$7249.C[13] O=$techmap\clock.$add$clock.v:17$1114_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[14] CO=$auto$alumacc.cc:474:replace_alu$7249.C[15] I0=$false I1=clock.counterI[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[14] I3=$auto$alumacc.cc:474:replace_alu$7249.C[14] O=$techmap\clock.$add$clock.v:17$1114_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[15] CO=$auto$alumacc.cc:474:replace_alu$7249.C[16] I0=$false I1=clock.counterI[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[15] I3=$auto$alumacc.cc:474:replace_alu$7249.C[15] O=$techmap\clock.$add$clock.v:17$1114_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[16] CO=$auto$alumacc.cc:474:replace_alu$7249.C[17] I0=$false I1=clock.counterI[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[16] I3=$auto$alumacc.cc:474:replace_alu$7249.C[16] O=$techmap\clock.$add$clock.v:17$1114_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[17] CO=$auto$alumacc.cc:474:replace_alu$7249.C[18] I0=$false I1=clock.counterI[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[17] I3=$auto$alumacc.cc:474:replace_alu$7249.C[17] O=$techmap\clock.$add$clock.v:17$1114_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[18] CO=$auto$alumacc.cc:474:replace_alu$7249.C[19] I0=$false I1=clock.counterI[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[18] I3=$auto$alumacc.cc:474:replace_alu$7249.C[18] O=$techmap\clock.$add$clock.v:17$1114_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[19] CO=$auto$alumacc.cc:474:replace_alu$7249.C[20] I0=$false I1=clock.counterI[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[19] I3=$auto$alumacc.cc:474:replace_alu$7249.C[19] O=$techmap\clock.$add$clock.v:17$1114_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=clock.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7249.C[2] I0=$false I1=clock.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[1] I3=clock.counterI[0] O=$techmap\clock.$add$clock.v:17$1114_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[20] CO=$auto$alumacc.cc:474:replace_alu$7249.C[21] I0=$false I1=clock.counterI[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[20] I3=$auto$alumacc.cc:474:replace_alu$7249.C[20] O=$techmap\clock.$add$clock.v:17$1114_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[21] CO=$auto$alumacc.cc:474:replace_alu$7249.C[22] I0=$false I1=clock.counterI[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[21] I3=$auto$alumacc.cc:474:replace_alu$7249.C[21] O=$techmap\clock.$add$clock.v:17$1114_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[22] CO=$auto$alumacc.cc:474:replace_alu$7249.C[23] I0=$false I1=clock.counterI[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[22] I3=$auto$alumacc.cc:474:replace_alu$7249.C[22] O=$techmap\clock.$add$clock.v:17$1114_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[23] CO=$auto$alumacc.cc:474:replace_alu$7249.C[24] I0=$false I1=clock.counterI[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[23] I3=$auto$alumacc.cc:474:replace_alu$7249.C[23] O=$techmap\clock.$add$clock.v:17$1114_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[24] CO=$auto$alumacc.cc:474:replace_alu$7249.C[25] I0=$false I1=clock.counterI[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[24] I3=$auto$alumacc.cc:474:replace_alu$7249.C[24] O=$techmap\clock.$add$clock.v:17$1114_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[25] CO=$auto$alumacc.cc:474:replace_alu$7249.C[26] I0=$false I1=clock.counterI[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[25] I3=$auto$alumacc.cc:474:replace_alu$7249.C[25] O=$techmap\clock.$add$clock.v:17$1114_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[26] CO=$auto$alumacc.cc:474:replace_alu$7249.C[27] I0=$false I1=clock.counterI[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[26] I3=$auto$alumacc.cc:474:replace_alu$7249.C[26] O=$techmap\clock.$add$clock.v:17$1114_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[27] CO=$auto$alumacc.cc:474:replace_alu$7249.C[28] I0=$false I1=clock.counterI[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[27] I3=$auto$alumacc.cc:474:replace_alu$7249.C[27] O=$techmap\clock.$add$clock.v:17$1114_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[28] CO=$auto$alumacc.cc:474:replace_alu$7249.C[29] I0=$false I1=clock.counterI[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[28] I3=$auto$alumacc.cc:474:replace_alu$7249.C[28] O=$techmap\clock.$add$clock.v:17$1114_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[29] CO=$auto$alumacc.cc:474:replace_alu$7249.C[30] I0=$false I1=clock.counterI[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[29] I3=$auto$alumacc.cc:474:replace_alu$7249.C[29] O=$techmap\clock.$add$clock.v:17$1114_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[2] CO=$auto$alumacc.cc:474:replace_alu$7249.C[3] I0=$false I1=clock.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7249.C[2] O=$techmap\clock.$add$clock.v:17$1114_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[30] CO=$auto$alumacc.cc:474:replace_alu$7249.C[31] I0=$false I1=clock.counterI[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[30] I3=$auto$alumacc.cc:474:replace_alu$7249.C[30] O=$techmap\clock.$add$clock.v:17$1114_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[31] I3=$auto$alumacc.cc:474:replace_alu$7249.C[31] O=$techmap\clock.$add$clock.v:17$1114_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[3] CO=$auto$alumacc.cc:474:replace_alu$7249.C[4] I0=$false I1=clock.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7249.C[3] O=$techmap\clock.$add$clock.v:17$1114_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[4] CO=$auto$alumacc.cc:474:replace_alu$7249.C[5] I0=$false I1=clock.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7249.C[4] O=$techmap\clock.$add$clock.v:17$1114_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[5] CO=$auto$alumacc.cc:474:replace_alu$7249.C[6] I0=$false I1=clock.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7249.C[5] O=$techmap\clock.$add$clock.v:17$1114_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[6] CO=$auto$alumacc.cc:474:replace_alu$7249.C[7] I0=$false I1=clock.counterI[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7249.C[6] O=$techmap\clock.$add$clock.v:17$1114_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[7] CO=$auto$alumacc.cc:474:replace_alu$7249.C[8] I0=$false I1=clock.counterI[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[7] I3=$auto$alumacc.cc:474:replace_alu$7249.C[7] O=$techmap\clock.$add$clock.v:17$1114_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[8] CO=$auto$alumacc.cc:474:replace_alu$7249.C[9] I0=$false I1=clock.counterI[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[8] I3=$auto$alumacc.cc:474:replace_alu$7249.C[8] O=$techmap\clock.$add$clock.v:17$1114_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7249.C[9] CO=$auto$alumacc.cc:474:replace_alu$7249.C[10] I0=$false I1=clock.counterI[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[9] I3=$auto$alumacc.cc:474:replace_alu$7249.C[9] O=$techmap\clock.$add$clock.v:17$1114_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:17|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[10] CO=$auto$alumacc.cc:474:replace_alu$7252.C[11] I0=$false I1=clock.counterO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[10] I3=$auto$alumacc.cc:474:replace_alu$7252.C[10] O=$techmap\clock.$0\counterO[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[11] CO=$auto$alumacc.cc:474:replace_alu$7252.C[12] I0=$false I1=clock.counterO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[11] I3=$auto$alumacc.cc:474:replace_alu$7252.C[11] O=$techmap\clock.$0\counterO[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[12] CO=$auto$alumacc.cc:474:replace_alu$7252.C[13] I0=$false I1=clock.counterO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[12] I3=$auto$alumacc.cc:474:replace_alu$7252.C[12] O=$techmap\clock.$0\counterO[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[13] CO=$auto$alumacc.cc:474:replace_alu$7252.C[14] I0=$false I1=clock.counterO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[13] I3=$auto$alumacc.cc:474:replace_alu$7252.C[13] O=$techmap\clock.$0\counterO[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[14] CO=$auto$alumacc.cc:474:replace_alu$7252.C[15] I0=$false I1=clock.counterO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[14] I3=$auto$alumacc.cc:474:replace_alu$7252.C[14] O=$techmap\clock.$0\counterO[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[15] CO=$auto$alumacc.cc:474:replace_alu$7252.C[16] I0=$false I1=clock.counterO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[15] I3=$auto$alumacc.cc:474:replace_alu$7252.C[15] O=$techmap\clock.$0\counterO[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[16] CO=$auto$alumacc.cc:474:replace_alu$7252.C[17] I0=$false I1=clock.counterO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[16] I3=$auto$alumacc.cc:474:replace_alu$7252.C[16] O=$techmap\clock.$0\counterO[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[17] CO=$auto$alumacc.cc:474:replace_alu$7252.C[18] I0=$false I1=clock.counterO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[17] I3=$auto$alumacc.cc:474:replace_alu$7252.C[17] O=$techmap\clock.$0\counterO[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[18] CO=$auto$alumacc.cc:474:replace_alu$7252.C[19] I0=$false I1=clock.counterO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[18] I3=$auto$alumacc.cc:474:replace_alu$7252.C[18] O=$techmap\clock.$0\counterO[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[19] CO=$auto$alumacc.cc:474:replace_alu$7252.C[20] I0=$false I1=clock.counterO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[19] I3=$auto$alumacc.cc:474:replace_alu$7252.C[19] O=$techmap\clock.$0\counterO[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pin_8 CO=$auto$alumacc.cc:474:replace_alu$7252.C[2] I0=$false I1=clock.counterO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[1] I3=pin_8 O=$techmap\clock.$0\counterO[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[20] CO=$auto$alumacc.cc:474:replace_alu$7252.C[21] I0=$false I1=clock.counterO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[20] I3=$auto$alumacc.cc:474:replace_alu$7252.C[20] O=$techmap\clock.$0\counterO[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[21] CO=$auto$alumacc.cc:474:replace_alu$7252.C[22] I0=$false I1=clock.counterO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[21] I3=$auto$alumacc.cc:474:replace_alu$7252.C[21] O=$techmap\clock.$0\counterO[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[22] CO=$auto$alumacc.cc:474:replace_alu$7252.C[23] I0=$false I1=clock.counterO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[22] I3=$auto$alumacc.cc:474:replace_alu$7252.C[22] O=$techmap\clock.$0\counterO[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[23] CO=$auto$alumacc.cc:474:replace_alu$7252.C[24] I0=$false I1=clock.counterO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[23] I3=$auto$alumacc.cc:474:replace_alu$7252.C[23] O=$techmap\clock.$0\counterO[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[24] CO=$auto$alumacc.cc:474:replace_alu$7252.C[25] I0=$false I1=clock.counterO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[24] I3=$auto$alumacc.cc:474:replace_alu$7252.C[24] O=$techmap\clock.$0\counterO[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[25] CO=$auto$alumacc.cc:474:replace_alu$7252.C[26] I0=$false I1=clock.counterO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[25] I3=$auto$alumacc.cc:474:replace_alu$7252.C[25] O=$techmap\clock.$0\counterO[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[26] CO=$auto$alumacc.cc:474:replace_alu$7252.C[27] I0=$false I1=clock.counterO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[26] I3=$auto$alumacc.cc:474:replace_alu$7252.C[26] O=$techmap\clock.$0\counterO[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[27] CO=$auto$alumacc.cc:474:replace_alu$7252.C[28] I0=$false I1=clock.counterO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[27] I3=$auto$alumacc.cc:474:replace_alu$7252.C[27] O=$techmap\clock.$0\counterO[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[28] CO=$auto$alumacc.cc:474:replace_alu$7252.C[29] I0=$false I1=clock.counterO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[28] I3=$auto$alumacc.cc:474:replace_alu$7252.C[28] O=$techmap\clock.$0\counterO[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[29] CO=$auto$alumacc.cc:474:replace_alu$7252.C[30] I0=$false I1=clock.counterO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[29] I3=$auto$alumacc.cc:474:replace_alu$7252.C[29] O=$techmap\clock.$0\counterO[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[2] CO=$auto$alumacc.cc:474:replace_alu$7252.C[3] I0=$false I1=clock.counterO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[2] I3=$auto$alumacc.cc:474:replace_alu$7252.C[2] O=$techmap\clock.$0\counterO[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[30] CO=$auto$alumacc.cc:474:replace_alu$7252.C[31] I0=$false I1=clock.counterO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[30] I3=$auto$alumacc.cc:474:replace_alu$7252.C[30] O=$techmap\clock.$0\counterO[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[31] I3=$auto$alumacc.cc:474:replace_alu$7252.C[31] O=$techmap\clock.$0\counterO[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[3] CO=$auto$alumacc.cc:474:replace_alu$7252.C[4] I0=$false I1=clock.counterO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[3] I3=$auto$alumacc.cc:474:replace_alu$7252.C[3] O=$techmap\clock.$0\counterO[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[4] CO=$auto$alumacc.cc:474:replace_alu$7252.C[5] I0=$false I1=clock.counterO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[4] I3=$auto$alumacc.cc:474:replace_alu$7252.C[4] O=$techmap\clock.$0\counterO[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[5] CO=$auto$alumacc.cc:474:replace_alu$7252.C[6] I0=$false I1=clock.counterO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[5] I3=$auto$alumacc.cc:474:replace_alu$7252.C[5] O=$techmap\clock.$0\counterO[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[6] CO=$auto$alumacc.cc:474:replace_alu$7252.C[7] I0=$false I1=clock.counterO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[6] I3=$auto$alumacc.cc:474:replace_alu$7252.C[6] O=$techmap\clock.$0\counterO[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[7] CO=$auto$alumacc.cc:474:replace_alu$7252.C[8] I0=$false I1=clock.counterO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[7] I3=$auto$alumacc.cc:474:replace_alu$7252.C[7] O=$techmap\clock.$0\counterO[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[8] CO=$auto$alumacc.cc:474:replace_alu$7252.C[9] I0=$false I1=clock.counterO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[8] I3=$auto$alumacc.cc:474:replace_alu$7252.C[8] O=$techmap\clock.$0\counterO[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7252.C[9] CO=$auto$alumacc.cc:474:replace_alu$7252.C[10] I0=$false I1=clock.counterO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterO[9] I3=$auto$alumacc.cc:474:replace_alu$7252.C[9] O=$techmap\clock.$0\counterO[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7255.C[1] I0=soc.cpu.reg_pc[1] I1=soc.cpu.latched_compr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[1] I2=soc.cpu.latched_compr I3=$false O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[10] CO=$auto$alumacc.cc:474:replace_alu$7255.C[11] I0=soc.cpu.reg_pc[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[10] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[11] CO=$auto$alumacc.cc:474:replace_alu$7255.C[12] I0=soc.cpu.reg_pc[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[11] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[12] CO=$auto$alumacc.cc:474:replace_alu$7255.C[13] I0=soc.cpu.reg_pc[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[12] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[13] CO=$auto$alumacc.cc:474:replace_alu$7255.C[14] I0=soc.cpu.reg_pc[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[13] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[14] CO=$auto$alumacc.cc:474:replace_alu$7255.C[15] I0=soc.cpu.reg_pc[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[14] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[15] CO=$auto$alumacc.cc:474:replace_alu$7255.C[16] I0=soc.cpu.reg_pc[16] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[16] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[15] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[16] CO=$auto$alumacc.cc:474:replace_alu$7255.C[17] I0=soc.cpu.reg_pc[17] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[17] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[16] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[17] CO=$auto$alumacc.cc:474:replace_alu$7255.C[18] I0=soc.cpu.reg_pc[18] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[18] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[17] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[18] CO=$auto$alumacc.cc:474:replace_alu$7255.C[19] I0=soc.cpu.reg_pc[19] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[18] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[19] CO=$auto$alumacc.cc:474:replace_alu$7255.C[20] I0=soc.cpu.reg_pc[20] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[19] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[1] CO=$auto$alumacc.cc:474:replace_alu$7255.C[2] I0=soc.cpu.reg_pc[2] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7255.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[2] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7255.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7255.C[1] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[20] CO=$auto$alumacc.cc:474:replace_alu$7255.C[21] I0=soc.cpu.reg_pc[21] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[20] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[21] CO=$auto$alumacc.cc:474:replace_alu$7255.C[22] I0=soc.cpu.reg_pc[22] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[21] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[22] CO=$auto$alumacc.cc:474:replace_alu$7255.C[23] I0=soc.cpu.reg_pc[23] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[22] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[23] CO=$auto$alumacc.cc:474:replace_alu$7255.C[24] I0=soc.cpu.reg_pc[24] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[24] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[23] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[24] CO=$auto$alumacc.cc:474:replace_alu$7255.C[25] I0=soc.cpu.reg_pc[25] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[24] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[25] CO=$auto$alumacc.cc:474:replace_alu$7255.C[26] I0=soc.cpu.reg_pc[26] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[26] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[25] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[26] CO=$auto$alumacc.cc:474:replace_alu$7255.C[27] I0=soc.cpu.reg_pc[27] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[27] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[26] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[27] CO=$auto$alumacc.cc:474:replace_alu$7255.C[28] I0=soc.cpu.reg_pc[28] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[28] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[27] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[28] CO=$auto$alumacc.cc:474:replace_alu$7255.C[29] I0=soc.cpu.reg_pc[29] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[29] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[28] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[29] CO=$auto$alumacc.cc:474:replace_alu$7255.C[30] I0=soc.cpu.reg_pc[30] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[30] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[29] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[2] CO=$auto$alumacc.cc:474:replace_alu$7255.C[3] I0=soc.cpu.reg_pc[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[2] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[30] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[3] CO=$auto$alumacc.cc:474:replace_alu$7255.C[4] I0=soc.cpu.reg_pc[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[3] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[4] CO=$auto$alumacc.cc:474:replace_alu$7255.C[5] I0=soc.cpu.reg_pc[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[4] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[5] CO=$auto$alumacc.cc:474:replace_alu$7255.C[6] I0=soc.cpu.reg_pc[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[5] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[6] CO=$auto$alumacc.cc:474:replace_alu$7255.C[7] I0=soc.cpu.reg_pc[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[6] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[7] CO=$auto$alumacc.cc:474:replace_alu$7255.C[8] I0=soc.cpu.reg_pc[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[7] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[8] CO=$auto$alumacc.cc:474:replace_alu$7255.C[9] I0=soc.cpu.reg_pc[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[8] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7255.C[9] CO=$auto$alumacc.cc:474:replace_alu$7255.C[10] I0=soc.cpu.reg_pc[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7255.C[9] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[10] CO=$auto$alumacc.cc:474:replace_alu$7258.C[11] I0=$false I1=soc.cpu.count_cycle[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[10] I3=$auto$alumacc.cc:474:replace_alu$7258.C[10] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[11] CO=$auto$alumacc.cc:474:replace_alu$7258.C[12] I0=$false I1=soc.cpu.count_cycle[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[11] I3=$auto$alumacc.cc:474:replace_alu$7258.C[11] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[12] CO=$auto$alumacc.cc:474:replace_alu$7258.C[13] I0=$false I1=soc.cpu.count_cycle[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[12] I3=$auto$alumacc.cc:474:replace_alu$7258.C[12] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[13] CO=$auto$alumacc.cc:474:replace_alu$7258.C[14] I0=$false I1=soc.cpu.count_cycle[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[13] I3=$auto$alumacc.cc:474:replace_alu$7258.C[13] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[14] CO=$auto$alumacc.cc:474:replace_alu$7258.C[15] I0=$false I1=soc.cpu.count_cycle[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[14] I3=$auto$alumacc.cc:474:replace_alu$7258.C[14] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[15] CO=$auto$alumacc.cc:474:replace_alu$7258.C[16] I0=$false I1=soc.cpu.count_cycle[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[15] I3=$auto$alumacc.cc:474:replace_alu$7258.C[15] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[16] CO=$auto$alumacc.cc:474:replace_alu$7258.C[17] I0=$false I1=soc.cpu.count_cycle[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[16] I3=$auto$alumacc.cc:474:replace_alu$7258.C[16] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[17] CO=$auto$alumacc.cc:474:replace_alu$7258.C[18] I0=$false I1=soc.cpu.count_cycle[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[17] I3=$auto$alumacc.cc:474:replace_alu$7258.C[17] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[18] CO=$auto$alumacc.cc:474:replace_alu$7258.C[19] I0=$false I1=soc.cpu.count_cycle[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[18] I3=$auto$alumacc.cc:474:replace_alu$7258.C[18] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[19] CO=$auto$alumacc.cc:474:replace_alu$7258.C[20] I0=$false I1=soc.cpu.count_cycle[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[19] I3=$auto$alumacc.cc:474:replace_alu$7258.C[19] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle[0] CO=$auto$alumacc.cc:474:replace_alu$7258.C[2] I0=$false I1=soc.cpu.count_cycle[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[1] I3=soc.cpu.count_cycle[0] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[20] CO=$auto$alumacc.cc:474:replace_alu$7258.C[21] I0=$false I1=soc.cpu.count_cycle[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[20] I3=$auto$alumacc.cc:474:replace_alu$7258.C[20] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[21] CO=$auto$alumacc.cc:474:replace_alu$7258.C[22] I0=$false I1=soc.cpu.count_cycle[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[21] I3=$auto$alumacc.cc:474:replace_alu$7258.C[21] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[22] CO=$auto$alumacc.cc:474:replace_alu$7258.C[23] I0=$false I1=soc.cpu.count_cycle[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[22] I3=$auto$alumacc.cc:474:replace_alu$7258.C[22] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[23] CO=$auto$alumacc.cc:474:replace_alu$7258.C[24] I0=$false I1=soc.cpu.count_cycle[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[23] I3=$auto$alumacc.cc:474:replace_alu$7258.C[23] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[24] CO=$auto$alumacc.cc:474:replace_alu$7258.C[25] I0=$false I1=soc.cpu.count_cycle[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[24] I3=$auto$alumacc.cc:474:replace_alu$7258.C[24] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[25] CO=$auto$alumacc.cc:474:replace_alu$7258.C[26] I0=$false I1=soc.cpu.count_cycle[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[25] I3=$auto$alumacc.cc:474:replace_alu$7258.C[25] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[26] CO=$auto$alumacc.cc:474:replace_alu$7258.C[27] I0=$false I1=soc.cpu.count_cycle[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[26] I3=$auto$alumacc.cc:474:replace_alu$7258.C[26] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[27] CO=$auto$alumacc.cc:474:replace_alu$7258.C[28] I0=$false I1=soc.cpu.count_cycle[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[27] I3=$auto$alumacc.cc:474:replace_alu$7258.C[27] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[28] CO=$auto$alumacc.cc:474:replace_alu$7258.C[29] I0=$false I1=soc.cpu.count_cycle[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[28] I3=$auto$alumacc.cc:474:replace_alu$7258.C[28] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[29] CO=$auto$alumacc.cc:474:replace_alu$7258.C[30] I0=$false I1=soc.cpu.count_cycle[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[29] I3=$auto$alumacc.cc:474:replace_alu$7258.C[29] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[2] CO=$auto$alumacc.cc:474:replace_alu$7258.C[3] I0=$false I1=soc.cpu.count_cycle[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[2] I3=$auto$alumacc.cc:474:replace_alu$7258.C[2] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[30] CO=$auto$alumacc.cc:474:replace_alu$7258.C[31] I0=$false I1=soc.cpu.count_cycle[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[30] I3=$auto$alumacc.cc:474:replace_alu$7258.C[30] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[31] CO=$auto$alumacc.cc:474:replace_alu$7258.C[32] I0=$false I1=soc.cpu.count_cycle[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[31] I3=$auto$alumacc.cc:474:replace_alu$7258.C[31] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[32] CO=$auto$alumacc.cc:474:replace_alu$7258.C[33] I0=$false I1=soc.cpu.count_cycle[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[32] I3=$auto$alumacc.cc:474:replace_alu$7258.C[32] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[33] CO=$auto$alumacc.cc:474:replace_alu$7258.C[34] I0=$false I1=soc.cpu.count_cycle[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[33] I3=$auto$alumacc.cc:474:replace_alu$7258.C[33] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[34] CO=$auto$alumacc.cc:474:replace_alu$7258.C[35] I0=$false I1=soc.cpu.count_cycle[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[34] I3=$auto$alumacc.cc:474:replace_alu$7258.C[34] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[35] CO=$auto$alumacc.cc:474:replace_alu$7258.C[36] I0=$false I1=soc.cpu.count_cycle[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[35] I3=$auto$alumacc.cc:474:replace_alu$7258.C[35] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[36] CO=$auto$alumacc.cc:474:replace_alu$7258.C[37] I0=$false I1=soc.cpu.count_cycle[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[36] I3=$auto$alumacc.cc:474:replace_alu$7258.C[36] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[37] CO=$auto$alumacc.cc:474:replace_alu$7258.C[38] I0=$false I1=soc.cpu.count_cycle[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[37] I3=$auto$alumacc.cc:474:replace_alu$7258.C[37] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[38] CO=$auto$alumacc.cc:474:replace_alu$7258.C[39] I0=$false I1=soc.cpu.count_cycle[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[38] I3=$auto$alumacc.cc:474:replace_alu$7258.C[38] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[39] CO=$auto$alumacc.cc:474:replace_alu$7258.C[40] I0=$false I1=soc.cpu.count_cycle[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[39] I3=$auto$alumacc.cc:474:replace_alu$7258.C[39] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[3] CO=$auto$alumacc.cc:474:replace_alu$7258.C[4] I0=$false I1=soc.cpu.count_cycle[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[3] I3=$auto$alumacc.cc:474:replace_alu$7258.C[3] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[40] CO=$auto$alumacc.cc:474:replace_alu$7258.C[41] I0=$false I1=soc.cpu.count_cycle[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[40] I3=$auto$alumacc.cc:474:replace_alu$7258.C[40] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[41] CO=$auto$alumacc.cc:474:replace_alu$7258.C[42] I0=$false I1=soc.cpu.count_cycle[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[41] I3=$auto$alumacc.cc:474:replace_alu$7258.C[41] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[42] CO=$auto$alumacc.cc:474:replace_alu$7258.C[43] I0=$false I1=soc.cpu.count_cycle[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[42] I3=$auto$alumacc.cc:474:replace_alu$7258.C[42] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[43] CO=$auto$alumacc.cc:474:replace_alu$7258.C[44] I0=$false I1=soc.cpu.count_cycle[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[43] I3=$auto$alumacc.cc:474:replace_alu$7258.C[43] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[44] CO=$auto$alumacc.cc:474:replace_alu$7258.C[45] I0=$false I1=soc.cpu.count_cycle[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[44] I3=$auto$alumacc.cc:474:replace_alu$7258.C[44] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[45] CO=$auto$alumacc.cc:474:replace_alu$7258.C[46] I0=$false I1=soc.cpu.count_cycle[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[45] I3=$auto$alumacc.cc:474:replace_alu$7258.C[45] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[46] CO=$auto$alumacc.cc:474:replace_alu$7258.C[47] I0=$false I1=soc.cpu.count_cycle[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[46] I3=$auto$alumacc.cc:474:replace_alu$7258.C[46] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[47] CO=$auto$alumacc.cc:474:replace_alu$7258.C[48] I0=$false I1=soc.cpu.count_cycle[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[47] I3=$auto$alumacc.cc:474:replace_alu$7258.C[47] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[48] CO=$auto$alumacc.cc:474:replace_alu$7258.C[49] I0=$false I1=soc.cpu.count_cycle[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[48] I3=$auto$alumacc.cc:474:replace_alu$7258.C[48] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[49] CO=$auto$alumacc.cc:474:replace_alu$7258.C[50] I0=$false I1=soc.cpu.count_cycle[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[49] I3=$auto$alumacc.cc:474:replace_alu$7258.C[49] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[4] CO=$auto$alumacc.cc:474:replace_alu$7258.C[5] I0=$false I1=soc.cpu.count_cycle[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[4] I3=$auto$alumacc.cc:474:replace_alu$7258.C[4] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[50] CO=$auto$alumacc.cc:474:replace_alu$7258.C[51] I0=$false I1=soc.cpu.count_cycle[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[50] I3=$auto$alumacc.cc:474:replace_alu$7258.C[50] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[51] CO=$auto$alumacc.cc:474:replace_alu$7258.C[52] I0=$false I1=soc.cpu.count_cycle[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[51] I3=$auto$alumacc.cc:474:replace_alu$7258.C[51] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[52] CO=$auto$alumacc.cc:474:replace_alu$7258.C[53] I0=$false I1=soc.cpu.count_cycle[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[52] I3=$auto$alumacc.cc:474:replace_alu$7258.C[52] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[53] CO=$auto$alumacc.cc:474:replace_alu$7258.C[54] I0=$false I1=soc.cpu.count_cycle[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[53] I3=$auto$alumacc.cc:474:replace_alu$7258.C[53] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[54] CO=$auto$alumacc.cc:474:replace_alu$7258.C[55] I0=$false I1=soc.cpu.count_cycle[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[54] I3=$auto$alumacc.cc:474:replace_alu$7258.C[54] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[55] CO=$auto$alumacc.cc:474:replace_alu$7258.C[56] I0=$false I1=soc.cpu.count_cycle[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[55] I3=$auto$alumacc.cc:474:replace_alu$7258.C[55] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[56] CO=$auto$alumacc.cc:474:replace_alu$7258.C[57] I0=$false I1=soc.cpu.count_cycle[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[56] I3=$auto$alumacc.cc:474:replace_alu$7258.C[56] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[57] CO=$auto$alumacc.cc:474:replace_alu$7258.C[58] I0=$false I1=soc.cpu.count_cycle[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[57] I3=$auto$alumacc.cc:474:replace_alu$7258.C[57] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[58] CO=$auto$alumacc.cc:474:replace_alu$7258.C[59] I0=$false I1=soc.cpu.count_cycle[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[58] I3=$auto$alumacc.cc:474:replace_alu$7258.C[58] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[59] CO=$auto$alumacc.cc:474:replace_alu$7258.C[60] I0=$false I1=soc.cpu.count_cycle[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[59] I3=$auto$alumacc.cc:474:replace_alu$7258.C[59] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[5] CO=$auto$alumacc.cc:474:replace_alu$7258.C[6] I0=$false I1=soc.cpu.count_cycle[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[5] I3=$auto$alumacc.cc:474:replace_alu$7258.C[5] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[60] CO=$auto$alumacc.cc:474:replace_alu$7258.C[61] I0=$false I1=soc.cpu.count_cycle[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[60] I3=$auto$alumacc.cc:474:replace_alu$7258.C[60] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[61] CO=$auto$alumacc.cc:474:replace_alu$7258.C[62] I0=$false I1=soc.cpu.count_cycle[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[61] I3=$auto$alumacc.cc:474:replace_alu$7258.C[61] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[62] CO=$auto$alumacc.cc:474:replace_alu$7258.C[63] I0=$false I1=soc.cpu.count_cycle[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[62] I3=$auto$alumacc.cc:474:replace_alu$7258.C[62] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[63] I3=$auto$alumacc.cc:474:replace_alu$7258.C[63] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[6] CO=$auto$alumacc.cc:474:replace_alu$7258.C[7] I0=$false I1=soc.cpu.count_cycle[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[6] I3=$auto$alumacc.cc:474:replace_alu$7258.C[6] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[7] CO=$auto$alumacc.cc:474:replace_alu$7258.C[8] I0=$false I1=soc.cpu.count_cycle[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[7] I3=$auto$alumacc.cc:474:replace_alu$7258.C[7] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[8] CO=$auto$alumacc.cc:474:replace_alu$7258.C[9] I0=$false I1=soc.cpu.count_cycle[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[8] I3=$auto$alumacc.cc:474:replace_alu$7258.C[8] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7258.C[9] CO=$auto$alumacc.cc:474:replace_alu$7258.C[10] I0=$false I1=soc.cpu.count_cycle[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[9] I3=$auto$alumacc.cc:474:replace_alu$7258.C[9] O=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7261.C[1] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0] I1=soc.cpu.compressed_instr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0] I2=soc.cpu.compressed_instr I3=$false O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[10] CO=$auto$alumacc.cc:474:replace_alu$7261.C[11] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[10] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[11] CO=$auto$alumacc.cc:474:replace_alu$7261.C[12] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[11] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[12] CO=$auto$alumacc.cc:474:replace_alu$7261.C[13] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[12] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[13] CO=$auto$alumacc.cc:474:replace_alu$7261.C[14] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[13] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[14] CO=$auto$alumacc.cc:474:replace_alu$7261.C[15] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[14] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[15] CO=$auto$alumacc.cc:474:replace_alu$7261.C[16] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[15] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[16] CO=$auto$alumacc.cc:474:replace_alu$7261.C[17] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[16] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[17] CO=$auto$alumacc.cc:474:replace_alu$7261.C[18] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[17] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[18] CO=$auto$alumacc.cc:474:replace_alu$7261.C[19] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[18] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[19] CO=$auto$alumacc.cc:474:replace_alu$7261.C[20] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[19] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[1] CO=$auto$alumacc.cc:474:replace_alu$7261.C[2] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7261.C[1] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[20] CO=$auto$alumacc.cc:474:replace_alu$7261.C[21] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[20] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[21] CO=$auto$alumacc.cc:474:replace_alu$7261.C[22] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[21] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[22] CO=$auto$alumacc.cc:474:replace_alu$7261.C[23] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[22] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[23] CO=$auto$alumacc.cc:474:replace_alu$7261.C[24] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[23] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[24] CO=$auto$alumacc.cc:474:replace_alu$7261.C[25] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[24] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[25] CO=$auto$alumacc.cc:474:replace_alu$7261.C[26] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[25] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[26] CO=$auto$alumacc.cc:474:replace_alu$7261.C[27] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[26] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[27] CO=$auto$alumacc.cc:474:replace_alu$7261.C[28] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[27] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[28] CO=$auto$alumacc.cc:474:replace_alu$7261.C[29] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[28] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[29] CO=$auto$alumacc.cc:474:replace_alu$7261.C[30] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[29] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[2] CO=$auto$alumacc.cc:474:replace_alu$7261.C[3] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[2] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$61060$new_n5776_ I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30] I2=$abc$61060$new_n5652_ I3=$auto$alumacc.cc:474:replace_alu$7261.C[30] O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101011101
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[3] CO=$auto$alumacc.cc:474:replace_alu$7261.C[4] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[3] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[4] CO=$auto$alumacc.cc:474:replace_alu$7261.C[5] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[4] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[5] CO=$auto$alumacc.cc:474:replace_alu$7261.C[6] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[5] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[6] CO=$auto$alumacc.cc:474:replace_alu$7261.C[7] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[6] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[7] CO=$auto$alumacc.cc:474:replace_alu$7261.C[8] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[7] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[8] CO=$auto$alumacc.cc:474:replace_alu$7261.C[9] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[8] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7261.C[9] CO=$auto$alumacc.cc:474:replace_alu$7261.C[10] I0=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7261.C[9] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[10] CO=$auto$alumacc.cc:474:replace_alu$7264.C[11] I0=$false I1=soc.cpu.count_instr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[10] I3=$auto$alumacc.cc:474:replace_alu$7264.C[10] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[11] CO=$auto$alumacc.cc:474:replace_alu$7264.C[12] I0=$false I1=soc.cpu.count_instr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[11] I3=$auto$alumacc.cc:474:replace_alu$7264.C[11] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[12] CO=$auto$alumacc.cc:474:replace_alu$7264.C[13] I0=$false I1=soc.cpu.count_instr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[12] I3=$auto$alumacc.cc:474:replace_alu$7264.C[12] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[13] CO=$auto$alumacc.cc:474:replace_alu$7264.C[14] I0=$false I1=soc.cpu.count_instr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[13] I3=$auto$alumacc.cc:474:replace_alu$7264.C[13] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[14] CO=$auto$alumacc.cc:474:replace_alu$7264.C[15] I0=$false I1=soc.cpu.count_instr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[14] I3=$auto$alumacc.cc:474:replace_alu$7264.C[14] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[15] CO=$auto$alumacc.cc:474:replace_alu$7264.C[16] I0=$false I1=soc.cpu.count_instr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[15] I3=$auto$alumacc.cc:474:replace_alu$7264.C[15] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[16] CO=$auto$alumacc.cc:474:replace_alu$7264.C[17] I0=$false I1=soc.cpu.count_instr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[16] I3=$auto$alumacc.cc:474:replace_alu$7264.C[16] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[17] CO=$auto$alumacc.cc:474:replace_alu$7264.C[18] I0=$false I1=soc.cpu.count_instr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[17] I3=$auto$alumacc.cc:474:replace_alu$7264.C[17] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[18] CO=$auto$alumacc.cc:474:replace_alu$7264.C[19] I0=$false I1=soc.cpu.count_instr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[18] I3=$auto$alumacc.cc:474:replace_alu$7264.C[18] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[19] CO=$auto$alumacc.cc:474:replace_alu$7264.C[20] I0=$false I1=soc.cpu.count_instr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[19] I3=$auto$alumacc.cc:474:replace_alu$7264.C[19] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr[0] CO=$auto$alumacc.cc:474:replace_alu$7264.C[2] I0=$false I1=soc.cpu.count_instr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[1] I3=soc.cpu.count_instr[0] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[20] CO=$auto$alumacc.cc:474:replace_alu$7264.C[21] I0=$false I1=soc.cpu.count_instr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[20] I3=$auto$alumacc.cc:474:replace_alu$7264.C[20] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[21] CO=$auto$alumacc.cc:474:replace_alu$7264.C[22] I0=$false I1=soc.cpu.count_instr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[21] I3=$auto$alumacc.cc:474:replace_alu$7264.C[21] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[22] CO=$auto$alumacc.cc:474:replace_alu$7264.C[23] I0=$false I1=soc.cpu.count_instr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[22] I3=$auto$alumacc.cc:474:replace_alu$7264.C[22] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[23] CO=$auto$alumacc.cc:474:replace_alu$7264.C[24] I0=$false I1=soc.cpu.count_instr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[23] I3=$auto$alumacc.cc:474:replace_alu$7264.C[23] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[24] CO=$auto$alumacc.cc:474:replace_alu$7264.C[25] I0=$false I1=soc.cpu.count_instr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[24] I3=$auto$alumacc.cc:474:replace_alu$7264.C[24] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[25] CO=$auto$alumacc.cc:474:replace_alu$7264.C[26] I0=$false I1=soc.cpu.count_instr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[25] I3=$auto$alumacc.cc:474:replace_alu$7264.C[25] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[26] CO=$auto$alumacc.cc:474:replace_alu$7264.C[27] I0=$false I1=soc.cpu.count_instr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[26] I3=$auto$alumacc.cc:474:replace_alu$7264.C[26] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[27] CO=$auto$alumacc.cc:474:replace_alu$7264.C[28] I0=$false I1=soc.cpu.count_instr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[27] I3=$auto$alumacc.cc:474:replace_alu$7264.C[27] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[28] CO=$auto$alumacc.cc:474:replace_alu$7264.C[29] I0=$false I1=soc.cpu.count_instr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[28] I3=$auto$alumacc.cc:474:replace_alu$7264.C[28] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[29] CO=$auto$alumacc.cc:474:replace_alu$7264.C[30] I0=$false I1=soc.cpu.count_instr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[29] I3=$auto$alumacc.cc:474:replace_alu$7264.C[29] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[2] CO=$auto$alumacc.cc:474:replace_alu$7264.C[3] I0=$false I1=soc.cpu.count_instr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[2] I3=$auto$alumacc.cc:474:replace_alu$7264.C[2] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[30] CO=$auto$alumacc.cc:474:replace_alu$7264.C[31] I0=$false I1=soc.cpu.count_instr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[30] I3=$auto$alumacc.cc:474:replace_alu$7264.C[30] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[31] CO=$auto$alumacc.cc:474:replace_alu$7264.C[32] I0=$false I1=soc.cpu.count_instr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[31] I3=$auto$alumacc.cc:474:replace_alu$7264.C[31] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[32] CO=$auto$alumacc.cc:474:replace_alu$7264.C[33] I0=$false I1=soc.cpu.count_instr[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[32] I3=$auto$alumacc.cc:474:replace_alu$7264.C[32] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[33] CO=$auto$alumacc.cc:474:replace_alu$7264.C[34] I0=$false I1=soc.cpu.count_instr[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[33] I3=$auto$alumacc.cc:474:replace_alu$7264.C[33] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[34] CO=$auto$alumacc.cc:474:replace_alu$7264.C[35] I0=$false I1=soc.cpu.count_instr[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[34] I3=$auto$alumacc.cc:474:replace_alu$7264.C[34] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[35] CO=$auto$alumacc.cc:474:replace_alu$7264.C[36] I0=$false I1=soc.cpu.count_instr[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[35] I3=$auto$alumacc.cc:474:replace_alu$7264.C[35] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[36] CO=$auto$alumacc.cc:474:replace_alu$7264.C[37] I0=$false I1=soc.cpu.count_instr[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[36] I3=$auto$alumacc.cc:474:replace_alu$7264.C[36] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[37] CO=$auto$alumacc.cc:474:replace_alu$7264.C[38] I0=$false I1=soc.cpu.count_instr[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[37] I3=$auto$alumacc.cc:474:replace_alu$7264.C[37] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[38] CO=$auto$alumacc.cc:474:replace_alu$7264.C[39] I0=$false I1=soc.cpu.count_instr[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[38] I3=$auto$alumacc.cc:474:replace_alu$7264.C[38] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[39] CO=$auto$alumacc.cc:474:replace_alu$7264.C[40] I0=$false I1=soc.cpu.count_instr[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[39] I3=$auto$alumacc.cc:474:replace_alu$7264.C[39] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[3] CO=$auto$alumacc.cc:474:replace_alu$7264.C[4] I0=$false I1=soc.cpu.count_instr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[3] I3=$auto$alumacc.cc:474:replace_alu$7264.C[3] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[40] CO=$auto$alumacc.cc:474:replace_alu$7264.C[41] I0=$false I1=soc.cpu.count_instr[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[40] I3=$auto$alumacc.cc:474:replace_alu$7264.C[40] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[41] CO=$auto$alumacc.cc:474:replace_alu$7264.C[42] I0=$false I1=soc.cpu.count_instr[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[41] I3=$auto$alumacc.cc:474:replace_alu$7264.C[41] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[42] CO=$auto$alumacc.cc:474:replace_alu$7264.C[43] I0=$false I1=soc.cpu.count_instr[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[42] I3=$auto$alumacc.cc:474:replace_alu$7264.C[42] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[43] CO=$auto$alumacc.cc:474:replace_alu$7264.C[44] I0=$false I1=soc.cpu.count_instr[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[43] I3=$auto$alumacc.cc:474:replace_alu$7264.C[43] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[44] CO=$auto$alumacc.cc:474:replace_alu$7264.C[45] I0=$false I1=soc.cpu.count_instr[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[44] I3=$auto$alumacc.cc:474:replace_alu$7264.C[44] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[45] CO=$auto$alumacc.cc:474:replace_alu$7264.C[46] I0=$false I1=soc.cpu.count_instr[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[45] I3=$auto$alumacc.cc:474:replace_alu$7264.C[45] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[46] CO=$auto$alumacc.cc:474:replace_alu$7264.C[47] I0=$false I1=soc.cpu.count_instr[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[46] I3=$auto$alumacc.cc:474:replace_alu$7264.C[46] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[47] CO=$auto$alumacc.cc:474:replace_alu$7264.C[48] I0=$false I1=soc.cpu.count_instr[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[47] I3=$auto$alumacc.cc:474:replace_alu$7264.C[47] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[48] CO=$auto$alumacc.cc:474:replace_alu$7264.C[49] I0=$false I1=soc.cpu.count_instr[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[48] I3=$auto$alumacc.cc:474:replace_alu$7264.C[48] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[49] CO=$auto$alumacc.cc:474:replace_alu$7264.C[50] I0=$false I1=soc.cpu.count_instr[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[49] I3=$auto$alumacc.cc:474:replace_alu$7264.C[49] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[4] CO=$auto$alumacc.cc:474:replace_alu$7264.C[5] I0=$false I1=soc.cpu.count_instr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[4] I3=$auto$alumacc.cc:474:replace_alu$7264.C[4] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[50] CO=$auto$alumacc.cc:474:replace_alu$7264.C[51] I0=$false I1=soc.cpu.count_instr[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[50] I3=$auto$alumacc.cc:474:replace_alu$7264.C[50] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[51] CO=$auto$alumacc.cc:474:replace_alu$7264.C[52] I0=$false I1=soc.cpu.count_instr[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[51] I3=$auto$alumacc.cc:474:replace_alu$7264.C[51] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[52] CO=$auto$alumacc.cc:474:replace_alu$7264.C[53] I0=$false I1=soc.cpu.count_instr[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[52] I3=$auto$alumacc.cc:474:replace_alu$7264.C[52] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[53] CO=$auto$alumacc.cc:474:replace_alu$7264.C[54] I0=$false I1=soc.cpu.count_instr[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[53] I3=$auto$alumacc.cc:474:replace_alu$7264.C[53] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[54] CO=$auto$alumacc.cc:474:replace_alu$7264.C[55] I0=$false I1=soc.cpu.count_instr[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[54] I3=$auto$alumacc.cc:474:replace_alu$7264.C[54] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[55] CO=$auto$alumacc.cc:474:replace_alu$7264.C[56] I0=$false I1=soc.cpu.count_instr[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[55] I3=$auto$alumacc.cc:474:replace_alu$7264.C[55] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[56] CO=$auto$alumacc.cc:474:replace_alu$7264.C[57] I0=$false I1=soc.cpu.count_instr[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[56] I3=$auto$alumacc.cc:474:replace_alu$7264.C[56] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[57] CO=$auto$alumacc.cc:474:replace_alu$7264.C[58] I0=$false I1=soc.cpu.count_instr[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[57] I3=$auto$alumacc.cc:474:replace_alu$7264.C[57] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[58] CO=$auto$alumacc.cc:474:replace_alu$7264.C[59] I0=$false I1=soc.cpu.count_instr[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[58] I3=$auto$alumacc.cc:474:replace_alu$7264.C[58] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[59] CO=$auto$alumacc.cc:474:replace_alu$7264.C[60] I0=$false I1=soc.cpu.count_instr[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[59] I3=$auto$alumacc.cc:474:replace_alu$7264.C[59] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[5] CO=$auto$alumacc.cc:474:replace_alu$7264.C[6] I0=$false I1=soc.cpu.count_instr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[5] I3=$auto$alumacc.cc:474:replace_alu$7264.C[5] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[60] CO=$auto$alumacc.cc:474:replace_alu$7264.C[61] I0=$false I1=soc.cpu.count_instr[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[60] I3=$auto$alumacc.cc:474:replace_alu$7264.C[60] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[61] CO=$auto$alumacc.cc:474:replace_alu$7264.C[62] I0=$false I1=soc.cpu.count_instr[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[61] I3=$auto$alumacc.cc:474:replace_alu$7264.C[61] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[62] CO=$auto$alumacc.cc:474:replace_alu$7264.C[63] I0=$false I1=soc.cpu.count_instr[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[62] I3=$auto$alumacc.cc:474:replace_alu$7264.C[62] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[63] I3=$auto$alumacc.cc:474:replace_alu$7264.C[63] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[6] CO=$auto$alumacc.cc:474:replace_alu$7264.C[7] I0=$false I1=soc.cpu.count_instr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[6] I3=$auto$alumacc.cc:474:replace_alu$7264.C[6] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[7] CO=$auto$alumacc.cc:474:replace_alu$7264.C[8] I0=$false I1=soc.cpu.count_instr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[7] I3=$auto$alumacc.cc:474:replace_alu$7264.C[7] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[8] CO=$auto$alumacc.cc:474:replace_alu$7264.C[9] I0=$false I1=soc.cpu.count_instr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[8] I3=$auto$alumacc.cc:474:replace_alu$7264.C[8] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7264.C[9] CO=$auto$alumacc.cc:474:replace_alu$7264.C[10] I0=$false I1=soc.cpu.count_instr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[9] I3=$auto$alumacc.cc:474:replace_alu$7264.C[9] O=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7267.C[1] I0=soc.cpu.decoded_imm_uj[0] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7267.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_ I1=soc.cpu.decoded_imm_uj[0] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7267.BB[0] I3=$false O=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100001111000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[10] CO=$auto$alumacc.cc:474:replace_alu$7267.C[11] I0=soc.cpu.decoded_imm_uj[10] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[10] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9] I3=$auto$alumacc.cc:474:replace_alu$7267.C[10] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[11] CO=$auto$alumacc.cc:474:replace_alu$7267.C[12] I0=soc.cpu.decoded_imm_uj[11] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[11] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10] I3=$auto$alumacc.cc:474:replace_alu$7267.C[11] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[12] CO=$auto$alumacc.cc:474:replace_alu$7267.C[13] I0=soc.cpu.decoded_imm_uj[12] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[12] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11] I3=$auto$alumacc.cc:474:replace_alu$7267.C[12] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[13] CO=$auto$alumacc.cc:474:replace_alu$7267.C[14] I0=soc.cpu.decoded_imm_uj[13] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[13] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12] I3=$auto$alumacc.cc:474:replace_alu$7267.C[13] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[14] CO=$auto$alumacc.cc:474:replace_alu$7267.C[15] I0=soc.cpu.decoded_imm_uj[14] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[14] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13] I3=$auto$alumacc.cc:474:replace_alu$7267.C[14] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[15] CO=$auto$alumacc.cc:474:replace_alu$7267.C[16] I0=soc.cpu.decoded_imm_uj[15] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[15] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14] I3=$auto$alumacc.cc:474:replace_alu$7267.C[15] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[16] CO=$auto$alumacc.cc:474:replace_alu$7267.C[17] I0=soc.cpu.decoded_imm_uj[16] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[16] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15] I3=$auto$alumacc.cc:474:replace_alu$7267.C[16] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[17] CO=$auto$alumacc.cc:474:replace_alu$7267.C[18] I0=soc.cpu.decoded_imm_uj[17] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[17] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16] I3=$auto$alumacc.cc:474:replace_alu$7267.C[17] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[18] CO=$auto$alumacc.cc:474:replace_alu$7267.C[19] I0=soc.cpu.decoded_imm_uj[18] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[18] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17] I3=$auto$alumacc.cc:474:replace_alu$7267.C[18] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[19] CO=$auto$alumacc.cc:474:replace_alu$7267.C[20] I0=soc.cpu.decoded_imm_uj[19] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[19] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18] I3=$auto$alumacc.cc:474:replace_alu$7267.C[19] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[1] CO=$auto$alumacc.cc:474:replace_alu$7267.C[2] I0=soc.cpu.decoded_imm_uj[1] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[1] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0] I3=$auto$alumacc.cc:474:replace_alu$7267.C[1] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[20] CO=$auto$alumacc.cc:474:replace_alu$7267.C[21] I0=soc.cpu.decoded_imm_uj[20] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[20] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19] I3=$auto$alumacc.cc:474:replace_alu$7267.C[20] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[21] CO=$auto$alumacc.cc:474:replace_alu$7267.C[22] I0=soc.cpu.decoded_imm_uj[21] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[21] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20] I3=$auto$alumacc.cc:474:replace_alu$7267.C[21] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[22] CO=$auto$alumacc.cc:474:replace_alu$7267.C[23] I0=soc.cpu.decoded_imm_uj[22] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[22] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21] I3=$auto$alumacc.cc:474:replace_alu$7267.C[22] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[23] CO=$auto$alumacc.cc:474:replace_alu$7267.C[24] I0=soc.cpu.decoded_imm_uj[23] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[23] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22] I3=$auto$alumacc.cc:474:replace_alu$7267.C[23] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[24] CO=$auto$alumacc.cc:474:replace_alu$7267.C[25] I0=soc.cpu.decoded_imm_uj[24] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[24] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23] I3=$auto$alumacc.cc:474:replace_alu$7267.C[24] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[25] CO=$auto$alumacc.cc:474:replace_alu$7267.C[26] I0=soc.cpu.decoded_imm_uj[25] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[25] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24] I3=$auto$alumacc.cc:474:replace_alu$7267.C[25] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[26] CO=$auto$alumacc.cc:474:replace_alu$7267.C[27] I0=soc.cpu.decoded_imm_uj[26] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[26] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25] I3=$auto$alumacc.cc:474:replace_alu$7267.C[26] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[27] CO=$auto$alumacc.cc:474:replace_alu$7267.C[28] I0=soc.cpu.decoded_imm_uj[27] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[27] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26] I3=$auto$alumacc.cc:474:replace_alu$7267.C[27] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[28] CO=$auto$alumacc.cc:474:replace_alu$7267.C[29] I0=soc.cpu.decoded_imm_uj[28] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[28] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27] I3=$auto$alumacc.cc:474:replace_alu$7267.C[28] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[29] CO=$auto$alumacc.cc:474:replace_alu$7267.C[30] I0=soc.cpu.decoded_imm_uj[29] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[29] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28] I3=$auto$alumacc.cc:474:replace_alu$7267.C[29] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[2] CO=$auto$alumacc.cc:474:replace_alu$7267.C[3] I0=soc.cpu.decoded_imm_uj[2] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[2] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1] I3=$auto$alumacc.cc:474:replace_alu$7267.C[2] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[30] CO=$auto$alumacc.cc:474:replace_alu$7267.C[31] I0=soc.cpu.decoded_imm_uj[30] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[30] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29] I3=$auto$alumacc.cc:474:replace_alu$7267.C[30] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[31] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30] I3=$auto$alumacc.cc:474:replace_alu$7267.C[31] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[3] CO=$auto$alumacc.cc:474:replace_alu$7267.C[4] I0=soc.cpu.decoded_imm_uj[3] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[3] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2] I3=$auto$alumacc.cc:474:replace_alu$7267.C[3] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[4] CO=$auto$alumacc.cc:474:replace_alu$7267.C[5] I0=soc.cpu.decoded_imm_uj[4] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[4] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3] I3=$auto$alumacc.cc:474:replace_alu$7267.C[4] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[5] CO=$auto$alumacc.cc:474:replace_alu$7267.C[6] I0=soc.cpu.decoded_imm_uj[5] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[5] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4] I3=$auto$alumacc.cc:474:replace_alu$7267.C[5] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[6] CO=$auto$alumacc.cc:474:replace_alu$7267.C[7] I0=soc.cpu.decoded_imm_uj[6] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[6] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5] I3=$auto$alumacc.cc:474:replace_alu$7267.C[6] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[7] CO=$auto$alumacc.cc:474:replace_alu$7267.C[8] I0=soc.cpu.decoded_imm_uj[7] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[7] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6] I3=$auto$alumacc.cc:474:replace_alu$7267.C[7] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[8] CO=$auto$alumacc.cc:474:replace_alu$7267.C[9] I0=soc.cpu.decoded_imm_uj[8] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[8] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7] I3=$auto$alumacc.cc:474:replace_alu$7267.C[8] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7267.C[9] CO=$auto$alumacc.cc:474:replace_alu$7267.C[10] I0=soc.cpu.decoded_imm_uj[9] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[9] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8] I3=$auto$alumacc.cc:474:replace_alu$7267.C[9] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7270.C[1] I0=soc.cpu.reg_pc[0] I1=soc.cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[0] I2=soc.cpu.decoded_imm[0] I3=$false O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[10] CO=$auto$alumacc.cc:474:replace_alu$7270.C[11] I0=soc.cpu.reg_pc[10] I1=soc.cpu.decoded_imm[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[10] I2=soc.cpu.decoded_imm[10] I3=$auto$alumacc.cc:474:replace_alu$7270.C[10] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[11] CO=$auto$alumacc.cc:474:replace_alu$7270.C[12] I0=soc.cpu.reg_pc[11] I1=soc.cpu.decoded_imm[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[11] I2=soc.cpu.decoded_imm[11] I3=$auto$alumacc.cc:474:replace_alu$7270.C[11] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[12] CO=$auto$alumacc.cc:474:replace_alu$7270.C[13] I0=soc.cpu.reg_pc[12] I1=soc.cpu.decoded_imm[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[12] I2=soc.cpu.decoded_imm[12] I3=$auto$alumacc.cc:474:replace_alu$7270.C[12] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[13] CO=$auto$alumacc.cc:474:replace_alu$7270.C[14] I0=soc.cpu.reg_pc[13] I1=soc.cpu.decoded_imm[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[13] I2=soc.cpu.decoded_imm[13] I3=$auto$alumacc.cc:474:replace_alu$7270.C[13] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[14] CO=$auto$alumacc.cc:474:replace_alu$7270.C[15] I0=soc.cpu.reg_pc[14] I1=soc.cpu.decoded_imm[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[14] I2=soc.cpu.decoded_imm[14] I3=$auto$alumacc.cc:474:replace_alu$7270.C[14] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[15] CO=$auto$alumacc.cc:474:replace_alu$7270.C[16] I0=soc.cpu.reg_pc[15] I1=soc.cpu.decoded_imm[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[15] I2=soc.cpu.decoded_imm[15] I3=$auto$alumacc.cc:474:replace_alu$7270.C[15] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[16] CO=$auto$alumacc.cc:474:replace_alu$7270.C[17] I0=soc.cpu.reg_pc[16] I1=soc.cpu.decoded_imm[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[16] I2=soc.cpu.decoded_imm[16] I3=$auto$alumacc.cc:474:replace_alu$7270.C[16] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[17] CO=$auto$alumacc.cc:474:replace_alu$7270.C[18] I0=soc.cpu.reg_pc[17] I1=soc.cpu.decoded_imm[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[17] I2=soc.cpu.decoded_imm[17] I3=$auto$alumacc.cc:474:replace_alu$7270.C[17] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[18] CO=$auto$alumacc.cc:474:replace_alu$7270.C[19] I0=soc.cpu.reg_pc[18] I1=soc.cpu.decoded_imm[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[18] I2=soc.cpu.decoded_imm[18] I3=$auto$alumacc.cc:474:replace_alu$7270.C[18] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[19] CO=$auto$alumacc.cc:474:replace_alu$7270.C[20] I0=soc.cpu.reg_pc[19] I1=soc.cpu.decoded_imm[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[19] I2=soc.cpu.decoded_imm[19] I3=$auto$alumacc.cc:474:replace_alu$7270.C[19] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[1] CO=$auto$alumacc.cc:474:replace_alu$7270.C[2] I0=soc.cpu.reg_pc[1] I1=soc.cpu.decoded_imm[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[1] I2=soc.cpu.decoded_imm[1] I3=$auto$alumacc.cc:474:replace_alu$7270.C[1] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[20] CO=$auto$alumacc.cc:474:replace_alu$7270.C[21] I0=soc.cpu.reg_pc[20] I1=soc.cpu.decoded_imm[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[20] I2=soc.cpu.decoded_imm[20] I3=$auto$alumacc.cc:474:replace_alu$7270.C[20] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[21] CO=$auto$alumacc.cc:474:replace_alu$7270.C[22] I0=soc.cpu.reg_pc[21] I1=soc.cpu.decoded_imm[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[21] I2=soc.cpu.decoded_imm[21] I3=$auto$alumacc.cc:474:replace_alu$7270.C[21] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[22] CO=$auto$alumacc.cc:474:replace_alu$7270.C[23] I0=soc.cpu.reg_pc[22] I1=soc.cpu.decoded_imm[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[22] I2=soc.cpu.decoded_imm[22] I3=$auto$alumacc.cc:474:replace_alu$7270.C[22] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[23] CO=$auto$alumacc.cc:474:replace_alu$7270.C[24] I0=soc.cpu.reg_pc[23] I1=soc.cpu.decoded_imm[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[23] I2=soc.cpu.decoded_imm[23] I3=$auto$alumacc.cc:474:replace_alu$7270.C[23] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[24] CO=$auto$alumacc.cc:474:replace_alu$7270.C[25] I0=soc.cpu.reg_pc[24] I1=soc.cpu.decoded_imm[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[24] I2=soc.cpu.decoded_imm[24] I3=$auto$alumacc.cc:474:replace_alu$7270.C[24] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[25] CO=$auto$alumacc.cc:474:replace_alu$7270.C[26] I0=soc.cpu.reg_pc[25] I1=soc.cpu.decoded_imm[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[25] I2=soc.cpu.decoded_imm[25] I3=$auto$alumacc.cc:474:replace_alu$7270.C[25] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[26] CO=$auto$alumacc.cc:474:replace_alu$7270.C[27] I0=soc.cpu.reg_pc[26] I1=soc.cpu.decoded_imm[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[26] I2=soc.cpu.decoded_imm[26] I3=$auto$alumacc.cc:474:replace_alu$7270.C[26] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[27] CO=$auto$alumacc.cc:474:replace_alu$7270.C[28] I0=soc.cpu.reg_pc[27] I1=soc.cpu.decoded_imm[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[27] I2=soc.cpu.decoded_imm[27] I3=$auto$alumacc.cc:474:replace_alu$7270.C[27] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[28] CO=$auto$alumacc.cc:474:replace_alu$7270.C[29] I0=soc.cpu.reg_pc[28] I1=soc.cpu.decoded_imm[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[28] I2=soc.cpu.decoded_imm[28] I3=$auto$alumacc.cc:474:replace_alu$7270.C[28] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[29] CO=$auto$alumacc.cc:474:replace_alu$7270.C[30] I0=soc.cpu.reg_pc[29] I1=soc.cpu.decoded_imm[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[29] I2=soc.cpu.decoded_imm[29] I3=$auto$alumacc.cc:474:replace_alu$7270.C[29] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[2] CO=$auto$alumacc.cc:474:replace_alu$7270.C[3] I0=soc.cpu.reg_pc[2] I1=soc.cpu.decoded_imm[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[2] I2=soc.cpu.decoded_imm[2] I3=$auto$alumacc.cc:474:replace_alu$7270.C[2] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[30] CO=$auto$alumacc.cc:474:replace_alu$7270.C[31] I0=soc.cpu.reg_pc[30] I1=soc.cpu.decoded_imm[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[30] I2=soc.cpu.decoded_imm[30] I3=$auto$alumacc.cc:474:replace_alu$7270.C[30] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[31] I2=soc.cpu.decoded_imm[31] I3=$auto$alumacc.cc:474:replace_alu$7270.C[31] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[3] CO=$auto$alumacc.cc:474:replace_alu$7270.C[4] I0=soc.cpu.reg_pc[3] I1=soc.cpu.decoded_imm[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[3] I2=soc.cpu.decoded_imm[3] I3=$auto$alumacc.cc:474:replace_alu$7270.C[3] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[4] CO=$auto$alumacc.cc:474:replace_alu$7270.C[5] I0=soc.cpu.reg_pc[4] I1=soc.cpu.decoded_imm[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[4] I2=soc.cpu.decoded_imm[4] I3=$auto$alumacc.cc:474:replace_alu$7270.C[4] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[5] CO=$auto$alumacc.cc:474:replace_alu$7270.C[6] I0=soc.cpu.reg_pc[5] I1=soc.cpu.decoded_imm[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[5] I2=soc.cpu.decoded_imm[5] I3=$auto$alumacc.cc:474:replace_alu$7270.C[5] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[6] CO=$auto$alumacc.cc:474:replace_alu$7270.C[7] I0=soc.cpu.reg_pc[6] I1=soc.cpu.decoded_imm[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[6] I2=soc.cpu.decoded_imm[6] I3=$auto$alumacc.cc:474:replace_alu$7270.C[6] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[7] CO=$auto$alumacc.cc:474:replace_alu$7270.C[8] I0=soc.cpu.reg_pc[7] I1=soc.cpu.decoded_imm[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[7] I2=soc.cpu.decoded_imm[7] I3=$auto$alumacc.cc:474:replace_alu$7270.C[7] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[8] CO=$auto$alumacc.cc:474:replace_alu$7270.C[9] I0=soc.cpu.reg_pc[8] I1=soc.cpu.decoded_imm[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[8] I2=soc.cpu.decoded_imm[8] I3=$auto$alumacc.cc:474:replace_alu$7270.C[8] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7270.C[9] CO=$auto$alumacc.cc:474:replace_alu$7270.C[10] I0=soc.cpu.reg_pc[9] I1=soc.cpu.decoded_imm[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[9] I2=soc.cpu.decoded_imm[9] I3=$auto$alumacc.cc:474:replace_alu$7270.C[9] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7273.C[1] I0=soc.cpu.reg_op1[0] I1=soc.cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.decoded_imm[0] I3=$false O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[10] CO=$auto$alumacc.cc:474:replace_alu$7273.C[11] I0=soc.cpu.reg_op1[10] I1=soc.cpu.decoded_imm[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=soc.cpu.decoded_imm[10] I3=$auto$alumacc.cc:474:replace_alu$7273.C[10] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[11] CO=$auto$alumacc.cc:474:replace_alu$7273.C[12] I0=soc.cpu.reg_op1[11] I1=soc.cpu.decoded_imm[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=soc.cpu.decoded_imm[11] I3=$auto$alumacc.cc:474:replace_alu$7273.C[11] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[12] CO=$auto$alumacc.cc:474:replace_alu$7273.C[13] I0=soc.cpu.reg_op1[12] I1=soc.cpu.decoded_imm[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.decoded_imm[12] I3=$auto$alumacc.cc:474:replace_alu$7273.C[12] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[13] CO=$auto$alumacc.cc:474:replace_alu$7273.C[14] I0=soc.cpu.reg_op1[13] I1=soc.cpu.decoded_imm[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.decoded_imm[13] I3=$auto$alumacc.cc:474:replace_alu$7273.C[13] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[14] CO=$auto$alumacc.cc:474:replace_alu$7273.C[15] I0=soc.cpu.reg_op1[14] I1=soc.cpu.decoded_imm[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=soc.cpu.decoded_imm[14] I3=$auto$alumacc.cc:474:replace_alu$7273.C[14] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[15] CO=$auto$alumacc.cc:474:replace_alu$7273.C[16] I0=soc.cpu.reg_op1[15] I1=soc.cpu.decoded_imm[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=soc.cpu.decoded_imm[15] I3=$auto$alumacc.cc:474:replace_alu$7273.C[15] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[16] CO=$auto$alumacc.cc:474:replace_alu$7273.C[17] I0=soc.cpu.reg_op1[16] I1=soc.cpu.decoded_imm[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=soc.cpu.decoded_imm[16] I3=$auto$alumacc.cc:474:replace_alu$7273.C[16] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[17] CO=$auto$alumacc.cc:474:replace_alu$7273.C[18] I0=soc.cpu.reg_op1[17] I1=soc.cpu.decoded_imm[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=soc.cpu.decoded_imm[17] I3=$auto$alumacc.cc:474:replace_alu$7273.C[17] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[18] CO=$auto$alumacc.cc:474:replace_alu$7273.C[19] I0=soc.cpu.reg_op1[18] I1=soc.cpu.decoded_imm[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=soc.cpu.decoded_imm[18] I3=$auto$alumacc.cc:474:replace_alu$7273.C[18] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[19] CO=$auto$alumacc.cc:474:replace_alu$7273.C[20] I0=soc.cpu.reg_op1[19] I1=soc.cpu.decoded_imm[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.decoded_imm[19] I3=$auto$alumacc.cc:474:replace_alu$7273.C[19] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[1] CO=$auto$alumacc.cc:474:replace_alu$7273.C[2] I0=soc.cpu.reg_op1[1] I1=soc.cpu.decoded_imm[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.decoded_imm[1] I3=$auto$alumacc.cc:474:replace_alu$7273.C[1] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[20] CO=$auto$alumacc.cc:474:replace_alu$7273.C[21] I0=soc.cpu.reg_op1[20] I1=soc.cpu.decoded_imm[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=soc.cpu.decoded_imm[20] I3=$auto$alumacc.cc:474:replace_alu$7273.C[20] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[21] CO=$auto$alumacc.cc:474:replace_alu$7273.C[22] I0=soc.cpu.reg_op1[21] I1=soc.cpu.decoded_imm[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=soc.cpu.decoded_imm[21] I3=$auto$alumacc.cc:474:replace_alu$7273.C[21] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[22] CO=$auto$alumacc.cc:474:replace_alu$7273.C[23] I0=soc.cpu.reg_op1[22] I1=soc.cpu.decoded_imm[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=soc.cpu.decoded_imm[22] I3=$auto$alumacc.cc:474:replace_alu$7273.C[22] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[23] CO=$auto$alumacc.cc:474:replace_alu$7273.C[24] I0=soc.cpu.reg_op1[23] I1=soc.cpu.decoded_imm[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=soc.cpu.decoded_imm[23] I3=$auto$alumacc.cc:474:replace_alu$7273.C[23] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[24] CO=$auto$alumacc.cc:474:replace_alu$7273.C[25] I0=soc.cpu.reg_op1[24] I1=soc.cpu.decoded_imm[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.decoded_imm[24] I3=$auto$alumacc.cc:474:replace_alu$7273.C[24] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[25] CO=$auto$alumacc.cc:474:replace_alu$7273.C[26] I0=soc.cpu.reg_op1[25] I1=soc.cpu.decoded_imm[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.decoded_imm[25] I3=$auto$alumacc.cc:474:replace_alu$7273.C[25] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[26] CO=$auto$alumacc.cc:474:replace_alu$7273.C[27] I0=soc.cpu.reg_op1[26] I1=soc.cpu.decoded_imm[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.decoded_imm[26] I3=$auto$alumacc.cc:474:replace_alu$7273.C[26] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[27] CO=$auto$alumacc.cc:474:replace_alu$7273.C[28] I0=soc.cpu.reg_op1[27] I1=soc.cpu.decoded_imm[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=soc.cpu.decoded_imm[27] I3=$auto$alumacc.cc:474:replace_alu$7273.C[27] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[28] CO=$auto$alumacc.cc:474:replace_alu$7273.C[29] I0=soc.cpu.reg_op1[28] I1=soc.cpu.decoded_imm[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=soc.cpu.decoded_imm[28] I3=$auto$alumacc.cc:474:replace_alu$7273.C[28] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[29] CO=$auto$alumacc.cc:474:replace_alu$7273.C[30] I0=soc.cpu.reg_op1[29] I1=soc.cpu.decoded_imm[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=soc.cpu.decoded_imm[29] I3=$auto$alumacc.cc:474:replace_alu$7273.C[29] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[2] CO=$auto$alumacc.cc:474:replace_alu$7273.C[3] I0=soc.cpu.reg_op1[2] I1=soc.cpu.decoded_imm[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=soc.cpu.decoded_imm[2] I3=$auto$alumacc.cc:474:replace_alu$7273.C[2] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[30] CO=$auto$alumacc.cc:474:replace_alu$7273.C[31] I0=soc.cpu.reg_op1[30] I1=soc.cpu.decoded_imm[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=soc.cpu.decoded_imm[30] I3=$auto$alumacc.cc:474:replace_alu$7273.C[30] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.decoded_imm[31] I3=$auto$alumacc.cc:474:replace_alu$7273.C[31] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[3] CO=$auto$alumacc.cc:474:replace_alu$7273.C[4] I0=soc.cpu.reg_op1[3] I1=soc.cpu.decoded_imm[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=soc.cpu.decoded_imm[3] I3=$auto$alumacc.cc:474:replace_alu$7273.C[3] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[4] CO=$auto$alumacc.cc:474:replace_alu$7273.C[5] I0=soc.cpu.reg_op1[4] I1=soc.cpu.decoded_imm[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=soc.cpu.decoded_imm[4] I3=$auto$alumacc.cc:474:replace_alu$7273.C[4] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[5] CO=$auto$alumacc.cc:474:replace_alu$7273.C[6] I0=soc.cpu.reg_op1[5] I1=soc.cpu.decoded_imm[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=soc.cpu.decoded_imm[5] I3=$auto$alumacc.cc:474:replace_alu$7273.C[5] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[6] CO=$auto$alumacc.cc:474:replace_alu$7273.C[7] I0=soc.cpu.reg_op1[6] I1=soc.cpu.decoded_imm[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.decoded_imm[6] I3=$auto$alumacc.cc:474:replace_alu$7273.C[6] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[7] CO=$auto$alumacc.cc:474:replace_alu$7273.C[8] I0=soc.cpu.reg_op1[7] I1=soc.cpu.decoded_imm[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.decoded_imm[7] I3=$auto$alumacc.cc:474:replace_alu$7273.C[7] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[8] CO=$auto$alumacc.cc:474:replace_alu$7273.C[9] I0=soc.cpu.reg_op1[8] I1=soc.cpu.decoded_imm[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.decoded_imm[8] I3=$auto$alumacc.cc:474:replace_alu$7273.C[8] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7273.C[9] CO=$auto$alumacc.cc:474:replace_alu$7273.C[10] I0=soc.cpu.reg_op1[9] I1=soc.cpu.decoded_imm[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.decoded_imm[9] I3=$auto$alumacc.cc:474:replace_alu$7273.C[9] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7276.C[1] I0=soc.cpu.mem_la_firstword_xfer I1=soc.cpu.next_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_firstword_xfer I2=soc.cpu.next_pc[2] I3=$false O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[10] CO=$auto$alumacc.cc:474:replace_alu$7276.C[11] I0=$false I1=soc.cpu.next_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[12] I3=$auto$alumacc.cc:474:replace_alu$7276.C[10] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[11] CO=$auto$alumacc.cc:474:replace_alu$7276.C[12] I0=$false I1=soc.cpu.next_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[13] I3=$auto$alumacc.cc:474:replace_alu$7276.C[11] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[12] CO=$auto$alumacc.cc:474:replace_alu$7276.C[13] I0=$false I1=soc.cpu.next_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[14] I3=$auto$alumacc.cc:474:replace_alu$7276.C[12] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[13] CO=$auto$alumacc.cc:474:replace_alu$7276.C[14] I0=$false I1=soc.cpu.next_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[15] I3=$auto$alumacc.cc:474:replace_alu$7276.C[13] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[14] CO=$auto$alumacc.cc:474:replace_alu$7276.C[15] I0=$false I1=soc.cpu.next_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[16] I3=$auto$alumacc.cc:474:replace_alu$7276.C[14] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[15] CO=$auto$alumacc.cc:474:replace_alu$7276.C[16] I0=$false I1=soc.cpu.next_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[17] I3=$auto$alumacc.cc:474:replace_alu$7276.C[15] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[16] CO=$auto$alumacc.cc:474:replace_alu$7276.C[17] I0=$false I1=soc.cpu.next_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[18] I3=$auto$alumacc.cc:474:replace_alu$7276.C[16] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[17] CO=$auto$alumacc.cc:474:replace_alu$7276.C[18] I0=$false I1=soc.cpu.next_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[19] I3=$auto$alumacc.cc:474:replace_alu$7276.C[17] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[18] CO=$auto$alumacc.cc:474:replace_alu$7276.C[19] I0=$false I1=soc.cpu.next_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[20] I3=$auto$alumacc.cc:474:replace_alu$7276.C[18] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[19] CO=$auto$alumacc.cc:474:replace_alu$7276.C[20] I0=$false I1=soc.cpu.next_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[21] I3=$auto$alumacc.cc:474:replace_alu$7276.C[19] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[1] CO=$auto$alumacc.cc:474:replace_alu$7276.C[2] I0=$false I1=soc.cpu.next_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[3] I3=$auto$alumacc.cc:474:replace_alu$7276.C[1] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[20] CO=$auto$alumacc.cc:474:replace_alu$7276.C[21] I0=$false I1=soc.cpu.next_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[22] I3=$auto$alumacc.cc:474:replace_alu$7276.C[20] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[21] CO=$auto$alumacc.cc:474:replace_alu$7276.C[22] I0=$false I1=soc.cpu.next_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[23] I3=$auto$alumacc.cc:474:replace_alu$7276.C[21] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[22] CO=$auto$alumacc.cc:474:replace_alu$7276.C[23] I0=$false I1=soc.cpu.next_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[24] I3=$auto$alumacc.cc:474:replace_alu$7276.C[22] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[23] CO=$auto$alumacc.cc:474:replace_alu$7276.C[24] I0=$false I1=soc.cpu.next_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[25] I3=$auto$alumacc.cc:474:replace_alu$7276.C[23] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[24] CO=$auto$alumacc.cc:474:replace_alu$7276.C[25] I0=$false I1=soc.cpu.next_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[26] I3=$auto$alumacc.cc:474:replace_alu$7276.C[24] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[25] CO=$auto$alumacc.cc:474:replace_alu$7276.C[26] I0=$false I1=soc.cpu.next_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[27] I3=$auto$alumacc.cc:474:replace_alu$7276.C[25] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[26] CO=$auto$alumacc.cc:474:replace_alu$7276.C[27] I0=$false I1=soc.cpu.next_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[28] I3=$auto$alumacc.cc:474:replace_alu$7276.C[26] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[27] CO=$auto$alumacc.cc:474:replace_alu$7276.C[28] I0=$false I1=soc.cpu.next_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[29] I3=$auto$alumacc.cc:474:replace_alu$7276.C[27] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[28] CO=$auto$alumacc.cc:474:replace_alu$7276.C[29] I0=$false I1=soc.cpu.next_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[30] I3=$auto$alumacc.cc:474:replace_alu$7276.C[28] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_ I1=soc.cpu.reg_op1[31] I2=soc.cpu.next_pc[31] I3=$auto$alumacc.cc:474:replace_alu$7276.C[29] O=soc.cpu.mem_la_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[2] CO=$auto$alumacc.cc:474:replace_alu$7276.C[3] I0=$false I1=soc.cpu.next_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[4] I3=$auto$alumacc.cc:474:replace_alu$7276.C[2] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[3] CO=$auto$alumacc.cc:474:replace_alu$7276.C[4] I0=$false I1=soc.cpu.next_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[5] I3=$auto$alumacc.cc:474:replace_alu$7276.C[3] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[4] CO=$auto$alumacc.cc:474:replace_alu$7276.C[5] I0=$false I1=soc.cpu.next_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[6] I3=$auto$alumacc.cc:474:replace_alu$7276.C[4] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[5] CO=$auto$alumacc.cc:474:replace_alu$7276.C[6] I0=$false I1=soc.cpu.next_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[7] I3=$auto$alumacc.cc:474:replace_alu$7276.C[5] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[6] CO=$auto$alumacc.cc:474:replace_alu$7276.C[7] I0=$false I1=soc.cpu.next_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[8] I3=$auto$alumacc.cc:474:replace_alu$7276.C[6] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[7] CO=$auto$alumacc.cc:474:replace_alu$7276.C[8] I0=$false I1=soc.cpu.next_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[9] I3=$auto$alumacc.cc:474:replace_alu$7276.C[7] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[8] CO=$auto$alumacc.cc:474:replace_alu$7276.C[9] I0=$false I1=soc.cpu.next_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[10] I3=$auto$alumacc.cc:474:replace_alu$7276.C[8] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7276.C[9] CO=$auto$alumacc.cc:474:replace_alu$7276.C[10] I0=$false I1=soc.cpu.next_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[11] I3=$auto$alumacc.cc:474:replace_alu$7276.C[9] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7285.C[1] I0=soc.cpu.reg_op1[0] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[10] CO=$auto$alumacc.cc:474:replace_alu$7285.C[11] I0=soc.cpu.reg_op1[10] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[11] CO=$auto$alumacc.cc:474:replace_alu$7285.C[12] I0=soc.cpu.reg_op1[11] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[12] CO=$auto$alumacc.cc:474:replace_alu$7285.C[13] I0=soc.cpu.reg_op1[12] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[13] CO=$auto$alumacc.cc:474:replace_alu$7285.C[14] I0=soc.cpu.reg_op1[13] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[14] CO=$auto$alumacc.cc:474:replace_alu$7285.C[15] I0=soc.cpu.reg_op1[14] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[15] CO=$auto$alumacc.cc:474:replace_alu$7285.C[16] I0=soc.cpu.reg_op1[15] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[16] CO=$auto$alumacc.cc:474:replace_alu$7285.C[17] I0=soc.cpu.reg_op1[16] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[17] CO=$auto$alumacc.cc:474:replace_alu$7285.C[18] I0=soc.cpu.reg_op1[17] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[18] CO=$auto$alumacc.cc:474:replace_alu$7285.C[19] I0=soc.cpu.reg_op1[18] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[19] CO=$auto$alumacc.cc:474:replace_alu$7285.C[20] I0=soc.cpu.reg_op1[19] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[1] CO=$auto$alumacc.cc:474:replace_alu$7285.C[2] I0=soc.cpu.reg_op1[1] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[20] CO=$auto$alumacc.cc:474:replace_alu$7285.C[21] I0=soc.cpu.reg_op1[20] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[21] CO=$auto$alumacc.cc:474:replace_alu$7285.C[22] I0=soc.cpu.reg_op1[21] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[22] CO=$auto$alumacc.cc:474:replace_alu$7285.C[23] I0=soc.cpu.reg_op1[22] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[23] CO=$auto$alumacc.cc:474:replace_alu$7285.C[24] I0=soc.cpu.reg_op1[23] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[24] CO=$auto$alumacc.cc:474:replace_alu$7285.C[25] I0=soc.cpu.reg_op1[24] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[25] CO=$auto$alumacc.cc:474:replace_alu$7285.C[26] I0=soc.cpu.reg_op1[25] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[26] CO=$auto$alumacc.cc:474:replace_alu$7285.C[27] I0=soc.cpu.reg_op1[26] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[27] CO=$auto$alumacc.cc:474:replace_alu$7285.C[28] I0=soc.cpu.reg_op1[27] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[28] CO=$auto$alumacc.cc:474:replace_alu$7285.C[29] I0=soc.cpu.reg_op1[28] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[29] CO=$auto$alumacc.cc:474:replace_alu$7285.C[30] I0=soc.cpu.reg_op1[29] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[2] CO=$auto$alumacc.cc:474:replace_alu$7285.C[3] I0=soc.cpu.reg_op1[2] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[30] CO=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31] I0=soc.cpu.reg_op1[30] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31] CO=$abc$61060$auto$alumacc.cc:491:replace_alu$7287[31] I0=soc.cpu.reg_op1[31] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31] I3=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31] O=$abc$61060$auto$alumacc.cc:415:extract_cmp_alu$7163[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[3] CO=$auto$alumacc.cc:474:replace_alu$7285.C[4] I0=soc.cpu.reg_op1[3] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[4] CO=$auto$alumacc.cc:474:replace_alu$7285.C[5] I0=soc.cpu.reg_op1[4] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[5] CO=$auto$alumacc.cc:474:replace_alu$7285.C[6] I0=soc.cpu.reg_op1[5] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[6] CO=$auto$alumacc.cc:474:replace_alu$7285.C[7] I0=soc.cpu.reg_op1[6] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[7] CO=$auto$alumacc.cc:474:replace_alu$7285.C[8] I0=soc.cpu.reg_op1[7] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[8] CO=$auto$alumacc.cc:474:replace_alu$7285.C[9] I0=soc.cpu.reg_op1[8] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7285.C[9] CO=$auto$alumacc.cc:474:replace_alu$7285.C[10] I0=soc.cpu.reg_op1[9] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7292.C[1] I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[10] CO=$auto$alumacc.cc:474:replace_alu$7292.C[11] I0=soc.cpu.reg_op1[10] I1=soc.cpu.reg_op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=soc.cpu.reg_op2[10] I3=$auto$alumacc.cc:474:replace_alu$7292.C[10] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[11] CO=$auto$alumacc.cc:474:replace_alu$7292.C[12] I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=soc.cpu.reg_op2[11] I3=$auto$alumacc.cc:474:replace_alu$7292.C[11] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[12] CO=$auto$alumacc.cc:474:replace_alu$7292.C[13] I0=soc.cpu.reg_op1[12] I1=soc.cpu.reg_op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[12] I3=$auto$alumacc.cc:474:replace_alu$7292.C[12] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[13] CO=$auto$alumacc.cc:474:replace_alu$7292.C[14] I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op2[13] I3=$auto$alumacc.cc:474:replace_alu$7292.C[13] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[14] CO=$auto$alumacc.cc:474:replace_alu$7292.C[15] I0=soc.cpu.reg_op1[14] I1=soc.cpu.reg_op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op2[14] I3=$auto$alumacc.cc:474:replace_alu$7292.C[14] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[15] CO=$auto$alumacc.cc:474:replace_alu$7292.C[16] I0=soc.cpu.reg_op1[15] I1=soc.cpu.reg_op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=soc.cpu.reg_op2[15] I3=$auto$alumacc.cc:474:replace_alu$7292.C[15] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[16] CO=$auto$alumacc.cc:474:replace_alu$7292.C[17] I0=soc.cpu.reg_op1[16] I1=soc.cpu.reg_op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[16] I3=$auto$alumacc.cc:474:replace_alu$7292.C[16] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[17] CO=$auto$alumacc.cc:474:replace_alu$7292.C[18] I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op2[17] I3=$auto$alumacc.cc:474:replace_alu$7292.C[17] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[18] CO=$auto$alumacc.cc:474:replace_alu$7292.C[19] I0=soc.cpu.reg_op1[18] I1=soc.cpu.reg_op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op2[18] I3=$auto$alumacc.cc:474:replace_alu$7292.C[18] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[19] CO=$auto$alumacc.cc:474:replace_alu$7292.C[20] I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op2[19] I3=$auto$alumacc.cc:474:replace_alu$7292.C[19] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[1] CO=$auto$alumacc.cc:474:replace_alu$7292.C[2] I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.reg_op2[1] I3=$auto$alumacc.cc:474:replace_alu$7292.C[1] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[20] CO=$auto$alumacc.cc:474:replace_alu$7292.C[21] I0=soc.cpu.reg_op1[20] I1=soc.cpu.reg_op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=soc.cpu.reg_op2[20] I3=$auto$alumacc.cc:474:replace_alu$7292.C[20] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[21] CO=$auto$alumacc.cc:474:replace_alu$7292.C[22] I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op2[21] I3=$auto$alumacc.cc:474:replace_alu$7292.C[21] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[22] CO=$auto$alumacc.cc:474:replace_alu$7292.C[23] I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=soc.cpu.reg_op2[22] I3=$auto$alumacc.cc:474:replace_alu$7292.C[22] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[23] CO=$auto$alumacc.cc:474:replace_alu$7292.C[24] I0=soc.cpu.reg_op1[23] I1=soc.cpu.reg_op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op2[23] I3=$auto$alumacc.cc:474:replace_alu$7292.C[23] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[24] CO=$auto$alumacc.cc:474:replace_alu$7292.C[25] I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op2[24] I3=$auto$alumacc.cc:474:replace_alu$7292.C[24] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[25] CO=$auto$alumacc.cc:474:replace_alu$7292.C[26] I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[25] I3=$auto$alumacc.cc:474:replace_alu$7292.C[25] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[26] CO=$auto$alumacc.cc:474:replace_alu$7292.C[27] I0=soc.cpu.reg_op1[26] I1=soc.cpu.reg_op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op2[26] I3=$auto$alumacc.cc:474:replace_alu$7292.C[26] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[27] CO=$auto$alumacc.cc:474:replace_alu$7292.C[28] I0=soc.cpu.reg_op1[27] I1=soc.cpu.reg_op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=soc.cpu.reg_op2[27] I3=$auto$alumacc.cc:474:replace_alu$7292.C[27] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[28] CO=$auto$alumacc.cc:474:replace_alu$7292.C[29] I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[28] I3=$auto$alumacc.cc:474:replace_alu$7292.C[28] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[29] CO=$auto$alumacc.cc:474:replace_alu$7292.C[30] I0=soc.cpu.reg_op1[29] I1=soc.cpu.reg_op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op2[29] I3=$auto$alumacc.cc:474:replace_alu$7292.C[29] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[2] CO=$auto$alumacc.cc:474:replace_alu$7292.C[3] I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=soc.cpu.reg_op2[2] I3=$auto$alumacc.cc:474:replace_alu$7292.C[2] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[30] CO=$auto$alumacc.cc:474:replace_alu$7292.C[31] I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op2[30] I3=$auto$alumacc.cc:474:replace_alu$7292.C[30] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.reg_op2[31] I3=$auto$alumacc.cc:474:replace_alu$7292.C[31] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[3] CO=$auto$alumacc.cc:474:replace_alu$7292.C[4] I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op2[3] I3=$auto$alumacc.cc:474:replace_alu$7292.C[3] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[4] CO=$auto$alumacc.cc:474:replace_alu$7292.C[5] I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=soc.cpu.reg_op2[4] I3=$auto$alumacc.cc:474:replace_alu$7292.C[4] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[5] CO=$auto$alumacc.cc:474:replace_alu$7292.C[6] I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op2[5] I3=$auto$alumacc.cc:474:replace_alu$7292.C[5] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[6] CO=$auto$alumacc.cc:474:replace_alu$7292.C[7] I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[6] I3=$auto$alumacc.cc:474:replace_alu$7292.C[6] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[7] CO=$auto$alumacc.cc:474:replace_alu$7292.C[8] I0=soc.cpu.reg_op1[7] I1=soc.cpu.reg_op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[7] I3=$auto$alumacc.cc:474:replace_alu$7292.C[7] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[8] CO=$auto$alumacc.cc:474:replace_alu$7292.C[9] I0=soc.cpu.reg_op1[8] I1=soc.cpu.reg_op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op2[8] I3=$auto$alumacc.cc:474:replace_alu$7292.C[8] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7292.C[9] CO=$auto$alumacc.cc:474:replace_alu$7292.C[10] I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.reg_op2[9] I3=$auto$alumacc.cc:474:replace_alu$7292.C[9] O=$abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7295.C[1] I0=soc.cpu.reg_op1[0] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0] I3=$true O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[10] CO=$auto$alumacc.cc:474:replace_alu$7295.C[11] I0=soc.cpu.reg_op1[10] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7295.C[10] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[11] CO=$auto$alumacc.cc:474:replace_alu$7295.C[12] I0=soc.cpu.reg_op1[11] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7295.C[11] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[12] CO=$auto$alumacc.cc:474:replace_alu$7295.C[13] I0=soc.cpu.reg_op1[12] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7295.C[12] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[13] CO=$auto$alumacc.cc:474:replace_alu$7295.C[14] I0=soc.cpu.reg_op1[13] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7295.C[13] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[14] CO=$auto$alumacc.cc:474:replace_alu$7295.C[15] I0=soc.cpu.reg_op1[14] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7295.C[14] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[15] CO=$auto$alumacc.cc:474:replace_alu$7295.C[16] I0=soc.cpu.reg_op1[15] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7295.C[15] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[16] CO=$auto$alumacc.cc:474:replace_alu$7295.C[17] I0=soc.cpu.reg_op1[16] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7295.C[16] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[17] CO=$auto$alumacc.cc:474:replace_alu$7295.C[18] I0=soc.cpu.reg_op1[17] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7295.C[17] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[18] CO=$auto$alumacc.cc:474:replace_alu$7295.C[19] I0=soc.cpu.reg_op1[18] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7295.C[18] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[19] CO=$auto$alumacc.cc:474:replace_alu$7295.C[20] I0=soc.cpu.reg_op1[19] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7295.C[19] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[1] CO=$auto$alumacc.cc:474:replace_alu$7295.C[2] I0=soc.cpu.reg_op1[1] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7295.C[1] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[20] CO=$auto$alumacc.cc:474:replace_alu$7295.C[21] I0=soc.cpu.reg_op1[20] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7295.C[20] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[21] CO=$auto$alumacc.cc:474:replace_alu$7295.C[22] I0=soc.cpu.reg_op1[21] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7295.C[21] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[22] CO=$auto$alumacc.cc:474:replace_alu$7295.C[23] I0=soc.cpu.reg_op1[22] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7295.C[22] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[23] CO=$auto$alumacc.cc:474:replace_alu$7295.C[24] I0=soc.cpu.reg_op1[23] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7295.C[23] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[24] CO=$auto$alumacc.cc:474:replace_alu$7295.C[25] I0=soc.cpu.reg_op1[24] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7295.C[24] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[25] CO=$auto$alumacc.cc:474:replace_alu$7295.C[26] I0=soc.cpu.reg_op1[25] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7295.C[25] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[26] CO=$auto$alumacc.cc:474:replace_alu$7295.C[27] I0=soc.cpu.reg_op1[26] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7295.C[26] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[27] CO=$auto$alumacc.cc:474:replace_alu$7295.C[28] I0=soc.cpu.reg_op1[27] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7295.C[27] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[28] CO=$auto$alumacc.cc:474:replace_alu$7295.C[29] I0=soc.cpu.reg_op1[28] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7295.C[28] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[29] CO=$auto$alumacc.cc:474:replace_alu$7295.C[30] I0=soc.cpu.reg_op1[29] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7295.C[29] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[2] CO=$auto$alumacc.cc:474:replace_alu$7295.C[3] I0=soc.cpu.reg_op1[2] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7295.C[2] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[30] CO=$auto$alumacc.cc:474:replace_alu$7295.C[31] I0=soc.cpu.reg_op1[30] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7295.C[30] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[31] CO=$abc$61060$auto$alumacc.cc:491:replace_alu$7297[31] I0=soc.cpu.reg_op1[31] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31] I3=$auto$alumacc.cc:474:replace_alu$7295.C[31] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[3] CO=$auto$alumacc.cc:474:replace_alu$7295.C[4] I0=soc.cpu.reg_op1[3] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7295.C[3] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[4] CO=$auto$alumacc.cc:474:replace_alu$7295.C[5] I0=soc.cpu.reg_op1[4] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7295.C[4] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[5] CO=$auto$alumacc.cc:474:replace_alu$7295.C[6] I0=soc.cpu.reg_op1[5] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7295.C[5] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[6] CO=$auto$alumacc.cc:474:replace_alu$7295.C[7] I0=soc.cpu.reg_op1[6] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7295.C[6] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[7] CO=$auto$alumacc.cc:474:replace_alu$7295.C[8] I0=soc.cpu.reg_op1[7] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7295.C[7] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[8] CO=$auto$alumacc.cc:474:replace_alu$7295.C[9] I0=soc.cpu.reg_op1[8] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7295.C[8] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7295.C[9] CO=$auto$alumacc.cc:474:replace_alu$7295.C[10] I0=soc.cpu.reg_op1[9] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7295.C[9] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.pcpi_timeout_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7302.C[2] I0=soc.cpu.pcpi_timeout_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[1] I2=$true I3=soc.cpu.pcpi_timeout_counter[0] O=$auto$wreduce.cc:454:run$7009[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[2] CO=$auto$alumacc.cc:474:replace_alu$7302.C[3] I0=soc.cpu.pcpi_timeout_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7302.C[2] O=$auto$wreduce.cc:454:run$7009[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7302.C[3] O=$auto$wreduce.cc:454:run$7009[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[10] CO=$auto$alumacc.cc:474:replace_alu$7305.C[11] I0=soc.cpu.timer[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[10] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[11] CO=$auto$alumacc.cc:474:replace_alu$7305.C[12] I0=soc.cpu.timer[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[11] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[12] CO=$auto$alumacc.cc:474:replace_alu$7305.C[13] I0=soc.cpu.timer[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[12] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[13] CO=$auto$alumacc.cc:474:replace_alu$7305.C[14] I0=soc.cpu.timer[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[13] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[14] CO=$auto$alumacc.cc:474:replace_alu$7305.C[15] I0=soc.cpu.timer[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[14] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[15] CO=$auto$alumacc.cc:474:replace_alu$7305.C[16] I0=soc.cpu.timer[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[15] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[16] CO=$auto$alumacc.cc:474:replace_alu$7305.C[17] I0=soc.cpu.timer[16] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[16] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[17] CO=$auto$alumacc.cc:474:replace_alu$7305.C[18] I0=soc.cpu.timer[17] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[17] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[18] CO=$auto$alumacc.cc:474:replace_alu$7305.C[19] I0=soc.cpu.timer[18] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[18] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[19] CO=$auto$alumacc.cc:474:replace_alu$7305.C[20] I0=soc.cpu.timer[19] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[19] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.timer[0] CO=$auto$alumacc.cc:474:replace_alu$7305.C[2] I0=soc.cpu.timer[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[1] I2=$true I3=soc.cpu.timer[0] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[20] CO=$auto$alumacc.cc:474:replace_alu$7305.C[21] I0=soc.cpu.timer[20] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[20] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[21] CO=$auto$alumacc.cc:474:replace_alu$7305.C[22] I0=soc.cpu.timer[21] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[21] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[22] CO=$auto$alumacc.cc:474:replace_alu$7305.C[23] I0=soc.cpu.timer[22] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[22] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[23] CO=$auto$alumacc.cc:474:replace_alu$7305.C[24] I0=soc.cpu.timer[23] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[23] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[24] CO=$auto$alumacc.cc:474:replace_alu$7305.C[25] I0=soc.cpu.timer[24] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[24] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[25] CO=$auto$alumacc.cc:474:replace_alu$7305.C[26] I0=soc.cpu.timer[25] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[25] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[26] CO=$auto$alumacc.cc:474:replace_alu$7305.C[27] I0=soc.cpu.timer[26] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[26] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[26] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[27] CO=$auto$alumacc.cc:474:replace_alu$7305.C[28] I0=soc.cpu.timer[27] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[27] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[27] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[28] CO=$auto$alumacc.cc:474:replace_alu$7305.C[29] I0=soc.cpu.timer[28] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[28] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[28] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[29] CO=$auto$alumacc.cc:474:replace_alu$7305.C[30] I0=soc.cpu.timer[29] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[29] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[29] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[2] CO=$auto$alumacc.cc:474:replace_alu$7305.C[3] I0=soc.cpu.timer[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[2] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[30] CO=$auto$alumacc.cc:474:replace_alu$7305.C[31] I0=soc.cpu.timer[30] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[30] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[30] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[31] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[31] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[3] CO=$auto$alumacc.cc:474:replace_alu$7305.C[4] I0=soc.cpu.timer[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[3] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[4] CO=$auto$alumacc.cc:474:replace_alu$7305.C[5] I0=soc.cpu.timer[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[4] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[5] CO=$auto$alumacc.cc:474:replace_alu$7305.C[6] I0=soc.cpu.timer[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[5] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[6] CO=$auto$alumacc.cc:474:replace_alu$7305.C[7] I0=soc.cpu.timer[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[6] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[7] CO=$auto$alumacc.cc:474:replace_alu$7305.C[8] I0=soc.cpu.timer[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[7] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[8] CO=$auto$alumacc.cc:474:replace_alu$7305.C[9] I0=soc.cpu.timer[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[8] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[9] CO=$auto$alumacc.cc:474:replace_alu$7305.C[10] I0=soc.cpu.timer[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7305.C[9] O=$abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[10] CO=$auto$alumacc.cc:474:replace_alu$7314.C[11] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7314.C[10] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[11] CO=$auto$alumacc.cc:474:replace_alu$7314.C[12] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7314.C[11] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[12] CO=$auto$alumacc.cc:474:replace_alu$7314.C[13] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7314.C[12] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[13] CO=$auto$alumacc.cc:474:replace_alu$7314.C[14] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7314.C[13] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[14] CO=$auto$alumacc.cc:474:replace_alu$7314.C[15] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7314.C[14] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[15] CO=$auto$alumacc.cc:474:replace_alu$7314.C[16] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7314.C[15] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[16] CO=$auto$alumacc.cc:474:replace_alu$7314.C[17] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7314.C[16] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[17] CO=$auto$alumacc.cc:474:replace_alu$7314.C[18] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7314.C[17] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[18] CO=$auto$alumacc.cc:474:replace_alu$7314.C[19] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7314.C[18] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[19] CO=$auto$alumacc.cc:474:replace_alu$7314.C[20] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7314.C[19] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7314.C[2] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[1] I3=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[0] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[20] CO=$auto$alumacc.cc:474:replace_alu$7314.C[21] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7314.C[20] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[21] CO=$auto$alumacc.cc:474:replace_alu$7314.C[22] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7314.C[21] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[22] CO=$auto$alumacc.cc:474:replace_alu$7314.C[23] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7314.C[22] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[23] CO=$auto$alumacc.cc:474:replace_alu$7314.C[24] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7314.C[23] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[24] CO=$auto$alumacc.cc:474:replace_alu$7314.C[25] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7314.C[24] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[25] CO=$auto$alumacc.cc:474:replace_alu$7314.C[26] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7314.C[25] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[26] CO=$auto$alumacc.cc:474:replace_alu$7314.C[27] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7314.C[26] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[27] CO=$auto$alumacc.cc:474:replace_alu$7314.C[28] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7314.C[27] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[28] CO=$auto$alumacc.cc:474:replace_alu$7314.C[29] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7314.C[28] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[29] CO=$auto$alumacc.cc:474:replace_alu$7314.C[30] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7314.C[29] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[2] CO=$auto$alumacc.cc:474:replace_alu$7314.C[3] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7314.C[2] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[30] CO=$auto$alumacc.cc:474:replace_alu$7314.C[31] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7314.C[30] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_div I1=soc.cpu.pcpi_div.instr_rem I2=soc.cpu.reg_op1[31] I3=$auto$alumacc.cc:474:replace_alu$7314.C[31] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000000010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[3] CO=$auto$alumacc.cc:474:replace_alu$7314.C[4] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7314.C[3] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[4] CO=$auto$alumacc.cc:474:replace_alu$7314.C[5] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7314.C[4] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[5] CO=$auto$alumacc.cc:474:replace_alu$7314.C[6] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7314.C[5] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[6] CO=$auto$alumacc.cc:474:replace_alu$7314.C[7] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7314.C[6] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[7] CO=$auto$alumacc.cc:474:replace_alu$7314.C[8] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7314.C[7] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[8] CO=$auto$alumacc.cc:474:replace_alu$7314.C[9] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7314.C[8] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[9] CO=$auto$alumacc.cc:474:replace_alu$7314.C[10] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7314.C[9] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[10] CO=$auto$alumacc.cc:474:replace_alu$7317.C[11] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7317.C[10] O=$abc$61060$auto$wreduce.cc:454:run$7016[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[11] CO=$auto$alumacc.cc:474:replace_alu$7317.C[12] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7317.C[11] O=$abc$61060$auto$wreduce.cc:454:run$7016[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[12] CO=$auto$alumacc.cc:474:replace_alu$7317.C[13] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7317.C[12] O=$abc$61060$auto$wreduce.cc:454:run$7016[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[13] CO=$auto$alumacc.cc:474:replace_alu$7317.C[14] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7317.C[13] O=$abc$61060$auto$wreduce.cc:454:run$7016[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[14] CO=$auto$alumacc.cc:474:replace_alu$7317.C[15] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7317.C[14] O=$abc$61060$auto$wreduce.cc:454:run$7016[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[15] CO=$auto$alumacc.cc:474:replace_alu$7317.C[16] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7317.C[15] O=$abc$61060$auto$wreduce.cc:454:run$7016[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[16] CO=$auto$alumacc.cc:474:replace_alu$7317.C[17] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7317.C[16] O=$abc$61060$auto$wreduce.cc:454:run$7016[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[17] CO=$auto$alumacc.cc:474:replace_alu$7317.C[18] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7317.C[17] O=$abc$61060$auto$wreduce.cc:454:run$7016[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[18] CO=$auto$alumacc.cc:474:replace_alu$7317.C[19] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7317.C[18] O=$abc$61060$auto$wreduce.cc:454:run$7016[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[19] CO=$auto$alumacc.cc:474:replace_alu$7317.C[20] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7317.C[19] O=$abc$61060$auto$wreduce.cc:454:run$7016[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7317.C[2] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1] I3=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0] O=$abc$61060$auto$wreduce.cc:454:run$7016[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[20] CO=$auto$alumacc.cc:474:replace_alu$7317.C[21] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7317.C[20] O=$abc$61060$auto$wreduce.cc:454:run$7016[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[21] CO=$auto$alumacc.cc:474:replace_alu$7317.C[22] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7317.C[21] O=$abc$61060$auto$wreduce.cc:454:run$7016[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[22] CO=$auto$alumacc.cc:474:replace_alu$7317.C[23] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7317.C[22] O=$abc$61060$auto$wreduce.cc:454:run$7016[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[23] CO=$auto$alumacc.cc:474:replace_alu$7317.C[24] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7317.C[23] O=$abc$61060$auto$wreduce.cc:454:run$7016[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[24] CO=$auto$alumacc.cc:474:replace_alu$7317.C[25] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7317.C[24] O=$abc$61060$auto$wreduce.cc:454:run$7016[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[25] CO=$auto$alumacc.cc:474:replace_alu$7317.C[26] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7317.C[25] O=$abc$61060$auto$wreduce.cc:454:run$7016[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[26] CO=$auto$alumacc.cc:474:replace_alu$7317.C[27] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7317.C[26] O=$abc$61060$auto$wreduce.cc:454:run$7016[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[27] CO=$auto$alumacc.cc:474:replace_alu$7317.C[28] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7317.C[27] O=$abc$61060$auto$wreduce.cc:454:run$7016[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[28] CO=$auto$alumacc.cc:474:replace_alu$7317.C[29] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7317.C[28] O=$abc$61060$auto$wreduce.cc:454:run$7016[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[29] CO=$auto$alumacc.cc:474:replace_alu$7317.C[30] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7317.C[29] O=$abc$61060$auto$wreduce.cc:454:run$7016[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[2] CO=$auto$alumacc.cc:474:replace_alu$7317.C[3] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7317.C[2] O=$abc$61060$auto$wreduce.cc:454:run$7016[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[30] CO=$auto$alumacc.cc:474:replace_alu$7317.C[31] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7317.C[30] O=$abc$61060$auto$wreduce.cc:454:run$7016[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31] I3=$auto$alumacc.cc:474:replace_alu$7317.C[31] O=$abc$61060$auto$wreduce.cc:454:run$7016[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[3] CO=$auto$alumacc.cc:474:replace_alu$7317.C[4] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7317.C[3] O=$abc$61060$auto$wreduce.cc:454:run$7016[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[4] CO=$auto$alumacc.cc:474:replace_alu$7317.C[5] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7317.C[4] O=$abc$61060$auto$wreduce.cc:454:run$7016[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[5] CO=$auto$alumacc.cc:474:replace_alu$7317.C[6] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7317.C[5] O=$abc$61060$auto$wreduce.cc:454:run$7016[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[6] CO=$auto$alumacc.cc:474:replace_alu$7317.C[7] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7317.C[6] O=$abc$61060$auto$wreduce.cc:454:run$7016[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[7] CO=$auto$alumacc.cc:474:replace_alu$7317.C[8] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7317.C[7] O=$abc$61060$auto$wreduce.cc:454:run$7016[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[8] CO=$auto$alumacc.cc:474:replace_alu$7317.C[9] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7317.C[8] O=$abc$61060$auto$wreduce.cc:454:run$7016[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[9] CO=$auto$alumacc.cc:474:replace_alu$7317.C[10] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7317.C[9] O=$abc$61060$auto$wreduce.cc:454:run$7016[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[10] CO=$auto$alumacc.cc:474:replace_alu$7320.C[11] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7320.C[10] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[11] CO=$auto$alumacc.cc:474:replace_alu$7320.C[12] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7320.C[11] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[12] CO=$auto$alumacc.cc:474:replace_alu$7320.C[13] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7320.C[12] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[13] CO=$auto$alumacc.cc:474:replace_alu$7320.C[14] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7320.C[13] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[14] CO=$auto$alumacc.cc:474:replace_alu$7320.C[15] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7320.C[14] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[15] CO=$auto$alumacc.cc:474:replace_alu$7320.C[16] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7320.C[15] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[16] CO=$auto$alumacc.cc:474:replace_alu$7320.C[17] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7320.C[16] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[17] CO=$auto$alumacc.cc:474:replace_alu$7320.C[18] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7320.C[17] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[18] CO=$auto$alumacc.cc:474:replace_alu$7320.C[19] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7320.C[18] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[19] CO=$auto$alumacc.cc:474:replace_alu$7320.C[20] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7320.C[19] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7320.C[2] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[1] I3=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[0] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[20] CO=$auto$alumacc.cc:474:replace_alu$7320.C[21] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7320.C[20] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[21] CO=$auto$alumacc.cc:474:replace_alu$7320.C[22] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7320.C[21] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[22] CO=$auto$alumacc.cc:474:replace_alu$7320.C[23] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7320.C[22] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[23] CO=$auto$alumacc.cc:474:replace_alu$7320.C[24] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7320.C[23] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[24] CO=$auto$alumacc.cc:474:replace_alu$7320.C[25] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7320.C[24] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[25] CO=$auto$alumacc.cc:474:replace_alu$7320.C[26] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7320.C[25] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[26] CO=$auto$alumacc.cc:474:replace_alu$7320.C[27] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7320.C[26] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[27] CO=$auto$alumacc.cc:474:replace_alu$7320.C[28] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7320.C[27] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[28] CO=$auto$alumacc.cc:474:replace_alu$7320.C[29] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7320.C[28] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[29] CO=$auto$alumacc.cc:474:replace_alu$7320.C[30] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7320.C[29] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[2] CO=$auto$alumacc.cc:474:replace_alu$7320.C[3] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7320.C[2] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[30] CO=$auto$alumacc.cc:474:replace_alu$7320.C[31] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7320.C[30] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.outsign I1=soc.cpu.pcpi_div.quotient[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7320.C[31] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001110011001
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[3] CO=$auto$alumacc.cc:474:replace_alu$7320.C[4] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7320.C[3] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[4] CO=$auto$alumacc.cc:474:replace_alu$7320.C[5] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7320.C[4] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[5] CO=$auto$alumacc.cc:474:replace_alu$7320.C[6] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7320.C[5] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[6] CO=$auto$alumacc.cc:474:replace_alu$7320.C[7] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7320.C[6] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[7] CO=$auto$alumacc.cc:474:replace_alu$7320.C[8] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7320.C[7] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[8] CO=$auto$alumacc.cc:474:replace_alu$7320.C[9] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7320.C[8] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7320.C[9] CO=$auto$alumacc.cc:474:replace_alu$7320.C[10] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7320.C[9] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[10] CO=$auto$alumacc.cc:474:replace_alu$7323.C[11] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7323.C[10] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[11] CO=$auto$alumacc.cc:474:replace_alu$7323.C[12] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7323.C[11] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[12] CO=$auto$alumacc.cc:474:replace_alu$7323.C[13] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7323.C[12] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[13] CO=$auto$alumacc.cc:474:replace_alu$7323.C[14] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7323.C[13] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[14] CO=$auto$alumacc.cc:474:replace_alu$7323.C[15] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7323.C[14] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[15] CO=$auto$alumacc.cc:474:replace_alu$7323.C[16] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7323.C[15] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[16] CO=$auto$alumacc.cc:474:replace_alu$7323.C[17] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7323.C[16] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[17] CO=$auto$alumacc.cc:474:replace_alu$7323.C[18] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7323.C[17] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[18] CO=$auto$alumacc.cc:474:replace_alu$7323.C[19] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7323.C[18] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[19] CO=$auto$alumacc.cc:474:replace_alu$7323.C[20] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7323.C[19] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7323.C[2] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[1] I3=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[0] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[20] CO=$auto$alumacc.cc:474:replace_alu$7323.C[21] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7323.C[20] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[21] CO=$auto$alumacc.cc:474:replace_alu$7323.C[22] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7323.C[21] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[22] CO=$auto$alumacc.cc:474:replace_alu$7323.C[23] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7323.C[22] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[23] CO=$auto$alumacc.cc:474:replace_alu$7323.C[24] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7323.C[23] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[24] CO=$auto$alumacc.cc:474:replace_alu$7323.C[25] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7323.C[24] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[25] CO=$auto$alumacc.cc:474:replace_alu$7323.C[26] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7323.C[25] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[26] CO=$auto$alumacc.cc:474:replace_alu$7323.C[27] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7323.C[26] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[27] CO=$auto$alumacc.cc:474:replace_alu$7323.C[28] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7323.C[27] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[28] CO=$auto$alumacc.cc:474:replace_alu$7323.C[29] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7323.C[28] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[29] CO=$auto$alumacc.cc:474:replace_alu$7323.C[30] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7323.C[29] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[2] CO=$auto$alumacc.cc:474:replace_alu$7323.C[3] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7323.C[2] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[30] CO=$auto$alumacc.cc:474:replace_alu$7323.C[31] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7323.C[30] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.outsign I1=soc.cpu.pcpi_div.dividend[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7323.C[31] O=$abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001110011001
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[3] CO=$auto$alumacc.cc:474:replace_alu$7323.C[4] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7323.C[3] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[4] CO=$auto$alumacc.cc:474:replace_alu$7323.C[5] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7323.C[4] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[5] CO=$auto$alumacc.cc:474:replace_alu$7323.C[6] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7323.C[5] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[6] CO=$auto$alumacc.cc:474:replace_alu$7323.C[7] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7323.C[6] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[7] CO=$auto$alumacc.cc:474:replace_alu$7323.C[8] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7323.C[7] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[8] CO=$auto$alumacc.cc:474:replace_alu$7323.C[9] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7323.C[8] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7323.C[9] CO=$auto$alumacc.cc:474:replace_alu$7323.C[10] I0=$false I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7323.C[9] O=$abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7326.C[1] I0=soc.cpu.pcpi_div.dividend[0] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[0] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[0] I3=$true O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[10] CO=$auto$alumacc.cc:474:replace_alu$7326.C[11] I0=soc.cpu.pcpi_div.dividend[10] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[10] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7326.C[10] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[11] CO=$auto$alumacc.cc:474:replace_alu$7326.C[12] I0=soc.cpu.pcpi_div.dividend[11] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[11] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7326.C[11] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[12] CO=$auto$alumacc.cc:474:replace_alu$7326.C[13] I0=soc.cpu.pcpi_div.dividend[12] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[12] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7326.C[12] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[13] CO=$auto$alumacc.cc:474:replace_alu$7326.C[14] I0=soc.cpu.pcpi_div.dividend[13] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[13] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7326.C[13] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[14] CO=$auto$alumacc.cc:474:replace_alu$7326.C[15] I0=soc.cpu.pcpi_div.dividend[14] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[14] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7326.C[14] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[15] CO=$auto$alumacc.cc:474:replace_alu$7326.C[16] I0=soc.cpu.pcpi_div.dividend[15] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[15] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7326.C[15] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[16] CO=$auto$alumacc.cc:474:replace_alu$7326.C[17] I0=soc.cpu.pcpi_div.dividend[16] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[16] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7326.C[16] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[17] CO=$auto$alumacc.cc:474:replace_alu$7326.C[18] I0=soc.cpu.pcpi_div.dividend[17] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[17] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7326.C[17] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[18] CO=$auto$alumacc.cc:474:replace_alu$7326.C[19] I0=soc.cpu.pcpi_div.dividend[18] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[18] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7326.C[18] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[19] CO=$auto$alumacc.cc:474:replace_alu$7326.C[20] I0=soc.cpu.pcpi_div.dividend[19] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[19] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7326.C[19] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[1] CO=$auto$alumacc.cc:474:replace_alu$7326.C[2] I0=soc.cpu.pcpi_div.dividend[1] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[1] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7326.C[1] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[20] CO=$auto$alumacc.cc:474:replace_alu$7326.C[21] I0=soc.cpu.pcpi_div.dividend[20] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[20] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7326.C[20] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[21] CO=$auto$alumacc.cc:474:replace_alu$7326.C[22] I0=soc.cpu.pcpi_div.dividend[21] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[21] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7326.C[21] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[22] CO=$auto$alumacc.cc:474:replace_alu$7326.C[23] I0=soc.cpu.pcpi_div.dividend[22] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[22] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7326.C[22] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[23] CO=$auto$alumacc.cc:474:replace_alu$7326.C[24] I0=soc.cpu.pcpi_div.dividend[23] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[23] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7326.C[23] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[24] CO=$auto$alumacc.cc:474:replace_alu$7326.C[25] I0=soc.cpu.pcpi_div.dividend[24] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[24] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7326.C[24] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[25] CO=$auto$alumacc.cc:474:replace_alu$7326.C[26] I0=soc.cpu.pcpi_div.dividend[25] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[25] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7326.C[25] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[26] CO=$auto$alumacc.cc:474:replace_alu$7326.C[27] I0=soc.cpu.pcpi_div.dividend[26] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[26] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7326.C[26] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[27] CO=$auto$alumacc.cc:474:replace_alu$7326.C[28] I0=soc.cpu.pcpi_div.dividend[27] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[27] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7326.C[27] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[28] CO=$auto$alumacc.cc:474:replace_alu$7326.C[29] I0=soc.cpu.pcpi_div.dividend[28] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[28] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7326.C[28] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[29] CO=$auto$alumacc.cc:474:replace_alu$7326.C[30] I0=soc.cpu.pcpi_div.dividend[29] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[29] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7326.C[29] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[2] CO=$auto$alumacc.cc:474:replace_alu$7326.C[3] I0=soc.cpu.pcpi_div.dividend[2] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[2] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7326.C[2] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[30] CO=$auto$alumacc.cc:474:replace_alu$7326.C[31] I0=soc.cpu.pcpi_div.dividend[30] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[30] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7326.C[30] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[31] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[31] I3=$auto$alumacc.cc:474:replace_alu$7326.C[31] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[3] CO=$auto$alumacc.cc:474:replace_alu$7326.C[4] I0=soc.cpu.pcpi_div.dividend[3] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[3] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7326.C[3] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[4] CO=$auto$alumacc.cc:474:replace_alu$7326.C[5] I0=soc.cpu.pcpi_div.dividend[4] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[4] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7326.C[4] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[5] CO=$auto$alumacc.cc:474:replace_alu$7326.C[6] I0=soc.cpu.pcpi_div.dividend[5] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[5] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7326.C[5] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[6] CO=$auto$alumacc.cc:474:replace_alu$7326.C[7] I0=soc.cpu.pcpi_div.dividend[6] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[6] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7326.C[6] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[7] CO=$auto$alumacc.cc:474:replace_alu$7326.C[8] I0=soc.cpu.pcpi_div.dividend[7] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[7] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7326.C[7] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[8] CO=$auto$alumacc.cc:474:replace_alu$7326.C[9] I0=soc.cpu.pcpi_div.dividend[8] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[8] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7326.C[8] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[9] CO=$auto$alumacc.cc:474:replace_alu$7326.C[10] I0=soc.cpu.pcpi_div.dividend[9] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[9] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7326.C[9] O=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7329.C[1] I0=soc.spimemio.xfer.dummy_count[0] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7329.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[0] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7329.BB[0] I3=$true O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7329.C[1] CO=$auto$alumacc.cc:474:replace_alu$7329.C[2] I0=soc.spimemio.xfer.dummy_count[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[1] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7329.C[1] O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7329.C[2] CO=$auto$alumacc.cc:474:replace_alu$7329.C[3] I0=soc.spimemio.xfer.dummy_count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7329.C[2] O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7329.C[3] O=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7332.C[1] I0=soc.spimemio.xfer.count[1] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=soc.spimemio.xfer.count[1] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0] I3=$true O=$abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011100110010011
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7332.C[1] CO=$auto$alumacc.cc:474:replace_alu$7332.C[2] I0=soc.spimemio.xfer.count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7332.C[1] O=$abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$auto$alumacc.cc:474:replace_alu$7332.C[2] O=$abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001001101100011
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7338.C[1] I0=soc.spimemio.xfer.count[0] I1=$abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[0] I2=$abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0] I3=$true O=$abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7338.C[1] CO=$auto$alumacc.cc:474:replace_alu$7338.C[2] I0=soc.spimemio.xfer.count[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[1] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7338.C[1] O=$abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7338.C[2] CO=$auto$alumacc.cc:474:replace_alu$7338.C[3] I0=soc.spimemio.xfer.count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=soc.spimemio.xfer.count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7338.C[2] O=$abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011100110010011
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$auto$alumacc.cc:474:replace_alu$7338.C[3] O=$abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001001101100011
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[10] CO=$auto$alumacc.cc:474:replace_alu$7341.C[11] I0=$false I1=soc.spimemio.rd_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[12] I3=$auto$alumacc.cc:474:replace_alu$7341.C[10] O=$abc$61060$auto$wreduce.cc:454:run$7045[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[11] CO=$auto$alumacc.cc:474:replace_alu$7341.C[12] I0=$false I1=soc.spimemio.rd_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[13] I3=$auto$alumacc.cc:474:replace_alu$7341.C[11] O=$abc$61060$auto$wreduce.cc:454:run$7045[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[12] CO=$auto$alumacc.cc:474:replace_alu$7341.C[13] I0=$false I1=soc.spimemio.rd_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[14] I3=$auto$alumacc.cc:474:replace_alu$7341.C[12] O=$abc$61060$auto$wreduce.cc:454:run$7045[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[13] CO=$auto$alumacc.cc:474:replace_alu$7341.C[14] I0=$false I1=soc.spimemio.rd_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[15] I3=$auto$alumacc.cc:474:replace_alu$7341.C[13] O=$abc$61060$auto$wreduce.cc:454:run$7045[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[14] CO=$auto$alumacc.cc:474:replace_alu$7341.C[15] I0=$false I1=soc.spimemio.rd_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[16] I3=$auto$alumacc.cc:474:replace_alu$7341.C[14] O=$abc$61060$auto$wreduce.cc:454:run$7045[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[15] CO=$auto$alumacc.cc:474:replace_alu$7341.C[16] I0=$false I1=soc.spimemio.rd_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[17] I3=$auto$alumacc.cc:474:replace_alu$7341.C[15] O=$abc$61060$auto$wreduce.cc:454:run$7045[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[16] CO=$auto$alumacc.cc:474:replace_alu$7341.C[17] I0=$false I1=soc.spimemio.rd_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[18] I3=$auto$alumacc.cc:474:replace_alu$7341.C[16] O=$abc$61060$auto$wreduce.cc:454:run$7045[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[17] CO=$auto$alumacc.cc:474:replace_alu$7341.C[18] I0=$false I1=soc.spimemio.rd_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[19] I3=$auto$alumacc.cc:474:replace_alu$7341.C[17] O=$abc$61060$auto$wreduce.cc:454:run$7045[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[18] CO=$auto$alumacc.cc:474:replace_alu$7341.C[19] I0=$false I1=soc.spimemio.rd_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[20] I3=$auto$alumacc.cc:474:replace_alu$7341.C[18] O=$abc$61060$auto$wreduce.cc:454:run$7045[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[19] CO=$auto$alumacc.cc:474:replace_alu$7341.C[20] I0=$false I1=soc.spimemio.rd_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[21] I3=$auto$alumacc.cc:474:replace_alu$7341.C[19] O=$abc$61060$auto$wreduce.cc:454:run$7045[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.spimemio.rd_addr[2] CO=$auto$alumacc.cc:474:replace_alu$7341.C[2] I0=$false I1=soc.spimemio.rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[3] I3=soc.spimemio.rd_addr[2] O=$abc$61060$auto$wreduce.cc:454:run$7045[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[20] CO=$auto$alumacc.cc:474:replace_alu$7341.C[21] I0=$false I1=soc.spimemio.rd_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[22] I3=$auto$alumacc.cc:474:replace_alu$7341.C[20] O=$abc$61060$auto$wreduce.cc:454:run$7045[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[21] CO=$abc$61060$auto$alumacc.cc:474:replace_alu$7341.C[22] I0=$false I1=soc.spimemio.rd_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[23] I3=$auto$alumacc.cc:474:replace_alu$7341.C[21] O=$abc$61060$auto$wreduce.cc:454:run$7045[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[2] CO=$auto$alumacc.cc:474:replace_alu$7341.C[3] I0=$false I1=soc.spimemio.rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$7341.C[2] O=$abc$61060$auto$wreduce.cc:454:run$7045[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[3] CO=$auto$alumacc.cc:474:replace_alu$7341.C[4] I0=$false I1=soc.spimemio.rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$7341.C[3] O=$abc$61060$auto$wreduce.cc:454:run$7045[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[4] CO=$auto$alumacc.cc:474:replace_alu$7341.C[5] I0=$false I1=soc.spimemio.rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$7341.C[4] O=$abc$61060$auto$wreduce.cc:454:run$7045[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[5] CO=$auto$alumacc.cc:474:replace_alu$7341.C[6] I0=$false I1=soc.spimemio.rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[7] I3=$auto$alumacc.cc:474:replace_alu$7341.C[5] O=$abc$61060$auto$wreduce.cc:454:run$7045[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[6] CO=$auto$alumacc.cc:474:replace_alu$7341.C[7] I0=$false I1=soc.spimemio.rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[8] I3=$auto$alumacc.cc:474:replace_alu$7341.C[6] O=$abc$61060$auto$wreduce.cc:454:run$7045[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[7] CO=$auto$alumacc.cc:474:replace_alu$7341.C[8] I0=$false I1=soc.spimemio.rd_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[9] I3=$auto$alumacc.cc:474:replace_alu$7341.C[7] O=$abc$61060$auto$wreduce.cc:454:run$7045[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[8] CO=$auto$alumacc.cc:474:replace_alu$7341.C[9] I0=$false I1=soc.spimemio.rd_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[10] I3=$auto$alumacc.cc:474:replace_alu$7341.C[8] O=$abc$61060$auto$wreduce.cc:454:run$7045[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7341.C[9] CO=$auto$alumacc.cc:474:replace_alu$7341.C[10] I0=$false I1=soc.spimemio.rd_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[11] I3=$auto$alumacc.cc:474:replace_alu$7341.C[9] O=$abc$61060$auto$wreduce.cc:454:run$7045[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_bitcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7344.C[2] I0=soc.simpleuart.send_bitcnt[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$45484[1]_new_inv_ I1=soc.simpleuart.send_bitcnt[1] I2=$true I3=soc.simpleuart.send_bitcnt[0] O=$abc$61060$techmap\soc.simpleuart.$procmux$5717_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101011101111101
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7344.C[2] CO=$auto$alumacc.cc:474:replace_alu$7344.C[3] I0=soc.simpleuart.send_bitcnt[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7344.C[2] O=$abc$61060$auto$wreduce.cc:454:run$7044[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[3] I2=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$45484[1]_new_inv_ I3=$auto$alumacc.cc:474:replace_alu$7344.C[3] O=$abc$61060$techmap\soc.simpleuart.$procmux$5717_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110111110011111
.gate SB_CARRY CI=soc.simpleuart.recv_state[0] CO=$auto$alumacc.cc:474:replace_alu$7347.C[2] I0=$false I1=soc.simpleuart.recv_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[1] I3=soc.simpleuart.recv_state[0] O=$abc$61060$auto$wreduce.cc:454:run$7043[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7347.C[2] CO=$auto$alumacc.cc:474:replace_alu$7347.C[3] I0=$false I1=soc.simpleuart.recv_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_ I1=$false I2=soc.simpleuart.recv_state[2] I3=$auto$alumacc.cc:474:replace_alu$7347.C[2] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13901_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13908_Y_new_ I1=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_ I2=soc.simpleuart.recv_state[3] I3=$auto$alumacc.cc:474:replace_alu$7347.C[3] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13901_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[10] CO=$auto$alumacc.cc:474:replace_alu$7350.C[11] I0=$false I1=soc.simpleuart.recv_divcnt[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[10] I3=$auto$alumacc.cc:474:replace_alu$7350.C[10] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[11] CO=$auto$alumacc.cc:474:replace_alu$7350.C[12] I0=$false I1=soc.simpleuart.recv_divcnt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[11] I3=$auto$alumacc.cc:474:replace_alu$7350.C[11] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[12] CO=$auto$alumacc.cc:474:replace_alu$7350.C[13] I0=$false I1=soc.simpleuart.recv_divcnt[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[12] I3=$auto$alumacc.cc:474:replace_alu$7350.C[12] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[13] CO=$auto$alumacc.cc:474:replace_alu$7350.C[14] I0=$false I1=soc.simpleuart.recv_divcnt[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[13] I3=$auto$alumacc.cc:474:replace_alu$7350.C[13] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[14] CO=$auto$alumacc.cc:474:replace_alu$7350.C[15] I0=$false I1=soc.simpleuart.recv_divcnt[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[14] I3=$auto$alumacc.cc:474:replace_alu$7350.C[14] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[15] CO=$auto$alumacc.cc:474:replace_alu$7350.C[16] I0=$false I1=soc.simpleuart.recv_divcnt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[15] I3=$auto$alumacc.cc:474:replace_alu$7350.C[15] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[16] CO=$auto$alumacc.cc:474:replace_alu$7350.C[17] I0=$false I1=soc.simpleuart.recv_divcnt[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[16] I3=$auto$alumacc.cc:474:replace_alu$7350.C[16] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[17] CO=$auto$alumacc.cc:474:replace_alu$7350.C[18] I0=$false I1=soc.simpleuart.recv_divcnt[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[17] I3=$auto$alumacc.cc:474:replace_alu$7350.C[17] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[18] CO=$auto$alumacc.cc:474:replace_alu$7350.C[19] I0=$false I1=soc.simpleuart.recv_divcnt[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[18] I3=$auto$alumacc.cc:474:replace_alu$7350.C[18] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[19] CO=$auto$alumacc.cc:474:replace_alu$7350.C[20] I0=$false I1=soc.simpleuart.recv_divcnt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[19] I3=$auto$alumacc.cc:474:replace_alu$7350.C[19] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7350.C[2] I0=$false I1=soc.simpleuart.recv_divcnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[1] I3=soc.simpleuart.recv_divcnt[0] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[20] CO=$auto$alumacc.cc:474:replace_alu$7350.C[21] I0=$false I1=soc.simpleuart.recv_divcnt[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[20] I3=$auto$alumacc.cc:474:replace_alu$7350.C[20] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[21] CO=$auto$alumacc.cc:474:replace_alu$7350.C[22] I0=$false I1=soc.simpleuart.recv_divcnt[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[21] I3=$auto$alumacc.cc:474:replace_alu$7350.C[21] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[22] CO=$auto$alumacc.cc:474:replace_alu$7350.C[23] I0=$false I1=soc.simpleuart.recv_divcnt[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[22] I3=$auto$alumacc.cc:474:replace_alu$7350.C[22] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[23] CO=$auto$alumacc.cc:474:replace_alu$7350.C[24] I0=$false I1=soc.simpleuart.recv_divcnt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[23] I3=$auto$alumacc.cc:474:replace_alu$7350.C[23] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[24] CO=$auto$alumacc.cc:474:replace_alu$7350.C[25] I0=$false I1=soc.simpleuart.recv_divcnt[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[24] I3=$auto$alumacc.cc:474:replace_alu$7350.C[24] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[25] CO=$auto$alumacc.cc:474:replace_alu$7350.C[26] I0=$false I1=soc.simpleuart.recv_divcnt[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[25] I3=$auto$alumacc.cc:474:replace_alu$7350.C[25] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[26] CO=$auto$alumacc.cc:474:replace_alu$7350.C[27] I0=$false I1=soc.simpleuart.recv_divcnt[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[26] I3=$auto$alumacc.cc:474:replace_alu$7350.C[26] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[27] CO=$auto$alumacc.cc:474:replace_alu$7350.C[28] I0=$false I1=soc.simpleuart.recv_divcnt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[27] I3=$auto$alumacc.cc:474:replace_alu$7350.C[27] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[28] CO=$auto$alumacc.cc:474:replace_alu$7350.C[29] I0=$false I1=soc.simpleuart.recv_divcnt[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[28] I3=$auto$alumacc.cc:474:replace_alu$7350.C[28] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[29] CO=$auto$alumacc.cc:474:replace_alu$7350.C[30] I0=$false I1=soc.simpleuart.recv_divcnt[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[29] I3=$auto$alumacc.cc:474:replace_alu$7350.C[29] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[2] CO=$auto$alumacc.cc:474:replace_alu$7350.C[3] I0=$false I1=soc.simpleuart.recv_divcnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[2] I3=$auto$alumacc.cc:474:replace_alu$7350.C[2] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[30] CO=$auto$alumacc.cc:474:replace_alu$7350.C[31] I0=$false I1=soc.simpleuart.recv_divcnt[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[30] I3=$auto$alumacc.cc:474:replace_alu$7350.C[30] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n7534_ I2=soc.simpleuart.recv_divcnt[31] I3=$auto$alumacc.cc:474:replace_alu$7350.C[31] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[3] CO=$auto$alumacc.cc:474:replace_alu$7350.C[4] I0=$false I1=soc.simpleuart.recv_divcnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[3] I3=$auto$alumacc.cc:474:replace_alu$7350.C[3] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[4] CO=$auto$alumacc.cc:474:replace_alu$7350.C[5] I0=$false I1=soc.simpleuart.recv_divcnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[4] I3=$auto$alumacc.cc:474:replace_alu$7350.C[4] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[5] CO=$auto$alumacc.cc:474:replace_alu$7350.C[6] I0=$false I1=soc.simpleuart.recv_divcnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[5] I3=$auto$alumacc.cc:474:replace_alu$7350.C[5] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[6] CO=$auto$alumacc.cc:474:replace_alu$7350.C[7] I0=$false I1=soc.simpleuart.recv_divcnt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[6] I3=$auto$alumacc.cc:474:replace_alu$7350.C[6] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[7] CO=$auto$alumacc.cc:474:replace_alu$7350.C[8] I0=$false I1=soc.simpleuart.recv_divcnt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[7] I3=$auto$alumacc.cc:474:replace_alu$7350.C[7] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[8] CO=$auto$alumacc.cc:474:replace_alu$7350.C[9] I0=$false I1=soc.simpleuart.recv_divcnt[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[8] I3=$auto$alumacc.cc:474:replace_alu$7350.C[8] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7350.C[9] CO=$auto$alumacc.cc:474:replace_alu$7350.C[10] I0=$false I1=soc.simpleuart.recv_divcnt[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n7534_ I1=$false I2=soc.simpleuart.recv_divcnt[9] I3=$auto$alumacc.cc:474:replace_alu$7350.C[9] O=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[10] CO=$auto$alumacc.cc:474:replace_alu$7353.C[11] I0=$false I1=soc.simpleuart.send_divcnt[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[10] I3=$auto$alumacc.cc:474:replace_alu$7353.C[10] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[11] CO=$auto$alumacc.cc:474:replace_alu$7353.C[12] I0=$false I1=soc.simpleuart.send_divcnt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[11] I3=$auto$alumacc.cc:474:replace_alu$7353.C[11] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[12] CO=$auto$alumacc.cc:474:replace_alu$7353.C[13] I0=$false I1=soc.simpleuart.send_divcnt[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[12] I3=$auto$alumacc.cc:474:replace_alu$7353.C[12] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[13] CO=$auto$alumacc.cc:474:replace_alu$7353.C[14] I0=$false I1=soc.simpleuart.send_divcnt[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[13] I3=$auto$alumacc.cc:474:replace_alu$7353.C[13] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[14] CO=$auto$alumacc.cc:474:replace_alu$7353.C[15] I0=$false I1=soc.simpleuart.send_divcnt[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[14] I3=$auto$alumacc.cc:474:replace_alu$7353.C[14] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[15] CO=$auto$alumacc.cc:474:replace_alu$7353.C[16] I0=$false I1=soc.simpleuart.send_divcnt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[15] I3=$auto$alumacc.cc:474:replace_alu$7353.C[15] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[16] CO=$auto$alumacc.cc:474:replace_alu$7353.C[17] I0=$false I1=soc.simpleuart.send_divcnt[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[16] I3=$auto$alumacc.cc:474:replace_alu$7353.C[16] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[17] CO=$auto$alumacc.cc:474:replace_alu$7353.C[18] I0=$false I1=soc.simpleuart.send_divcnt[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[17] I3=$auto$alumacc.cc:474:replace_alu$7353.C[17] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[18] CO=$auto$alumacc.cc:474:replace_alu$7353.C[19] I0=$false I1=soc.simpleuart.send_divcnt[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[18] I3=$auto$alumacc.cc:474:replace_alu$7353.C[18] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[19] CO=$auto$alumacc.cc:474:replace_alu$7353.C[20] I0=$false I1=soc.simpleuart.send_divcnt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[19] I3=$auto$alumacc.cc:474:replace_alu$7353.C[19] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7353.C[2] I0=$false I1=soc.simpleuart.send_divcnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[1] I3=soc.simpleuart.send_divcnt[0] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[20] CO=$auto$alumacc.cc:474:replace_alu$7353.C[21] I0=$false I1=soc.simpleuart.send_divcnt[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[20] I3=$auto$alumacc.cc:474:replace_alu$7353.C[20] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[21] CO=$auto$alumacc.cc:474:replace_alu$7353.C[22] I0=$false I1=soc.simpleuart.send_divcnt[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[21] I3=$auto$alumacc.cc:474:replace_alu$7353.C[21] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[22] CO=$auto$alumacc.cc:474:replace_alu$7353.C[23] I0=$false I1=soc.simpleuart.send_divcnt[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[22] I3=$auto$alumacc.cc:474:replace_alu$7353.C[22] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[23] CO=$auto$alumacc.cc:474:replace_alu$7353.C[24] I0=$false I1=soc.simpleuart.send_divcnt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[23] I3=$auto$alumacc.cc:474:replace_alu$7353.C[23] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[24] CO=$auto$alumacc.cc:474:replace_alu$7353.C[25] I0=$false I1=soc.simpleuart.send_divcnt[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[24] I3=$auto$alumacc.cc:474:replace_alu$7353.C[24] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[25] CO=$auto$alumacc.cc:474:replace_alu$7353.C[26] I0=$false I1=soc.simpleuart.send_divcnt[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[25] I3=$auto$alumacc.cc:474:replace_alu$7353.C[25] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[26] CO=$auto$alumacc.cc:474:replace_alu$7353.C[27] I0=$false I1=soc.simpleuart.send_divcnt[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[26] I3=$auto$alumacc.cc:474:replace_alu$7353.C[26] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[27] CO=$auto$alumacc.cc:474:replace_alu$7353.C[28] I0=$false I1=soc.simpleuart.send_divcnt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[27] I3=$auto$alumacc.cc:474:replace_alu$7353.C[27] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[28] CO=$auto$alumacc.cc:474:replace_alu$7353.C[29] I0=$false I1=soc.simpleuart.send_divcnt[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[28] I3=$auto$alumacc.cc:474:replace_alu$7353.C[28] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[29] CO=$auto$alumacc.cc:474:replace_alu$7353.C[30] I0=$false I1=soc.simpleuart.send_divcnt[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[29] I3=$auto$alumacc.cc:474:replace_alu$7353.C[29] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[2] CO=$auto$alumacc.cc:474:replace_alu$7353.C[3] I0=$false I1=soc.simpleuart.send_divcnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[2] I3=$auto$alumacc.cc:474:replace_alu$7353.C[2] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[30] CO=$auto$alumacc.cc:474:replace_alu$7353.C[31] I0=$false I1=soc.simpleuart.send_divcnt[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[30] I3=$auto$alumacc.cc:474:replace_alu$7353.C[30] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$false I1=$abc$61060$new_n5120_ I2=soc.simpleuart.send_divcnt[31] I3=$auto$alumacc.cc:474:replace_alu$7353.C[31] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110011000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[3] CO=$auto$alumacc.cc:474:replace_alu$7353.C[4] I0=$false I1=soc.simpleuart.send_divcnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[3] I3=$auto$alumacc.cc:474:replace_alu$7353.C[3] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[4] CO=$auto$alumacc.cc:474:replace_alu$7353.C[5] I0=$false I1=soc.simpleuart.send_divcnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[4] I3=$auto$alumacc.cc:474:replace_alu$7353.C[4] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[5] CO=$auto$alumacc.cc:474:replace_alu$7353.C[6] I0=$false I1=soc.simpleuart.send_divcnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[5] I3=$auto$alumacc.cc:474:replace_alu$7353.C[5] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[6] CO=$auto$alumacc.cc:474:replace_alu$7353.C[7] I0=$false I1=soc.simpleuart.send_divcnt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[6] I3=$auto$alumacc.cc:474:replace_alu$7353.C[6] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[7] CO=$auto$alumacc.cc:474:replace_alu$7353.C[8] I0=$false I1=soc.simpleuart.send_divcnt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[7] I3=$auto$alumacc.cc:474:replace_alu$7353.C[7] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[8] CO=$auto$alumacc.cc:474:replace_alu$7353.C[9] I0=$false I1=soc.simpleuart.send_divcnt[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[8] I3=$auto$alumacc.cc:474:replace_alu$7353.C[8] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7353.C[9] CO=$auto$alumacc.cc:474:replace_alu$7353.C[10] I0=$false I1=soc.simpleuart.send_divcnt[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$61060$new_n5120_ I1=$false I2=soc.simpleuart.send_divcnt[9] I3=$auto$alumacc.cc:474:replace_alu$7353.C[9] O=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.cpu.pcpi_mul.mul_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7356.C[2] I0=soc.cpu.pcpi_mul.mul_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[1] I2=$true I3=soc.cpu.pcpi_mul.mul_counter[0] O=$auto$wreduce.cc:454:run$7019[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7356.C[2] CO=$auto$alumacc.cc:474:replace_alu$7356.C[3] I0=soc.cpu.pcpi_mul.mul_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7356.C[2] O=$auto$wreduce.cc:454:run$7019[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7356.C[3] CO=$auto$alumacc.cc:474:replace_alu$7356.C[4] I0=soc.cpu.pcpi_mul.mul_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7356.C[3] O=$auto$wreduce.cc:454:run$7019[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7356.C[4] CO=$auto$alumacc.cc:474:replace_alu$7356.C[5] I0=soc.cpu.pcpi_mul.mul_counter[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7356.C[4] O=$auto$wreduce.cc:454:run$7019[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7356.C[5] CO=$auto$alumacc.cc:474:replace_alu$7356.C[6] I0=soc.cpu.pcpi_mul.mul_counter[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7356.C[5] O=$abc$61060$auto$wreduce.cc:454:run$7019[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7356.C[6] O=$auto$wreduce.cc:454:run$7019[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11744.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$11741[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$11742[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$11741[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$11742[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11744.C[2] CO=$auto$maccmap.cc:240:synth$11744.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$11741[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$11742[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$11741[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$11742[1] I3=$auto$maccmap.cc:240:synth$11744.C[2] O=soc.cpu.pcpi_mul.next_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11744.C[3] CO=$auto$maccmap.cc:240:synth$11744.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$11741[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$11742[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$11741[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$11742[2] I3=$auto$maccmap.cc:240:synth$11744.C[3] O=soc.cpu.pcpi_mul.next_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$11742[3] I3=$auto$maccmap.cc:240:synth$11744.C[4] O=soc.cpu.pcpi_mul.next_rdt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23524.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23521[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23522[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23521[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23522[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23524.C[2] CO=$auto$maccmap.cc:240:synth$23524.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23521[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23522[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23521[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23522[1] I3=$auto$maccmap.cc:240:synth$23524.C[2] O=soc.cpu.pcpi_mul.next_rd[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23524.C[3] CO=$auto$maccmap.cc:240:synth$23524.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23521[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23522[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23521[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23522[2] I3=$auto$maccmap.cc:240:synth$23524.C[3] O=soc.cpu.pcpi_mul.next_rd[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23522[3] I3=$auto$maccmap.cc:240:synth$23524.C[4] O=soc.cpu.pcpi_mul.next_rdt[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23531.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23528[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23529[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23528[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23529[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23531.C[2] CO=$auto$maccmap.cc:240:synth$23531.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23528[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23529[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23528[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23529[1] I3=$auto$maccmap.cc:240:synth$23531.C[2] O=soc.cpu.pcpi_mul.next_rd[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23531.C[3] CO=$auto$maccmap.cc:240:synth$23531.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23528[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23529[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23528[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23529[2] I3=$auto$maccmap.cc:240:synth$23531.C[3] O=soc.cpu.pcpi_mul.next_rd[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23529[3] I3=$auto$maccmap.cc:240:synth$23531.C[4] O=soc.cpu.pcpi_mul.next_rdt[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23558.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23555[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23556[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23555[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23556[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23558.C[2] CO=$auto$maccmap.cc:240:synth$23558.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23555[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23556[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23555[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23556[1] I3=$auto$maccmap.cc:240:synth$23558.C[2] O=soc.cpu.pcpi_mul.next_rd[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23558.C[3] CO=$auto$maccmap.cc:240:synth$23558.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23555[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23556[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23555[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23556[2] I3=$auto$maccmap.cc:240:synth$23558.C[3] O=soc.cpu.pcpi_mul.next_rd[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23556[3] I3=$auto$maccmap.cc:240:synth$23558.C[4] O=soc.cpu.pcpi_mul.next_rdt[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23566.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23563[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23564[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23563[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23564[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23566.C[2] CO=$auto$maccmap.cc:240:synth$23566.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23563[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23564[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23563[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23564[1] I3=$auto$maccmap.cc:240:synth$23566.C[2] O=soc.cpu.pcpi_mul.next_rd[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23566.C[3] CO=$auto$maccmap.cc:240:synth$23566.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23563[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23564[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23563[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23564[2] I3=$auto$maccmap.cc:240:synth$23566.C[3] O=soc.cpu.pcpi_mul.next_rd[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23564[3] I3=$auto$maccmap.cc:240:synth$23566.C[4] O=soc.cpu.pcpi_mul.next_rdt[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23573.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23570[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23571[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23570[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23571[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23573.C[2] CO=$auto$maccmap.cc:240:synth$23573.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23570[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23571[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23570[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23571[1] I3=$auto$maccmap.cc:240:synth$23573.C[2] O=soc.cpu.pcpi_mul.next_rd[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23573.C[3] CO=$auto$maccmap.cc:240:synth$23573.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23570[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23571[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23570[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23571[2] I3=$auto$maccmap.cc:240:synth$23573.C[3] O=soc.cpu.pcpi_mul.next_rd[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23571[3] I3=$auto$maccmap.cc:240:synth$23573.C[4] O=soc.cpu.pcpi_mul.next_rdt[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23600.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23597[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23598[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23597[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23598[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23600.C[2] CO=$auto$maccmap.cc:240:synth$23600.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23597[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23598[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23597[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23598[1] I3=$auto$maccmap.cc:240:synth$23600.C[2] O=soc.cpu.pcpi_mul.next_rd[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23597[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23598[2] I3=$auto$maccmap.cc:240:synth$23600.C[3] O=soc.cpu.pcpi_mul.next_rd[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23607.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23604[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23605[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23604[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23605[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23607.C[2] CO=$auto$maccmap.cc:240:synth$23607.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23604[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23605[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23604[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23605[1] I3=$auto$maccmap.cc:240:synth$23607.C[2] O=soc.cpu.pcpi_mul.next_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23607.C[3] CO=$auto$maccmap.cc:240:synth$23607.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23604[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23605[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23604[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23605[2] I3=$auto$maccmap.cc:240:synth$23607.C[3] O=soc.cpu.pcpi_mul.next_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23605[3] I3=$auto$maccmap.cc:240:synth$23607.C[4] O=soc.cpu.pcpi_mul.next_rdt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23615.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23612[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23613[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23612[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23613[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23615.C[2] CO=$auto$maccmap.cc:240:synth$23615.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23612[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23613[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23612[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23613[1] I3=$auto$maccmap.cc:240:synth$23615.C[2] O=soc.cpu.pcpi_mul.next_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23615.C[3] CO=$auto$maccmap.cc:240:synth$23615.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23612[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23613[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23612[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23613[2] I3=$auto$maccmap.cc:240:synth$23615.C[3] O=soc.cpu.pcpi_mul.next_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23613[3] I3=$auto$maccmap.cc:240:synth$23615.C[4] O=soc.cpu.pcpi_mul.next_rdt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23622.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23619[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23620[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23619[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23620[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23622.C[2] CO=$auto$maccmap.cc:240:synth$23622.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23619[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23620[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23619[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23620[1] I3=$auto$maccmap.cc:240:synth$23622.C[2] O=soc.cpu.pcpi_mul.next_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23622.C[3] CO=$auto$maccmap.cc:240:synth$23622.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23619[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23620[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23619[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23620[2] I3=$auto$maccmap.cc:240:synth$23622.C[3] O=soc.cpu.pcpi_mul.next_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23620[3] I3=$auto$maccmap.cc:240:synth$23622.C[4] O=soc.cpu.pcpi_mul.next_rdt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23651.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23648[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23649[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23648[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23649[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23651.C[2] CO=$auto$maccmap.cc:240:synth$23651.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23648[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23649[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23648[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23649[1] I3=$auto$maccmap.cc:240:synth$23651.C[2] O=soc.cpu.pcpi_mul.next_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23651.C[3] CO=$auto$maccmap.cc:240:synth$23651.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23648[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23649[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23648[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23649[2] I3=$auto$maccmap.cc:240:synth$23651.C[3] O=soc.cpu.pcpi_mul.next_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23649[3] I3=$auto$maccmap.cc:240:synth$23651.C[4] O=soc.cpu.pcpi_mul.next_rdt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23658.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23655[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23656[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23655[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23656[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23658.C[2] CO=$auto$maccmap.cc:240:synth$23658.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23655[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23656[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23655[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23656[1] I3=$auto$maccmap.cc:240:synth$23658.C[2] O=soc.cpu.pcpi_mul.next_rd[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23658.C[3] CO=$auto$maccmap.cc:240:synth$23658.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23655[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23656[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23655[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23656[2] I3=$auto$maccmap.cc:240:synth$23658.C[3] O=soc.cpu.pcpi_mul.next_rd[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23656[3] I3=$auto$maccmap.cc:240:synth$23658.C[4] O=soc.cpu.pcpi_mul.next_rdt[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23666.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23663[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23664[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23663[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23664[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23666.C[2] CO=$auto$maccmap.cc:240:synth$23666.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23663[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23664[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23663[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23664[1] I3=$auto$maccmap.cc:240:synth$23666.C[2] O=soc.cpu.pcpi_mul.next_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23666.C[3] CO=$auto$maccmap.cc:240:synth$23666.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23663[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23664[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23663[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23664[2] I3=$auto$maccmap.cc:240:synth$23666.C[3] O=soc.cpu.pcpi_mul.next_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23664[3] I3=$auto$maccmap.cc:240:synth$23666.C[4] O=soc.cpu.pcpi_mul.next_rdt[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23673.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23670[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23671[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23670[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23671[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23673.C[2] CO=$auto$maccmap.cc:240:synth$23673.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23670[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23671[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23670[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23671[1] I3=$auto$maccmap.cc:240:synth$23673.C[2] O=soc.cpu.pcpi_mul.next_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23673.C[3] CO=$auto$maccmap.cc:240:synth$23673.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23670[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23671[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23670[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23671[2] I3=$auto$maccmap.cc:240:synth$23673.C[3] O=soc.cpu.pcpi_mul.next_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23671[3] I3=$auto$maccmap.cc:240:synth$23673.C[4] O=soc.cpu.pcpi_mul.next_rdt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23707.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23704[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23705[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23704[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23705[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23707.C[2] CO=$auto$maccmap.cc:240:synth$23707.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23704[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23705[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23704[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23705[1] I3=$auto$maccmap.cc:240:synth$23707.C[2] O=soc.cpu.pcpi_mul.next_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23707.C[3] CO=$auto$maccmap.cc:240:synth$23707.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23704[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23705[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23704[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23705[2] I3=$auto$maccmap.cc:240:synth$23707.C[3] O=soc.cpu.pcpi_mul.next_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23705[3] I3=$auto$maccmap.cc:240:synth$23707.C[4] O=soc.cpu.pcpi_mul.next_rdt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23714.C[2] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23711[1] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23712[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23711[1] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23712[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23714.C[2] CO=$auto$maccmap.cc:240:synth$23714.C[3] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23711[2] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23712[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23711[2] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23712[1] I3=$auto$maccmap.cc:240:synth$23714.C[2] O=soc.cpu.pcpi_mul.next_rd[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23714.C[3] CO=$auto$maccmap.cc:240:synth$23714.C[4] I0=$abc$61060$auto$maccmap.cc:111:fulladd$23711[3] I1=$abc$61060$auto$maccmap.cc:112:fulladd$23712[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$61060$auto$maccmap.cc:111:fulladd$23711[3] I2=$abc$61060$auto$maccmap.cc:112:fulladd$23712[2] I3=$auto$maccmap.cc:240:synth$23714.C[3] O=soc.cpu.pcpi_mul.next_rd[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61060$auto$maccmap.cc:112:fulladd$23712[3] I3=$auto$maccmap.cc:240:synth$23714.C[4] O=soc.cpu.pcpi_mul.next_rdt[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpuregs.wen Q=$abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15] R=$abc$61060$auto$simplemap.cc:256:simplemap_eqne$23882
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$auto$fsm_map.cc:170:map_fsm$7371[0] Q=soc.cpu.cpu_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$auto$fsm_map.cc:170:map_fsm$7371[1] Q=soc.cpu.cpu_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$auto$fsm_map.cc:170:map_fsm$7371[2] Q=soc.cpu.cpu_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$auto$fsm_map.cc:170:map_fsm$7371[3] Q=soc.cpu.cpu_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$auto$fsm_map.cc:170:map_fsm$7371[4] Q=soc.cpu.cpu_state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$auto$fsm_map.cc:170:map_fsm$7371[5] Q=soc.cpu.cpu_state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.$logic_and$picosoc.v:189$1197_Y Q=soc.cpu.last_mem_valid R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$5457_Y Q=soc.cpu.mem_la_firstword_reg R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[0] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[1] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[2] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[3] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[4] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[5] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[6] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][7] Q=soc.cpu.mem_rdata_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][8] Q=soc.cpu.mem_rdata_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][9] Q=soc.cpu.mem_rdata_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][10] Q=soc.cpu.mem_rdata_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][11] Q=soc.cpu.mem_rdata_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][12] Q=soc.cpu.mem_rdata_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][13] Q=soc.cpu.mem_rdata_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][14] Q=soc.cpu.mem_rdata_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][15] Q=soc.cpu.mem_rdata_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][16] Q=soc.cpu.mem_rdata_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][17] Q=soc.cpu.mem_rdata_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][18] Q=soc.cpu.mem_rdata_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][19] Q=soc.cpu.mem_rdata_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][20] Q=soc.cpu.mem_rdata_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][21] Q=soc.cpu.mem_rdata_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][22] Q=soc.cpu.mem_rdata_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][23] Q=soc.cpu.mem_rdata_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][24] Q=soc.cpu.mem_rdata_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][25] Q=soc.cpu.mem_rdata_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][26] Q=soc.cpu.mem_rdata_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][27] Q=soc.cpu.mem_rdata_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][28] Q=soc.cpu.mem_rdata_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][29] Q=soc.cpu.mem_rdata_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][30] Q=soc.cpu.mem_rdata_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_rdata_q[31:0][31] Q=soc.cpu.mem_rdata_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424 Q=soc.cpu.mem_16bit_buffer[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$5113_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34846 Q=soc.cpu.prefetched_high_word R=soc.cpu.clear_prefetched_high_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_la_read E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34874 Q=soc.cpu.mem_la_secondword R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14284_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34896 Q=soc.cpu.mem_state[0] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14285_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34896 Q=soc.cpu.mem_state[1] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_wstrb[3:0][0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418 Q=soc.cpu.mem_wstrb[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_wstrb[3:0][1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418 Q=soc.cpu.mem_wstrb[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_wstrb[3:0][2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418 Q=soc.cpu.mem_wstrb[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\mem_wstrb[3:0][3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418 Q=soc.cpu.mem_wstrb[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961 Q=soc.cpu.mem_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569 Q=soc.cpu.mem_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$5189.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14084_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$36180 Q=soc.cpu.mem_valid R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4581_Y Q=soc.cpu.is_compare R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\is_alu_reg_reg[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.is_alu_reg_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\is_alu_reg_imm[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.is_alu_reg_imm
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4538_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36196 Q=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\is_sltiu_bltu_sltu[0:0] Q=soc.cpu.is_sltiu_bltu_sltu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\is_slti_blt_slt[0:0] Q=soc.cpu.is_slti_blt_slt
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\is_sb_sh_sw[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.is_sb_sh_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\is_slli_srli_srai[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.is_slli_srli_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\is_lb_lh_lw_lbu_lhu[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.is_lb_lh_lw_lbu_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0] Q=soc.cpu.is_lui_auipc_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.compressed_instr S=$abc$61060$auto$rtlil.cc:1981:NotGate$59768
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][4] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][5] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][6] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][7] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][8] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][9] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][10] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][11] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[12] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][13] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][14] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][15] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][16] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][17] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][18] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][19] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_imm_uj[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14702_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14703_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[1] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14704_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[2] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14705_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[3] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14706_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[4] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14707_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[5] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14708_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[6] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14709_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[7] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14710_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[8] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14711_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[9] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14712_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[10] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14713_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[11] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14714_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[12] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14715_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[13] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14716_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[14] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14717_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[15] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14718_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[16] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14719_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[17] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14720_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[18] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14721_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[19] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14722_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[20] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14723_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[21] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14724_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[22] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14725_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[23] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14726_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[24] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14727_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[25] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14728_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[26] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14729_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[27] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14730_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[28] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14731_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[29] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14732_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[30] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4586.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14733_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.decoded_imm[31] R=$abc$61060$auto$rtlil.cc:1981:NotGate$59804
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0] Q=soc.cpu.decoded_rs2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1] Q=soc.cpu.decoded_rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2] Q=soc.cpu.decoded_rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3] Q=soc.cpu.decoded_rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4] Q=soc.cpu.decoded_rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$false E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_rs2[5] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60448
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0] Q=soc.cpu.decoded_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1] Q=soc.cpu.decoded_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2] Q=soc.cpu.decoded_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3] Q=soc.cpu.decoded_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4] Q=soc.cpu.decoded_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4350_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_rs1[5] R=$abc$61060$auto$simplemap.cc:309:simplemap_lut$12402
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_rd[5:0][0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_rd[5:0][1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_rd[5:0][2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_rd[5:0][3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoded_rd[5:0][4] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.decoded_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_timer[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_timer
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_waitirq[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.instr_waitirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_maskirq[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_maskirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.instr_retirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_setq[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_setq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_getq[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_getq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_ecall_ebreak[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_ecall_ebreak
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_rdinstrh[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_rdinstrh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_rdinstr[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_rdinstr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_rdcycleh[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_rdcycleh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_rdcycle[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_rdcycle
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1058$2282_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_and R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1057$2278_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_or R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1056$2274_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_sra R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1055$2270_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_srl R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1054$2266_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_xor R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1053$2262_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_sltu R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1052$2258_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_slt R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1051$2254_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_sll R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1050$2250_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_sub R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1049$2246_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_add R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_srai[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_srli[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_srli
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_slli[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_slli
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1043$2230_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_andi R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1042$2228_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_ori R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1041$2226_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_xori R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1040$2224_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_sltiu R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1039$2222_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_slti R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1038$2220_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_addi R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_sw[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_sh[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_sh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_sb[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_sb
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_lhu[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_lbu[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_lbu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_lw[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_lw
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_lh[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_lh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_lb[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.instr_lb
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1026$2202_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_bgeu R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1025$2200_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_bltu R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1024$2198_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_bge R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1023$2196_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_blt R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1022$2194_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_bne R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1021$2192_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733 Q=soc.cpu.instr_beq R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_jalr[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.instr_jalr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_jal[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.instr_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_auipc[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.instr_auipc
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\instr_lui[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184 Q=soc.cpu.instr_lui
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[4] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[5] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[6] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[12] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[13] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[14] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[25] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[26] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[27] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[28] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[29] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[30] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211 Q=soc.cpu.pcpi_insn[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0] Q=soc.cpu.clear_prefetched_high_word_q S=$abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1277$2410_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[0] Q=soc.cpu.alu_out_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[1] Q=soc.cpu.alu_out_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[2] Q=soc.cpu.alu_out_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[3] Q=soc.cpu.alu_out_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[4] Q=soc.cpu.alu_out_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[5] Q=soc.cpu.alu_out_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[6] Q=soc.cpu.alu_out_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[7] Q=soc.cpu.alu_out_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[8] Q=soc.cpu.alu_out_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[9] Q=soc.cpu.alu_out_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[10] Q=soc.cpu.alu_out_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[11] Q=soc.cpu.alu_out_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[12] Q=soc.cpu.alu_out_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[13] Q=soc.cpu.alu_out_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[14] Q=soc.cpu.alu_out_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[15] Q=soc.cpu.alu_out_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[16] Q=soc.cpu.alu_out_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[17] Q=soc.cpu.alu_out_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[18] Q=soc.cpu.alu_out_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[19] Q=soc.cpu.alu_out_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[20] Q=soc.cpu.alu_out_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[21] Q=soc.cpu.alu_out_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[22] Q=soc.cpu.alu_out_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[23] Q=soc.cpu.alu_out_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[24] Q=soc.cpu.alu_out_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[25] Q=soc.cpu.alu_out_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[26] Q=soc.cpu.alu_out_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[27] Q=soc.cpu.alu_out_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[28] Q=soc.cpu.alu_out_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[29] Q=soc.cpu.alu_out_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[30] Q=soc.cpu.alu_out_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[31] Q=soc.cpu.alu_out_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$3211_Y Q=soc.cpu.do_waitirq R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1401$2448_Y Q=soc.cpu.pcpi_timeout R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$59216[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37123 Q=soc.cpu.pcpi_timeout_counter[0] S=$abc$61060$auto$rtlil.cc:1981:NotGate$60004
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7009[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37123 Q=soc.cpu.pcpi_timeout_counter[1] S=$abc$61060$auto$rtlil.cc:1981:NotGate$60004
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7009[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37123 Q=soc.cpu.pcpi_timeout_counter[2] S=$abc$61060$auto$rtlil.cc:1981:NotGate$60004
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7009[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37123 Q=soc.cpu.pcpi_timeout_counter[3] S=$abc$61060$auto$rtlil.cc:1981:NotGate$60004
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3458.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13852_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159 Q=soc.cpu.latched_rd[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3458.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13853_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159 Q=soc.cpu.latched_rd[1] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3458.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13854_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159 Q=soc.cpu.latched_rd[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3458.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13855_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159 Q=soc.cpu.latched_rd[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3458.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13856_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159 Q=soc.cpu.latched_rd[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3458.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13857_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159 Q=soc.cpu.latched_rd[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3484.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37213 Q=soc.cpu.latched_is_lb R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3497.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37213 Q=soc.cpu.latched_is_lh R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.compressed_instr E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37258 Q=soc.cpu.latched_compr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3555.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14084_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159 Q=soc.cpu.latched_branch R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3591.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37273 Q=soc.cpu.latched_stalu R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3598.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17144_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37282 Q=soc.cpu.latched_store S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37312 Q=soc.cpu.irq_state[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$3654_Y[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37312 Q=soc.cpu.irq_state[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$3222_Y Q=soc.cpu.decoder_pseudo_trigger R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\decoder_trigger[0:0] Q=soc.cpu.decoder_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$2\set_mem_do_wdata[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37341 Q=soc.cpu.mem_do_wdata R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37350 Q=soc.cpu.mem_do_rdata R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$3946_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37385 Q=soc.cpu.mem_do_rinst S=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37361[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1551$2511_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37481 Q=soc.cpu.mem_do_prefetch R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26133 E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37506 Q=soc.cpu.mem_wordsize[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$simplemap.cc:127:simplemap_reduce$26121 E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37506 Q=soc.cpu.mem_wordsize[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[0] Q=soc.cpu.timer[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[1] Q=soc.cpu.timer[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[2] Q=soc.cpu.timer[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[3] Q=soc.cpu.timer[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[4] Q=soc.cpu.timer[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[5] Q=soc.cpu.timer[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[6] Q=soc.cpu.timer[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[7] Q=soc.cpu.timer[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[8] Q=soc.cpu.timer[8] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[9] Q=soc.cpu.timer[9] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[10] Q=soc.cpu.timer[10] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[11] Q=soc.cpu.timer[11] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[12] Q=soc.cpu.timer[12] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[13] Q=soc.cpu.timer[13] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[14] Q=soc.cpu.timer[14] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[15] Q=soc.cpu.timer[15] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[16] Q=soc.cpu.timer[16] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[17] Q=soc.cpu.timer[17] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[18] Q=soc.cpu.timer[18] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[19] Q=soc.cpu.timer[19] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[20] Q=soc.cpu.timer[20] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[21] Q=soc.cpu.timer[21] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[22] Q=soc.cpu.timer[22] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[23] Q=soc.cpu.timer[23] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[24] Q=soc.cpu.timer[24] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[25] Q=soc.cpu.timer[25] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[26] Q=soc.cpu.timer[26] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[27] Q=soc.cpu.timer[27] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[28] Q=soc.cpu.timer[28] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[29] Q=soc.cpu.timer[29] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[30] Q=soc.cpu.timer[30] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4018_Y[31] Q=soc.cpu.timer[31] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][0] Q=soc.cpu.irq_pending[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$2704.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37529 Q=soc.cpu.irq_pending[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$0\irq_pending[31:0][2] Q=soc.cpu.irq_pending[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[8] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[9] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[10] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[11] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[12] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[13] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[14] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[15] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[16] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[17] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[18] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[19] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[20] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[21] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[22] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[23] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[24] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[25] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[26] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[27] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[28] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[29] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[30] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$5\next_irq_pending[31:0][31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562 Q=soc.cpu.irq_pending[31] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[0] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[1] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[2] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[3] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[4] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[5] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[6] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[7] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[8] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[9] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[10] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[11] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[12] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[13] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[14] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[15] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[16] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[17] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[18] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[19] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[20] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[21] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[22] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[23] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[24] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[25] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[26] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[27] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[28] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[29] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[30] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287 Q=soc.cpu.irq_mask[31] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4055.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14070_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066 Q=soc.cpu.irq_active R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.irq_active E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.irq_delay R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[0] Q=soc.cpu.reg_out[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[1] Q=soc.cpu.reg_out[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[2] Q=soc.cpu.reg_out[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[3] Q=soc.cpu.reg_out[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[4] Q=soc.cpu.reg_out[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[5] Q=soc.cpu.reg_out[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[6] Q=soc.cpu.reg_out[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[7] Q=soc.cpu.reg_out[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[8] Q=soc.cpu.reg_out[8] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[9] Q=soc.cpu.reg_out[9] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[10] Q=soc.cpu.reg_out[10] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[11] Q=soc.cpu.reg_out[11] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[12] Q=soc.cpu.reg_out[12] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[13] Q=soc.cpu.reg_out[13] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[14] Q=soc.cpu.reg_out[14] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[15] Q=soc.cpu.reg_out[15] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[16] Q=soc.cpu.reg_out[16] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[17] Q=soc.cpu.reg_out[17] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[18] Q=soc.cpu.reg_out[18] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[19] Q=soc.cpu.reg_out[19] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[20] Q=soc.cpu.reg_out[20] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[21] Q=soc.cpu.reg_out[21] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[22] Q=soc.cpu.reg_out[22] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[23] Q=soc.cpu.reg_out[23] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[24] Q=soc.cpu.reg_out[24] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[25] Q=soc.cpu.reg_out[25] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[26] Q=soc.cpu.reg_out[26] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[27] Q=soc.cpu.reg_out[27] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[28] Q=soc.cpu.reg_out[28] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[29] Q=soc.cpu.reg_out[29] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[30] Q=soc.cpu.reg_out[30] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[31] Q=soc.cpu.reg_out[31] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13703_Y[31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149 Q=soc.cpu.reg_op2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15968_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15969_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15970_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15971_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15972_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15973_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15974_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15975_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15976_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15977_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15978_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15979_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15980_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15981_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15982_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15983_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15984_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15985_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15986_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15987_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15988_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15989_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15990_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15991_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15992_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15993_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15994_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15995_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15996_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15997_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15998_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15999_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757 Q=soc.cpu.reg_op1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[4] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[5] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[6] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[7] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[8] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[8] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[9] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[9] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[10] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[10] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[11] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[11] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[12] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[12] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[13] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[13] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[14] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[14] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[15] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[15] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[16] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[16] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[17] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[17] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[18] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[18] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[19] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[19] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[20] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[20] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[21] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[21] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[22] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[22] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[23] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[23] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[24] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[24] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[25] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[25] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[26] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[26] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[27] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[27] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[28] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[28] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[29] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[29] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[30] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[30] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4174_Y[31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_next_pc[31] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7267.BB[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[8] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[9] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[10] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[11] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[12] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[13] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[14] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[15] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[16] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[17] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[18] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[19] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[20] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[21] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[22] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[23] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[24] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[25] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[26] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[27] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[28] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[29] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[30] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237 Q=soc.cpu.reg_pc[31] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$59192[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[8] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[9] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[10] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[11] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[12] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[13] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[14] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[15] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[16] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[17] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[18] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[19] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[20] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[21] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[22] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[23] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[24] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[25] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[26] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[27] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[28] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[29] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[30] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[31] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[32] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[32] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[33] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[33] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[34] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[34] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[35] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[35] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[36] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[36] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[37] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[37] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[38] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[38] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[39] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[39] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[40] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[40] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[41] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[41] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[42] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[42] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[43] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[43] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[44] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[44] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[45] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[45] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[46] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[46] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[47] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[47] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[48] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[48] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[49] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[49] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[50] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[50] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[51] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[51] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[52] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[52] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[53] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[53] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[54] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[54] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[55] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[55] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[56] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[56] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[57] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[57] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[58] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[58] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[59] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[59] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[60] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[60] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[61] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[61] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[62] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[62] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[63] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127 Q=soc.cpu.count_instr[63] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$59173[2] Q=soc.cpu.count_cycle[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[1] Q=soc.cpu.count_cycle[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[2] Q=soc.cpu.count_cycle[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[3] Q=soc.cpu.count_cycle[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[4] Q=soc.cpu.count_cycle[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[5] Q=soc.cpu.count_cycle[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[6] Q=soc.cpu.count_cycle[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[7] Q=soc.cpu.count_cycle[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[8] Q=soc.cpu.count_cycle[8] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[9] Q=soc.cpu.count_cycle[9] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[10] Q=soc.cpu.count_cycle[10] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[11] Q=soc.cpu.count_cycle[11] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[12] Q=soc.cpu.count_cycle[12] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[13] Q=soc.cpu.count_cycle[13] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[14] Q=soc.cpu.count_cycle[14] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[15] Q=soc.cpu.count_cycle[15] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[16] Q=soc.cpu.count_cycle[16] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[17] Q=soc.cpu.count_cycle[17] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[18] Q=soc.cpu.count_cycle[18] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[19] Q=soc.cpu.count_cycle[19] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[20] Q=soc.cpu.count_cycle[20] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[21] Q=soc.cpu.count_cycle[21] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[22] Q=soc.cpu.count_cycle[22] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[23] Q=soc.cpu.count_cycle[23] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[24] Q=soc.cpu.count_cycle[24] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[25] Q=soc.cpu.count_cycle[25] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[26] Q=soc.cpu.count_cycle[26] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[27] Q=soc.cpu.count_cycle[27] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[28] Q=soc.cpu.count_cycle[28] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[29] Q=soc.cpu.count_cycle[29] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[30] Q=soc.cpu.count_cycle[30] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[31] Q=soc.cpu.count_cycle[31] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[32] Q=soc.cpu.count_cycle[32] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[33] Q=soc.cpu.count_cycle[33] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[34] Q=soc.cpu.count_cycle[34] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[35] Q=soc.cpu.count_cycle[35] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[36] Q=soc.cpu.count_cycle[36] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[37] Q=soc.cpu.count_cycle[37] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[38] Q=soc.cpu.count_cycle[38] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[39] Q=soc.cpu.count_cycle[39] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[40] Q=soc.cpu.count_cycle[40] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[41] Q=soc.cpu.count_cycle[41] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[42] Q=soc.cpu.count_cycle[42] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[43] Q=soc.cpu.count_cycle[43] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[44] Q=soc.cpu.count_cycle[44] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[45] Q=soc.cpu.count_cycle[45] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[46] Q=soc.cpu.count_cycle[46] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[47] Q=soc.cpu.count_cycle[47] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[48] Q=soc.cpu.count_cycle[48] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[49] Q=soc.cpu.count_cycle[49] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[50] Q=soc.cpu.count_cycle[50] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[51] Q=soc.cpu.count_cycle[51] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[52] Q=soc.cpu.count_cycle[52] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[53] Q=soc.cpu.count_cycle[53] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[54] Q=soc.cpu.count_cycle[54] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[55] Q=soc.cpu.count_cycle[55] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[56] Q=soc.cpu.count_cycle[56] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[57] Q=soc.cpu.count_cycle[57] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[58] Q=soc.cpu.count_cycle[58] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[59] Q=soc.cpu.count_cycle[59] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[60] Q=soc.cpu.count_cycle[60] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[61] Q=soc.cpu.count_cycle[61] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[62] Q=soc.cpu.count_cycle[62] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[63] Q=soc.cpu.count_cycle[63] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.$procmux$4248_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$44723 Q=soc.cpu.pcpi_valid R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpu_state[0] Q=soc.cpu.trap R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727 Q=soc.simpleuart.cfg_divider[0] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727 Q=soc.simpleuart.cfg_divider[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727 Q=soc.simpleuart.cfg_divider[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727 Q=soc.simpleuart.cfg_divider[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727 Q=soc.simpleuart.cfg_divider[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727 Q=soc.simpleuart.cfg_divider[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727 Q=soc.simpleuart.cfg_divider[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727 Q=soc.simpleuart.cfg_divider[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799 Q=soc.simpleuart.cfg_divider[8] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799 Q=soc.simpleuart.cfg_divider[9] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799 Q=soc.simpleuart.cfg_divider[10] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799 Q=soc.simpleuart.cfg_divider[11] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799 Q=soc.simpleuart.cfg_divider[12] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799 Q=soc.simpleuart.cfg_divider[13] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799 Q=soc.simpleuart.cfg_divider[14] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799 Q=soc.simpleuart.cfg_divider[15] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871 Q=soc.simpleuart.cfg_divider[16] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871 Q=soc.simpleuart.cfg_divider[17] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871 Q=soc.simpleuart.cfg_divider[18] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871 Q=soc.simpleuart.cfg_divider[19] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871 Q=soc.simpleuart.cfg_divider[20] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871 Q=soc.simpleuart.cfg_divider[21] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871 Q=soc.simpleuart.cfg_divider[22] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871 Q=soc.simpleuart.cfg_divider[23] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943 Q=soc.simpleuart.cfg_divider[24] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943 Q=soc.simpleuart.cfg_divider[25] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943 Q=soc.simpleuart.cfg_divider[26] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943 Q=soc.simpleuart.cfg_divider[27] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943 Q=soc.simpleuart.cfg_divider[28] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943 Q=soc.simpleuart.cfg_divider[29] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943 Q=soc.simpleuart.cfg_divider[30] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943 Q=soc.simpleuart.cfg_divider[31] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5750_Y Q=soc.simpleuart.recv_buf_valid R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036 Q=soc.simpleuart.recv_buf_data[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036 Q=soc.simpleuart.recv_buf_data[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036 Q=soc.simpleuart.recv_buf_data[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036 Q=soc.simpleuart.recv_buf_data[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036 Q=soc.simpleuart.recv_buf_data[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036 Q=soc.simpleuart.recv_buf_data[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036 Q=soc.simpleuart.recv_buf_data[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036 Q=soc.simpleuart.recv_buf_data[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236 Q=soc.simpleuart.recv_pattern[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236 Q=soc.simpleuart.recv_pattern[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236 Q=soc.simpleuart.recv_pattern[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236 Q=soc.simpleuart.recv_pattern[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236 Q=soc.simpleuart.recv_pattern[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236 Q=soc.simpleuart.recv_pattern[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236 Q=soc.simpleuart.recv_pattern[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=uart_in E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236 Q=soc.simpleuart.recv_pattern[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[0] Q=soc.simpleuart.recv_divcnt[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[1] Q=soc.simpleuart.recv_divcnt[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[2] Q=soc.simpleuart.recv_divcnt[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[3] Q=soc.simpleuart.recv_divcnt[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[4] Q=soc.simpleuart.recv_divcnt[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[5] Q=soc.simpleuart.recv_divcnt[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[6] Q=soc.simpleuart.recv_divcnt[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[7] Q=soc.simpleuart.recv_divcnt[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[8] Q=soc.simpleuart.recv_divcnt[8] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[9] Q=soc.simpleuart.recv_divcnt[9] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[10] Q=soc.simpleuart.recv_divcnt[10] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[11] Q=soc.simpleuart.recv_divcnt[11] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[12] Q=soc.simpleuart.recv_divcnt[12] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[13] Q=soc.simpleuart.recv_divcnt[13] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[14] Q=soc.simpleuart.recv_divcnt[14] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[15] Q=soc.simpleuart.recv_divcnt[15] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[16] Q=soc.simpleuart.recv_divcnt[16] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[17] Q=soc.simpleuart.recv_divcnt[17] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[18] Q=soc.simpleuart.recv_divcnt[18] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[19] Q=soc.simpleuart.recv_divcnt[19] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[20] Q=soc.simpleuart.recv_divcnt[20] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[21] Q=soc.simpleuart.recv_divcnt[21] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[22] Q=soc.simpleuart.recv_divcnt[22] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[23] Q=soc.simpleuart.recv_divcnt[23] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[24] Q=soc.simpleuart.recv_divcnt[24] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[25] Q=soc.simpleuart.recv_divcnt[25] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[26] Q=soc.simpleuart.recv_divcnt[26] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[27] Q=soc.simpleuart.recv_divcnt[27] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[28] Q=soc.simpleuart.recv_divcnt[28] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[29] Q=soc.simpleuart.recv_divcnt[29] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[30] Q=soc.simpleuart.recv_divcnt[30] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[31] Q=soc.simpleuart.recv_divcnt[31] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13901_Y[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45215 Q=soc.simpleuart.recv_state[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13901_Y[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45215 Q=soc.simpleuart.recv_state[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13901_Y[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45215 Q=soc.simpleuart.recv_state[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13901_Y[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45215 Q=soc.simpleuart.recv_state[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5706_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45463 Q=soc.simpleuart.send_dummy S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[0] Q=soc.simpleuart.send_divcnt[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[1] Q=soc.simpleuart.send_divcnt[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[2] Q=soc.simpleuart.send_divcnt[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[3] Q=soc.simpleuart.send_divcnt[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[4] Q=soc.simpleuart.send_divcnt[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[5] Q=soc.simpleuart.send_divcnt[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[6] Q=soc.simpleuart.send_divcnt[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[7] Q=soc.simpleuart.send_divcnt[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[8] Q=soc.simpleuart.send_divcnt[8] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[9] Q=soc.simpleuart.send_divcnt[9] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[10] Q=soc.simpleuart.send_divcnt[10] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[11] Q=soc.simpleuart.send_divcnt[11] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[12] Q=soc.simpleuart.send_divcnt[12] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[13] Q=soc.simpleuart.send_divcnt[13] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[14] Q=soc.simpleuart.send_divcnt[14] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[15] Q=soc.simpleuart.send_divcnt[15] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[16] Q=soc.simpleuart.send_divcnt[16] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[17] Q=soc.simpleuart.send_divcnt[17] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[18] Q=soc.simpleuart.send_divcnt[18] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[19] Q=soc.simpleuart.send_divcnt[19] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[20] Q=soc.simpleuart.send_divcnt[20] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[21] Q=soc.simpleuart.send_divcnt[21] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[22] Q=soc.simpleuart.send_divcnt[22] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[23] Q=soc.simpleuart.send_divcnt[23] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[24] Q=soc.simpleuart.send_divcnt[24] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[25] Q=soc.simpleuart.send_divcnt[25] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[26] Q=soc.simpleuart.send_divcnt[26] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[27] Q=soc.simpleuart.send_divcnt[27] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[28] Q=soc.simpleuart.send_divcnt[28] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[29] Q=soc.simpleuart.send_divcnt[29] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[30] Q=soc.simpleuart.send_divcnt[30] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5698_Y[31] Q=soc.simpleuart.send_divcnt[31] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5717_Y[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_bitcnt[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5717_Y[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_bitcnt[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5717_Y[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_bitcnt[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5717_Y[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_bitcnt[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=uart_out S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_pattern[1] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_pattern[2] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_pattern[3] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[4] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_pattern[4] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[5] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_pattern[5] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[6] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_pattern[6] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[7] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_pattern[7] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$techmap\soc.simpleuart.$procmux$5728_Y[8] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_pattern[8] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$true E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475 Q=soc.simpleuart.send_pattern[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpuregs.wen Q=$abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15] R=$abc$61060$auto$simplemap.cc:256:simplemap_eqne$20550
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[16] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[17] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[18] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[19] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[20] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[21] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[22] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[23] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[24] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[25] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[26] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[27] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[28] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[29] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[30] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[31] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$8051[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671 Q=soc.spimemio.config_do[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671 Q=soc.spimemio.config_do[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671 Q=soc.spimemio.config_do[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671 Q=soc.spimemio.config_do[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671 Q=soc.spimemio.config_clk R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671 Q=soc.spimemio.config_csb R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725 Q=soc.spimemio.config_oe[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725 Q=soc.spimemio.config_oe[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725 Q=soc.spimemio.config_oe[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725 Q=soc.spimemio.config_oe[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761 Q=soc.spimemio.config_dummy[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761 Q=soc.spimemio.config_dummy[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761 Q=soc.spimemio.config_dummy[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761 Q=soc.spimemio.config_dummy[3] S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761 Q=soc.spimemio.config_cont R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761 Q=soc.spimemio.config_qspi R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761 Q=soc.spimemio.config_ddr R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45824 Q=soc.spimemio.config_en S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.$logic_or$spimemio.v:100$45_Y Q=soc.spimemio.softreset S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFNSR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0] Q=soc.spimemio.xfer_io3_90 R=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0] Q=soc.spimemio.xfer_io2_90 R=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6100.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y Q=soc.spimemio.xfer_io1_90 R=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6048.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y Q=soc.spimemio.xfer_io0_90 R=$abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.$procmux$6235_Y[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45833 Q=soc.spimemio.state[0] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.$procmux$6235_Y[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45833 Q=soc.spimemio.state[1] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.$procmux$6235_Y[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45833 Q=soc.spimemio.state[2] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.$procmux$6235_Y[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45833 Q=soc.spimemio.state[3] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.$procmux$6250_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45901 Q=soc.spimemio.rd_inc R=soc.spimemio.jump
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.rd_inc E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45923 Q=soc.spimemio.rd_wait R=soc.spimemio.valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.$procmux$6266_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45927 Q=soc.spimemio.rd_valid R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_addr[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45966 Q=soc.spimemio.rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_addr[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45966 Q=soc.spimemio.rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7047[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rd_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438 Q=soc.spimemio.buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438 Q=soc.spimemio.buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438 Q=soc.spimemio.buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438 Q=soc.spimemio.buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438 Q=soc.spimemio.buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438 Q=soc.spimemio.buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438 Q=soc.spimemio.buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438 Q=soc.spimemio.buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590 Q=soc.spimemio.buffer[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590 Q=soc.spimemio.buffer[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590 Q=soc.spimemio.buffer[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590 Q=soc.spimemio.buffer[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590 Q=soc.spimemio.buffer[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590 Q=soc.spimemio.buffer[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590 Q=soc.spimemio.buffer[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590 Q=soc.spimemio.buffer[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742 Q=soc.spimemio.buffer[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742 Q=soc.spimemio.buffer[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742 Q=soc.spimemio.buffer[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742 Q=soc.spimemio.buffer[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742 Q=soc.spimemio.buffer[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742 Q=soc.spimemio.buffer[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742 Q=soc.spimemio.buffer[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742 Q=soc.spimemio.buffer[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.$procmux$6266_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46905 Q=soc.spimemio.din_rd R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.$procmux$6344_Y Q=soc.spimemio.din_ddr R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.$procmux$6363_Y Q=soc.spimemio.din_qspi R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6373.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20911_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$46909 Q=soc.spimemio.din_tag[0] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6373.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20912_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$46909 Q=soc.spimemio.din_tag[1] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6373.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20913_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$46909 Q=soc.spimemio.din_tag[2] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6373.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20914_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$46909 Q=soc.spimemio.din_tag[3] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20887_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960 Q=soc.spimemio.din_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20888_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960 Q=soc.spimemio.din_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20889_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960 Q=soc.spimemio.din_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20890_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960 Q=soc.spimemio.din_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20891_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960 Q=soc.spimemio.din_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20892_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960 Q=soc.spimemio.din_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20893_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960 Q=soc.spimemio.din_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$20894_Y E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960 Q=soc.spimemio.din_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap$techmap\soc.spimemio.$procmux$6280.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14080_Y Q=soc.spimemio.din_valid R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.$procmux$6183_Y Q=soc.spimemio.xfer_resetn R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020 Q=soc.spimemio.rdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11813 Q=soc.cpu.pcpi_div.instr_remu R=$abc$61060$auto$rtlil.cc:1981:NotGate$60864
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11823 Q=soc.cpu.pcpi_div.instr_rem R=$abc$61060$auto$rtlil.cc:1981:NotGate$60864
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11872 Q=soc.cpu.pcpi_div.instr_divu R=$abc$61060$auto$rtlil.cc:1981:NotGate$60864
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11883 Q=soc.cpu.pcpi_div.instr_div R=$abc$61060$auto$rtlil.cc:1981:NotGate$60864
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_wait_q[0:0] Q=soc.cpu.pcpi_div.pcpi_wait_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_wait[0:0] Q=soc.cpu.pcpi_div.pcpi_wait
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\outsign[0:0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47720 Q=soc.cpu.pcpi_div.outsign
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.start E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$47724 Q=soc.cpu.pcpi_div.running R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[0] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[1] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[2] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[3] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[4] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[5] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[6] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[7] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[8] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[9] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[10] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[11] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[12] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[13] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[14] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[15] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[16] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[17] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[18] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[19] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[20] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[21] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[22] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[23] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[24] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[25] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[26] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[27] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[28] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[29] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[30] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.pcpi_div.start E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.quotient_msk[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[0] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[1] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[2] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[3] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[4] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[5] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[6] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[7] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[8] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[9] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[10] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[11] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[12] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[13] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[14] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[15] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[16] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[17] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[18] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[19] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[20] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[21] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[22] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[23] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[24] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[25] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[26] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[27] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[28] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[29] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[30] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1079_Y[31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.quotient[31] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[0] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[1] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[2] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[3] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[4] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[5] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[6] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[7] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[8] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[9] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[10] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[11] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[12] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[13] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[14] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[15] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[16] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[17] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[18] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[19] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[20] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[21] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[22] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[23] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[24] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[25] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[26] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[27] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[28] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[29] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[30] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][32] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][33] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][34] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][35] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][36] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][37] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][38] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][39] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][40] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][41] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][42] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][43] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][44] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][45] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][46] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][47] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][48] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][49] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][50] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][51] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][52] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][53] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][54] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][55] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][56] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][57] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][58] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][59] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][60] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][61] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[62] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754 Q=soc.cpu.pcpi_div.divisor[62] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60872
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472 Q=soc.cpu.pcpi_div.dividend[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][0] Q=soc.cpu.pcpi_div.pcpi_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][1] Q=soc.cpu.pcpi_div.pcpi_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][2] Q=soc.cpu.pcpi_div.pcpi_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][3] Q=soc.cpu.pcpi_div.pcpi_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][4] Q=soc.cpu.pcpi_div.pcpi_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][5] Q=soc.cpu.pcpi_div.pcpi_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][6] Q=soc.cpu.pcpi_div.pcpi_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][7] Q=soc.cpu.pcpi_div.pcpi_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][8] Q=soc.cpu.pcpi_div.pcpi_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][9] Q=soc.cpu.pcpi_div.pcpi_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][10] Q=soc.cpu.pcpi_div.pcpi_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][11] Q=soc.cpu.pcpi_div.pcpi_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][12] Q=soc.cpu.pcpi_div.pcpi_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][13] Q=soc.cpu.pcpi_div.pcpi_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][14] Q=soc.cpu.pcpi_div.pcpi_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][15] Q=soc.cpu.pcpi_div.pcpi_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][16] Q=soc.cpu.pcpi_div.pcpi_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][17] Q=soc.cpu.pcpi_div.pcpi_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][18] Q=soc.cpu.pcpi_div.pcpi_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][19] Q=soc.cpu.pcpi_div.pcpi_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][20] Q=soc.cpu.pcpi_div.pcpi_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][21] Q=soc.cpu.pcpi_div.pcpi_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][22] Q=soc.cpu.pcpi_div.pcpi_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][23] Q=soc.cpu.pcpi_div.pcpi_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][24] Q=soc.cpu.pcpi_div.pcpi_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][25] Q=soc.cpu.pcpi_div.pcpi_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][26] Q=soc.cpu.pcpi_div.pcpi_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][27] Q=soc.cpu.pcpi_div.pcpi_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][28] Q=soc.cpu.pcpi_div.pcpi_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][29] Q=soc.cpu.pcpi_div.pcpi_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][30] Q=soc.cpu.pcpi_div.pcpi_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][31] Q=soc.cpu.pcpi_div.pcpi_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5515_Y Q=soc.cpu.pcpi_div.pcpi_wr R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.pcpi_mul.pcpi_wait Q=soc.cpu.pcpi_mul.pcpi_wait_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11761 Q=soc.cpu.pcpi_mul.instr_mulhu R=$abc$61060$auto$rtlil.cc:1981:NotGate$60876
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11789 Q=soc.cpu.pcpi_mul.instr_mulhsu R=$abc$61060$auto$rtlil.cc:1981:NotGate$60876
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$11799 Q=soc.cpu.pcpi_mul.instr_mulh R=$abc$61060$auto$rtlil.cc:1981:NotGate$60876
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5682_Y Q=soc.cpu.pcpi_mul.instr_mul R=$abc$61060$auto$rtlil.cc:1981:NotGate$60876
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.pcpi_mul.instr_any_mul Q=soc.cpu.pcpi_mul.pcpi_wait
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5615_Y Q=soc.cpu.pcpi_mul.mul_finish R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5623_Y Q=soc.cpu.pcpi_mul.mul_waiting S=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$59444[0] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[0] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7019[1] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[1] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7019[2] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[2] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7019[3] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[3] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7019[4] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[4] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\mul_counter[6:0][5] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$auto$wreduce.cc:454:run$7019[6] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[6] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[3] E=resetn Q=soc.cpu.pcpi_mul.rdx[4] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[7] E=resetn Q=soc.cpu.pcpi_mul.rdx[8] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[11] E=resetn Q=soc.cpu.pcpi_mul.rdx[12] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[15] E=resetn Q=soc.cpu.pcpi_mul.rdx[16] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[19] E=resetn Q=soc.cpu.pcpi_mul.rdx[20] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[23] E=resetn Q=soc.cpu.pcpi_mul.rdx[24] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[27] E=resetn Q=soc.cpu.pcpi_mul.rdx[28] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[31] E=resetn Q=soc.cpu.pcpi_mul.rdx[32] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[35] E=resetn Q=soc.cpu.pcpi_mul.rdx[36] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[39] E=resetn Q=soc.cpu.pcpi_mul.rdx[40] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[43] E=resetn Q=soc.cpu.pcpi_mul.rdx[44] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[47] E=resetn Q=soc.cpu.pcpi_mul.rdx[48] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[51] E=resetn Q=soc.cpu.pcpi_mul.rdx[52] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[55] E=resetn Q=soc.cpu.pcpi_mul.rdx[56] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[59] E=resetn Q=soc.cpu.pcpi_mul.rdx[60] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[0] E=resetn Q=soc.cpu.pcpi_mul.rd[0] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[1] E=resetn Q=soc.cpu.pcpi_mul.rd[1] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[2] E=resetn Q=soc.cpu.pcpi_mul.rd[2] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[3] E=resetn Q=soc.cpu.pcpi_mul.rd[3] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[4] E=resetn Q=soc.cpu.pcpi_mul.rd[4] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[5] E=resetn Q=soc.cpu.pcpi_mul.rd[5] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[6] E=resetn Q=soc.cpu.pcpi_mul.rd[6] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[7] E=resetn Q=soc.cpu.pcpi_mul.rd[7] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[8] E=resetn Q=soc.cpu.pcpi_mul.rd[8] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[9] E=resetn Q=soc.cpu.pcpi_mul.rd[9] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[10] E=resetn Q=soc.cpu.pcpi_mul.rd[10] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[11] E=resetn Q=soc.cpu.pcpi_mul.rd[11] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[12] E=resetn Q=soc.cpu.pcpi_mul.rd[12] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[13] E=resetn Q=soc.cpu.pcpi_mul.rd[13] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[14] E=resetn Q=soc.cpu.pcpi_mul.rd[14] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[15] E=resetn Q=soc.cpu.pcpi_mul.rd[15] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[16] E=resetn Q=soc.cpu.pcpi_mul.rd[16] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[17] E=resetn Q=soc.cpu.pcpi_mul.rd[17] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[18] E=resetn Q=soc.cpu.pcpi_mul.rd[18] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[19] E=resetn Q=soc.cpu.pcpi_mul.rd[19] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[20] E=resetn Q=soc.cpu.pcpi_mul.rd[20] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[21] E=resetn Q=soc.cpu.pcpi_mul.rd[21] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[22] E=resetn Q=soc.cpu.pcpi_mul.rd[22] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[23] E=resetn Q=soc.cpu.pcpi_mul.rd[23] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[24] E=resetn Q=soc.cpu.pcpi_mul.rd[24] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[25] E=resetn Q=soc.cpu.pcpi_mul.rd[25] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[26] E=resetn Q=soc.cpu.pcpi_mul.rd[26] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[27] E=resetn Q=soc.cpu.pcpi_mul.rd[27] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[28] E=resetn Q=soc.cpu.pcpi_mul.rd[28] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[29] E=resetn Q=soc.cpu.pcpi_mul.rd[29] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[30] E=resetn Q=soc.cpu.pcpi_mul.rd[30] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[31] E=resetn Q=soc.cpu.pcpi_mul.rd[31] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[32] E=resetn Q=soc.cpu.pcpi_mul.rd[32] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[33] E=resetn Q=soc.cpu.pcpi_mul.rd[33] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[34] E=resetn Q=soc.cpu.pcpi_mul.rd[34] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[35] E=resetn Q=soc.cpu.pcpi_mul.rd[35] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[36] E=resetn Q=soc.cpu.pcpi_mul.rd[36] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[37] E=resetn Q=soc.cpu.pcpi_mul.rd[37] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[38] E=resetn Q=soc.cpu.pcpi_mul.rd[38] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[39] E=resetn Q=soc.cpu.pcpi_mul.rd[39] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[40] E=resetn Q=soc.cpu.pcpi_mul.rd[40] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[41] E=resetn Q=soc.cpu.pcpi_mul.rd[41] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[42] E=resetn Q=soc.cpu.pcpi_mul.rd[42] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[43] E=resetn Q=soc.cpu.pcpi_mul.rd[43] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[44] E=resetn Q=soc.cpu.pcpi_mul.rd[44] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[45] E=resetn Q=soc.cpu.pcpi_mul.rd[45] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[46] E=resetn Q=soc.cpu.pcpi_mul.rd[46] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[47] E=resetn Q=soc.cpu.pcpi_mul.rd[47] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[48] E=resetn Q=soc.cpu.pcpi_mul.rd[48] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[49] E=resetn Q=soc.cpu.pcpi_mul.rd[49] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[50] E=resetn Q=soc.cpu.pcpi_mul.rd[50] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[51] E=resetn Q=soc.cpu.pcpi_mul.rd[51] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[52] E=resetn Q=soc.cpu.pcpi_mul.rd[52] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[53] E=resetn Q=soc.cpu.pcpi_mul.rd[53] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[54] E=resetn Q=soc.cpu.pcpi_mul.rd[54] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[55] E=resetn Q=soc.cpu.pcpi_mul.rd[55] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[56] E=resetn Q=soc.cpu.pcpi_mul.rd[56] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[57] E=resetn Q=soc.cpu.pcpi_mul.rd[57] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[58] E=resetn Q=soc.cpu.pcpi_mul.rd[58] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[59] E=resetn Q=soc.cpu.pcpi_mul.rd[59] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[60] E=resetn Q=soc.cpu.pcpi_mul.rd[60] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[61] E=resetn Q=soc.cpu.pcpi_mul.rd[61] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[62] E=resetn Q=soc.cpu.pcpi_mul.rd[62] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[63] E=resetn Q=soc.cpu.pcpi_mul.rd[63] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.reg_op2[0] E=resetn Q=soc.cpu.pcpi_mul.rs2[0] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60888
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][1] E=resetn Q=soc.cpu.pcpi_mul.rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][2] E=resetn Q=soc.cpu.pcpi_mul.rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][3] E=resetn Q=soc.cpu.pcpi_mul.rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][4] E=resetn Q=soc.cpu.pcpi_mul.rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][5] E=resetn Q=soc.cpu.pcpi_mul.rs2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][6] E=resetn Q=soc.cpu.pcpi_mul.rs2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][7] E=resetn Q=soc.cpu.pcpi_mul.rs2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][8] E=resetn Q=soc.cpu.pcpi_mul.rs2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][9] E=resetn Q=soc.cpu.pcpi_mul.rs2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][10] E=resetn Q=soc.cpu.pcpi_mul.rs2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][11] E=resetn Q=soc.cpu.pcpi_mul.rs2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][12] E=resetn Q=soc.cpu.pcpi_mul.rs2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][13] E=resetn Q=soc.cpu.pcpi_mul.rs2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][14] E=resetn Q=soc.cpu.pcpi_mul.rs2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][15] E=resetn Q=soc.cpu.pcpi_mul.rs2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][16] E=resetn Q=soc.cpu.pcpi_mul.rs2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][17] E=resetn Q=soc.cpu.pcpi_mul.rs2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][18] E=resetn Q=soc.cpu.pcpi_mul.rs2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][19] E=resetn Q=soc.cpu.pcpi_mul.rs2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][20] E=resetn Q=soc.cpu.pcpi_mul.rs2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][21] E=resetn Q=soc.cpu.pcpi_mul.rs2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][22] E=resetn Q=soc.cpu.pcpi_mul.rs2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][23] E=resetn Q=soc.cpu.pcpi_mul.rs2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][24] E=resetn Q=soc.cpu.pcpi_mul.rs2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][25] E=resetn Q=soc.cpu.pcpi_mul.rs2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][26] E=resetn Q=soc.cpu.pcpi_mul.rs2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][27] E=resetn Q=soc.cpu.pcpi_mul.rs2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][28] E=resetn Q=soc.cpu.pcpi_mul.rs2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][29] E=resetn Q=soc.cpu.pcpi_mul.rs2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][30] E=resetn Q=soc.cpu.pcpi_mul.rs2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][31] E=resetn Q=soc.cpu.pcpi_mul.rs2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][32] E=resetn Q=soc.cpu.pcpi_mul.rs2[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][33] E=resetn Q=soc.cpu.pcpi_mul.rs2[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][34] E=resetn Q=soc.cpu.pcpi_mul.rs2[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][35] E=resetn Q=soc.cpu.pcpi_mul.rs2[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][36] E=resetn Q=soc.cpu.pcpi_mul.rs2[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][37] E=resetn Q=soc.cpu.pcpi_mul.rs2[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][38] E=resetn Q=soc.cpu.pcpi_mul.rs2[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][39] E=resetn Q=soc.cpu.pcpi_mul.rs2[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][40] E=resetn Q=soc.cpu.pcpi_mul.rs2[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][41] E=resetn Q=soc.cpu.pcpi_mul.rs2[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][42] E=resetn Q=soc.cpu.pcpi_mul.rs2[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][43] E=resetn Q=soc.cpu.pcpi_mul.rs2[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][44] E=resetn Q=soc.cpu.pcpi_mul.rs2[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][45] E=resetn Q=soc.cpu.pcpi_mul.rs2[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][46] E=resetn Q=soc.cpu.pcpi_mul.rs2[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][47] E=resetn Q=soc.cpu.pcpi_mul.rs2[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][48] E=resetn Q=soc.cpu.pcpi_mul.rs2[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][49] E=resetn Q=soc.cpu.pcpi_mul.rs2[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][50] E=resetn Q=soc.cpu.pcpi_mul.rs2[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][51] E=resetn Q=soc.cpu.pcpi_mul.rs2[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][52] E=resetn Q=soc.cpu.pcpi_mul.rs2[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][53] E=resetn Q=soc.cpu.pcpi_mul.rs2[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][54] E=resetn Q=soc.cpu.pcpi_mul.rs2[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][55] E=resetn Q=soc.cpu.pcpi_mul.rs2[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][56] E=resetn Q=soc.cpu.pcpi_mul.rs2[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][57] E=resetn Q=soc.cpu.pcpi_mul.rs2[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][58] E=resetn Q=soc.cpu.pcpi_mul.rs2[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][59] E=resetn Q=soc.cpu.pcpi_mul.rs2[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][60] E=resetn Q=soc.cpu.pcpi_mul.rs2[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][61] E=resetn Q=soc.cpu.pcpi_mul.rs2[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][62] E=resetn Q=soc.cpu.pcpi_mul.rs2[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs2[63:0][63] E=resetn Q=soc.cpu.pcpi_mul.rs2[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][0] E=resetn Q=soc.cpu.pcpi_mul.rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][1] E=resetn Q=soc.cpu.pcpi_mul.rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][2] E=resetn Q=soc.cpu.pcpi_mul.rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][3] E=resetn Q=soc.cpu.pcpi_mul.rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][4] E=resetn Q=soc.cpu.pcpi_mul.rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][5] E=resetn Q=soc.cpu.pcpi_mul.rs1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][6] E=resetn Q=soc.cpu.pcpi_mul.rs1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][7] E=resetn Q=soc.cpu.pcpi_mul.rs1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][8] E=resetn Q=soc.cpu.pcpi_mul.rs1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][9] E=resetn Q=soc.cpu.pcpi_mul.rs1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][10] E=resetn Q=soc.cpu.pcpi_mul.rs1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][11] E=resetn Q=soc.cpu.pcpi_mul.rs1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][12] E=resetn Q=soc.cpu.pcpi_mul.rs1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][13] E=resetn Q=soc.cpu.pcpi_mul.rs1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][14] E=resetn Q=soc.cpu.pcpi_mul.rs1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][15] E=resetn Q=soc.cpu.pcpi_mul.rs1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][16] E=resetn Q=soc.cpu.pcpi_mul.rs1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][17] E=resetn Q=soc.cpu.pcpi_mul.rs1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][18] E=resetn Q=soc.cpu.pcpi_mul.rs1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][19] E=resetn Q=soc.cpu.pcpi_mul.rs1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][20] E=resetn Q=soc.cpu.pcpi_mul.rs1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][21] E=resetn Q=soc.cpu.pcpi_mul.rs1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][22] E=resetn Q=soc.cpu.pcpi_mul.rs1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][23] E=resetn Q=soc.cpu.pcpi_mul.rs1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][24] E=resetn Q=soc.cpu.pcpi_mul.rs1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][25] E=resetn Q=soc.cpu.pcpi_mul.rs1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][26] E=resetn Q=soc.cpu.pcpi_mul.rs1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][27] E=resetn Q=soc.cpu.pcpi_mul.rs1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][28] E=resetn Q=soc.cpu.pcpi_mul.rs1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][29] E=resetn Q=soc.cpu.pcpi_mul.rs1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][30] E=resetn Q=soc.cpu.pcpi_mul.rs1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][31] E=resetn Q=soc.cpu.pcpi_mul.rs1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][32] E=resetn Q=soc.cpu.pcpi_mul.rs1[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][33] E=resetn Q=soc.cpu.pcpi_mul.rs1[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][34] E=resetn Q=soc.cpu.pcpi_mul.rs1[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][35] E=resetn Q=soc.cpu.pcpi_mul.rs1[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][36] E=resetn Q=soc.cpu.pcpi_mul.rs1[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][37] E=resetn Q=soc.cpu.pcpi_mul.rs1[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][38] E=resetn Q=soc.cpu.pcpi_mul.rs1[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][39] E=resetn Q=soc.cpu.pcpi_mul.rs1[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][40] E=resetn Q=soc.cpu.pcpi_mul.rs1[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][41] E=resetn Q=soc.cpu.pcpi_mul.rs1[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][42] E=resetn Q=soc.cpu.pcpi_mul.rs1[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][43] E=resetn Q=soc.cpu.pcpi_mul.rs1[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][44] E=resetn Q=soc.cpu.pcpi_mul.rs1[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][45] E=resetn Q=soc.cpu.pcpi_mul.rs1[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][46] E=resetn Q=soc.cpu.pcpi_mul.rs1[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][47] E=resetn Q=soc.cpu.pcpi_mul.rs1[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][48] E=resetn Q=soc.cpu.pcpi_mul.rs1[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][49] E=resetn Q=soc.cpu.pcpi_mul.rs1[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][50] E=resetn Q=soc.cpu.pcpi_mul.rs1[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][51] E=resetn Q=soc.cpu.pcpi_mul.rs1[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][52] E=resetn Q=soc.cpu.pcpi_mul.rs1[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][53] E=resetn Q=soc.cpu.pcpi_mul.rs1[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][54] E=resetn Q=soc.cpu.pcpi_mul.rs1[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][55] E=resetn Q=soc.cpu.pcpi_mul.rs1[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][56] E=resetn Q=soc.cpu.pcpi_mul.rs1[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][57] E=resetn Q=soc.cpu.pcpi_mul.rs1[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][58] E=resetn Q=soc.cpu.pcpi_mul.rs1[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][59] E=resetn Q=soc.cpu.pcpi_mul.rs1[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][60] E=resetn Q=soc.cpu.pcpi_mul.rs1[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][61] E=resetn Q=soc.cpu.pcpi_mul.rs1[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$0\rs1[63:0][62] E=resetn Q=soc.cpu.pcpi_mul.rs1[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63] E=resetn Q=soc.cpu.pcpi_mul.rs1[63] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60888
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[4] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[5] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[6] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[7] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[8] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[9] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[10] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[11] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[12] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[13] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[14] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[15] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[16] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[17] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[18] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[19] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[20] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[21] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[22] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[23] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[24] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[25] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[26] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[27] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[28] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[29] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[30] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7021[31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836 Q=soc.cpu.pcpi_mul.pcpi_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[0] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[1] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[2] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[3] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[4] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[5] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[6] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[7] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[8] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[9] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[10] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[11] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[12] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[13] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[14] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[15] Q=$abc$61060$auto$memory_bram.cc:838:replace_cell$7968[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[0] Q=soc.spimemio.xfer.xfer_tag_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[1] Q=soc.spimemio.xfer.xfer_tag_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[2] Q=soc.spimemio.xfer.xfer_tag_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[3] Q=soc.spimemio.xfer.xfer_tag_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_ddr Q=soc.spimemio.xfer.xfer_ddr_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$61060$auto$wreduce.cc:454:run$7051[0] Q=soc.spimemio.xfer.last_fetch S=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=soc.spimemio.xfer.next_fetch Q=soc.spimemio.xfer.fetch S=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028 Q=soc.spimemio.xfer.xfer_tag[0] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028 Q=soc.spimemio.xfer.xfer_tag[1] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028 Q=soc.spimemio.xfer.xfer_tag[2] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028 Q=soc.spimemio.xfer.xfer_tag[3] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_rd E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028 Q=soc.spimemio.xfer.xfer_rd R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_qspi E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028 Q=soc.spimemio.xfer.xfer_qspi R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5838_Y[0] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082 Q=soc.spimemio.xfer.dummy_count[0] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5838_Y[1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082 Q=soc.spimemio.xfer.dummy_count[1] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5838_Y[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082 Q=soc.spimemio.xfer.dummy_count[2] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5838_Y[3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082 Q=soc.spimemio.xfer.dummy_count[3] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5848_Y[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54173 Q=soc.spimemio.xfer.count[0] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5848_Y[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54224 Q=soc.spimemio.xfer.count[1] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5848_Y[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54224 Q=soc.spimemio.xfer.count[2] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5848_Y[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54224 Q=soc.spimemio.xfer.count[3] R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54376 Q=soc.spimemio.xfer.ibuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54376 Q=soc.spimemio.xfer.ibuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497 Q=soc.spimemio.xfer.ibuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497 Q=soc.spimemio.xfer.ibuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497 Q=soc.spimemio.xfer.ibuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497 Q=soc.spimemio.xfer.ibuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497 Q=soc.spimemio.xfer.ibuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497 Q=soc.spimemio.xfer.ibuffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54917 Q=soc.spimemio.xfer.obuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54917 Q=soc.spimemio.xfer.obuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054 Q=soc.spimemio.xfer.obuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054 Q=soc.spimemio.xfer.obuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054 Q=soc.spimemio.xfer.obuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054 Q=soc.spimemio.xfer.obuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054 Q=soc.spimemio.xfer.obuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$0\obuffer[7:0][7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054 Q=soc.spimemio.xfer.obuffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.xfer.din_ddr E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028 Q=soc.spimemio.xfer.xfer_ddr R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.xfer.din_dspi E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028 Q=soc.spimemio.xfer.xfer_dspi R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$techmap\soc.spimemio.xfer.$procmux$5886_Y E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54147 Q=soc.spimemio.xfer.flash_clk R=$abc$61060$auto$rtlil.cc:1981:NotGate$60892
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$rtlil.cc:1981:NotGate$60892 E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028 Q=soc.spimemio.xfer.flash_csb
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$59154[2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=pin_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][1] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][2] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][3] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][4] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][5] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][6] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][7] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][8] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][9] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][10] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][11] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][12] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][13] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][14] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][15] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][16] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][17] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][18] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][19] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][20] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][21] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][22] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][23] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][24] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][25] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][26] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][27] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][28] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][29] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][30] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$techmap\clock.$0\counterO[31:0][31] E=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509 Q=clock.counterO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61060$auto$simplemap.cc:309:simplemap_lut$59135[2] Q=clock.counterI[0] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[1] Q=clock.counterI[1] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[2] Q=clock.counterI[2] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[3] Q=clock.counterI[3] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[4] Q=clock.counterI[4] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[5] Q=clock.counterI[5] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[6] Q=clock.counterI[6] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[7] Q=clock.counterI[7] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[8] Q=clock.counterI[8] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[9] Q=clock.counterI[9] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[10] Q=clock.counterI[10] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[11] Q=clock.counterI[11] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[12] Q=clock.counterI[12] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[13] Q=clock.counterI[13] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[14] Q=clock.counterI[14] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[15] Q=clock.counterI[15] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[16] Q=clock.counterI[16] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[17] Q=clock.counterI[17] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[18] Q=clock.counterI[18] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[19] Q=clock.counterI[19] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[20] Q=clock.counterI[20] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[21] Q=clock.counterI[21] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[22] Q=clock.counterI[22] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[23] Q=clock.counterI[23] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[24] Q=clock.counterI[24] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[25] Q=clock.counterI[25] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[26] Q=clock.counterI[26] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[27] Q=clock.counterI[27] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[28] Q=clock.counterI[28] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[29] Q=clock.counterI[29] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[30] Q=clock.counterI[30] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\clock.$add$clock.v:17$1114_Y[31] Q=clock.counterI[31] R=$abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:173|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=$abc$61060$procmux$6603_Y E=resetn Q=iomem_ready S=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[0] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[1] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[2] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[3] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[4] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[5] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[6] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[7] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[8] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[9] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[10] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[11] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[12] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[13] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[14] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[15] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[16] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[17] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[18] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[19] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[20] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[21] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[22] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[23] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[24] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[25] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[26] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[27] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[28] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[29] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[30] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61060$procmux$6590_Y[31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730 Q=iomem_rdata[31] R=$abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592 Q=gpio[0] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592 Q=gpio[1] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592 Q=gpio[2] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592 Q=gpio[3] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592 Q=gpio[4] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592 Q=gpio[5] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592 Q=gpio[6] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592 Q=gpio[7] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792 Q=gpio[8] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792 Q=gpio[9] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792 Q=gpio[10] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792 Q=gpio[11] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792 Q=gpio[12] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792 Q=gpio[13] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792 Q=gpio[14] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792 Q=gpio[15] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992 Q=gpio[16] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992 Q=gpio[17] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992 Q=gpio[18] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992 Q=gpio[19] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992 Q=gpio[20] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992 Q=gpio[21] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992 Q=gpio[22] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992 Q=gpio[23] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192 Q=gpio[24] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192 Q=gpio[25] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192 Q=gpio[26] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192 Q=gpio[27] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192 Q=gpio[28] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192 Q=gpio[29] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192 Q=gpio[30] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192 Q=gpio[31] R=$abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57398 Q=pin_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:111|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][0] Q=reset_cnt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][1] Q=reset_cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][2] Q=reset_cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][3] Q=reset_cnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][4] Q=reset_cnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][5] Q=reset_cnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61060$techmap\soc.$0\ram_ready[0:0] Q=soc.ram_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:184|picosoc.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_IO D_IN_0=flash_io0_di D_OUT_0=flash_io0_do OUTPUT_ENABLE=flash_io0_oe PACKAGE_PIN=flash_io0
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:73"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io1_di D_OUT_0=flash_io1_do OUTPUT_ENABLE=flash_io1_oe PACKAGE_PIN=flash_io1
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:73"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io2_di D_OUT_0=flash_io2_do OUTPUT_ENABLE=flash_io2_oe PACKAGE_PIN=flash_io2
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:73"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io3_di D_OUT_0=flash_io3_do OUTPUT_ENABLE=flash_io3_oe PACKAGE_PIN=flash_io3
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:73"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_RAM40_4K MASK[0]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[1]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[2]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[3]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[4]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[5]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[6]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[7]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[8]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[9]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[10]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[11]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[12]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[13]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[14]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[15]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 RADDR[0]=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0] RADDR[1]=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1] RADDR[2]=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2] RADDR[3]=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3] RADDR[4]=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[0] RDATA[1]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[1] RDATA[2]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[2] RDATA[3]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[3] RDATA[4]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[4] RDATA[5]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[5] RDATA[6]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[6] RDATA[7]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[7] RDATA[8]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[8] RDATA[9]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[9] RDATA[10]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[10] RDATA[11]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[11] RDATA[12]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[12] RDATA[13]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[13] RDATA[14]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[14] RDATA[15]=$abc$61060$auto$memory_bram.cc:926:replace_cell$7971[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[0] WDATA[1]=soc.cpu.cpuregs.wdata[1] WDATA[2]=soc.cpu.cpuregs.wdata[2] WDATA[3]=soc.cpu.cpuregs.wdata[3] WDATA[4]=soc.cpu.cpuregs.wdata[4] WDATA[5]=soc.cpu.cpuregs.wdata[5] WDATA[6]=soc.cpu.cpuregs.wdata[6] WDATA[7]=soc.cpu.cpuregs.wdata[7] WDATA[8]=soc.cpu.cpuregs.wdata[8] WDATA[9]=soc.cpu.cpuregs.wdata[9] WDATA[10]=soc.cpu.cpuregs.wdata[10] WDATA[11]=soc.cpu.cpuregs.wdata[11] WDATA[12]=soc.cpu.cpuregs.wdata[12] WDATA[13]=soc.cpu.cpuregs.wdata[13] WDATA[14]=soc.cpu.cpuregs.wdata[14] WDATA[15]=soc.cpu.cpuregs.wdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[1]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[2]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[3]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[4]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[5]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[6]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[7]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[8]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[9]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[10]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[11]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[12]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[13]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[14]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[15]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 RADDR[0]=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0] RADDR[1]=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1] RADDR[2]=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2] RADDR[3]=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3] RADDR[4]=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[0] RDATA[1]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[1] RDATA[2]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[2] RDATA[3]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[3] RDATA[4]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[4] RDATA[5]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[5] RDATA[6]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[6] RDATA[7]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[7] RDATA[8]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[8] RDATA[9]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[9] RDATA[10]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[10] RDATA[11]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[11] RDATA[12]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[12] RDATA[13]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[13] RDATA[14]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[14] RDATA[15]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8010[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[0] WDATA[1]=soc.cpu.cpuregs.wdata[1] WDATA[2]=soc.cpu.cpuregs.wdata[2] WDATA[3]=soc.cpu.cpuregs.wdata[3] WDATA[4]=soc.cpu.cpuregs.wdata[4] WDATA[5]=soc.cpu.cpuregs.wdata[5] WDATA[6]=soc.cpu.cpuregs.wdata[6] WDATA[7]=soc.cpu.cpuregs.wdata[7] WDATA[8]=soc.cpu.cpuregs.wdata[8] WDATA[9]=soc.cpu.cpuregs.wdata[9] WDATA[10]=soc.cpu.cpuregs.wdata[10] WDATA[11]=soc.cpu.cpuregs.wdata[11] WDATA[12]=soc.cpu.cpuregs.wdata[12] WDATA[13]=soc.cpu.cpuregs.wdata[13] WDATA[14]=soc.cpu.cpuregs.wdata[14] WDATA[15]=soc.cpu.cpuregs.wdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[1]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[2]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[3]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[4]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[5]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[6]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[7]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[8]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[9]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[10]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[11]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[12]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[13]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[14]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[15]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 RADDR[0]=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0] RADDR[1]=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1] RADDR[2]=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2] RADDR[3]=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3] RADDR[4]=$abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[0] RDATA[1]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[1] RDATA[2]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[2] RDATA[3]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[3] RDATA[4]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[4] RDATA[5]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[5] RDATA[6]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[6] RDATA[7]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[7] RDATA[8]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[8] RDATA[9]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[9] RDATA[10]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[10] RDATA[11]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[11] RDATA[12]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[12] RDATA[13]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[13] RDATA[14]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[14] RDATA[15]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8054[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[16] WDATA[1]=soc.cpu.cpuregs.wdata[17] WDATA[2]=soc.cpu.cpuregs.wdata[18] WDATA[3]=soc.cpu.cpuregs.wdata[19] WDATA[4]=soc.cpu.cpuregs.wdata[20] WDATA[5]=soc.cpu.cpuregs.wdata[21] WDATA[6]=soc.cpu.cpuregs.wdata[22] WDATA[7]=soc.cpu.cpuregs.wdata[23] WDATA[8]=soc.cpu.cpuregs.wdata[24] WDATA[9]=soc.cpu.cpuregs.wdata[25] WDATA[10]=soc.cpu.cpuregs.wdata[26] WDATA[11]=soc.cpu.cpuregs.wdata[27] WDATA[12]=soc.cpu.cpuregs.wdata[28] WDATA[13]=soc.cpu.cpuregs.wdata[29] WDATA[14]=soc.cpu.cpuregs.wdata[30] WDATA[15]=soc.cpu.cpuregs.wdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[1]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[2]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[3]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[4]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[5]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[6]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[7]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[8]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[9]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[10]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[11]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[12]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[13]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[14]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 MASK[15]=$abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197 RADDR[0]=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0] RADDR[1]=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1] RADDR[2]=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2] RADDR[3]=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3] RADDR[4]=$abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[0] RDATA[1]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[1] RDATA[2]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[2] RDATA[3]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[3] RDATA[4]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[4] RDATA[5]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[5] RDATA[6]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[6] RDATA[7]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[7] RDATA[8]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[8] RDATA[9]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[9] RDATA[10]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[10] RDATA[11]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[11] RDATA[12]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[12] RDATA[13]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[13] RDATA[14]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[14] RDATA[15]=$abc$61060$auto$memory_bram.cc:926:replace_cell$8093[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[16] WDATA[1]=soc.cpu.cpuregs.wdata[17] WDATA[2]=soc.cpu.cpuregs.wdata[18] WDATA[3]=soc.cpu.cpuregs.wdata[19] WDATA[4]=soc.cpu.cpuregs.wdata[20] WDATA[5]=soc.cpu.cpuregs.wdata[21] WDATA[6]=soc.cpu.cpuregs.wdata[22] WDATA[7]=soc.cpu.cpuregs.wdata[23] WDATA[8]=soc.cpu.cpuregs.wdata[24] WDATA[9]=soc.cpu.cpuregs.wdata[25] WDATA[10]=soc.cpu.cpuregs.wdata[26] WDATA[11]=soc.cpu.cpuregs.wdata[27] WDATA[12]=soc.cpu.cpuregs.wdata[28] WDATA[13]=soc.cpu.cpuregs.wdata[29] WDATA[14]=soc.cpu.cpuregs.wdata[30] WDATA[15]=soc.cpu.cpuregs.wdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[0] RDATA[1]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[1] RDATA[2]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[0] RDATA[4]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[4] RDATA[5]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[5] RDATA[6]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[6] RDATA[7]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[7] RDATA[8]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[8] RDATA[9]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[9] RDATA[10]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[1] RDATA[12]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[12] RDATA[13]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[13] RDATA[14]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[14] RDATA[15]=$techmap8172\soc.memory.mem.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[0] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[1] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[0] RDATA[1]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[1] RDATA[2]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[2] RDATA[4]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[4] RDATA[5]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[5] RDATA[6]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[6] RDATA[7]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[7] RDATA[8]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[8] RDATA[9]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[9] RDATA[10]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[3] RDATA[12]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[12] RDATA[13]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[13] RDATA[14]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[14] RDATA[15]=$techmap8171\soc.memory.mem.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[2] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[3] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[0] RDATA[1]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[1] RDATA[2]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[20] RDATA[4]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[4] RDATA[5]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[5] RDATA[6]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[6] RDATA[7]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[7] RDATA[8]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[8] RDATA[9]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[9] RDATA[10]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[21] RDATA[12]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[12] RDATA[13]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[13] RDATA[14]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[14] RDATA[15]=$techmap8162\soc.memory.mem.10.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[20] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[21] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[0] RDATA[1]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[1] RDATA[2]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[22] RDATA[4]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[4] RDATA[5]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[5] RDATA[6]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[6] RDATA[7]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[7] RDATA[8]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[8] RDATA[9]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[9] RDATA[10]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[23] RDATA[12]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[12] RDATA[13]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[13] RDATA[14]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[14] RDATA[15]=$techmap8161\soc.memory.mem.11.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[22] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[23] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[0] RDATA[1]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[1] RDATA[2]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[24] RDATA[4]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[4] RDATA[5]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[5] RDATA[6]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[6] RDATA[7]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[7] RDATA[8]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[8] RDATA[9]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[9] RDATA[10]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[25] RDATA[12]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[12] RDATA[13]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[13] RDATA[14]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[14] RDATA[15]=$techmap8160\soc.memory.mem.12.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[24] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[25] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[0] RDATA[1]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[1] RDATA[2]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[26] RDATA[4]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[4] RDATA[5]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[5] RDATA[6]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[6] RDATA[7]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[7] RDATA[8]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[8] RDATA[9]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[9] RDATA[10]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[27] RDATA[12]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[12] RDATA[13]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[13] RDATA[14]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[14] RDATA[15]=$techmap8159\soc.memory.mem.13.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[26] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[27] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[0] RDATA[1]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[1] RDATA[2]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[28] RDATA[4]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[4] RDATA[5]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[5] RDATA[6]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[6] RDATA[7]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[7] RDATA[8]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[8] RDATA[9]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[9] RDATA[10]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[29] RDATA[12]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[12] RDATA[13]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[13] RDATA[14]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[14] RDATA[15]=$techmap8158\soc.memory.mem.14.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[28] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[29] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[0] RDATA[1]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[1] RDATA[2]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[30] RDATA[4]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[4] RDATA[5]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[5] RDATA[6]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[6] RDATA[7]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[7] RDATA[8]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[8] RDATA[9]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[9] RDATA[10]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[31] RDATA[12]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[12] RDATA[13]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[13] RDATA[14]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[14] RDATA[15]=$techmap8157\soc.memory.mem.15.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[30] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[31] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[0] RDATA[1]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[1] RDATA[2]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[4] RDATA[4]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[4] RDATA[5]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[5] RDATA[6]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[6] RDATA[7]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[7] RDATA[8]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[8] RDATA[9]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[9] RDATA[10]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[5] RDATA[12]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[12] RDATA[13]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[13] RDATA[14]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[14] RDATA[15]=$techmap8170\soc.memory.mem.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[4] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[5] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[0] RDATA[1]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[1] RDATA[2]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[6] RDATA[4]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[4] RDATA[5]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[5] RDATA[6]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[6] RDATA[7]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[7] RDATA[8]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[8] RDATA[9]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[9] RDATA[10]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[7] RDATA[12]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[12] RDATA[13]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[13] RDATA[14]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[14] RDATA[15]=$techmap8169\soc.memory.mem.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[6] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[7] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[0] RDATA[1]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[1] RDATA[2]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[8] RDATA[4]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[4] RDATA[5]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[5] RDATA[6]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[6] RDATA[7]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[7] RDATA[8]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[8] RDATA[9]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[9] RDATA[10]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[9] RDATA[12]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[12] RDATA[13]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[13] RDATA[14]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[14] RDATA[15]=$techmap8168\soc.memory.mem.4.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[8] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[9] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[0] RDATA[1]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[1] RDATA[2]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[10] RDATA[4]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[4] RDATA[5]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[5] RDATA[6]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[6] RDATA[7]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[7] RDATA[8]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[8] RDATA[9]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[9] RDATA[10]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[11] RDATA[12]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[12] RDATA[13]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[13] RDATA[14]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[14] RDATA[15]=$techmap8167\soc.memory.mem.5.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[10] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[11] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[0] RDATA[1]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[1] RDATA[2]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[12] RDATA[4]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[4] RDATA[5]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[5] RDATA[6]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[6] RDATA[7]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[7] RDATA[8]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[8] RDATA[9]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[9] RDATA[10]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[13] RDATA[12]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[12] RDATA[13]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[13] RDATA[14]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[14] RDATA[15]=$techmap8166\soc.memory.mem.6.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[12] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[13] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[0] RDATA[1]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[1] RDATA[2]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[14] RDATA[4]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[4] RDATA[5]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[5] RDATA[6]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[6] RDATA[7]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[7] RDATA[8]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[8] RDATA[9]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[9] RDATA[10]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[15] RDATA[12]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[12] RDATA[13]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[13] RDATA[14]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[14] RDATA[15]=$techmap8165\soc.memory.mem.7.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[14] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[15] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[0] RDATA[1]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[1] RDATA[2]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[16] RDATA[4]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[4] RDATA[5]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[5] RDATA[6]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[6] RDATA[7]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[7] RDATA[8]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[8] RDATA[9]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[9] RDATA[10]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[17] RDATA[12]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[12] RDATA[13]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[13] RDATA[14]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[14] RDATA[15]=$techmap8164\soc.memory.mem.8.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[16] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[17] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[0] RDATA[1]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[1] RDATA[2]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[18] RDATA[4]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[4] RDATA[5]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[5] RDATA[6]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[6] RDATA[7]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[7] RDATA[8]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[8] RDATA[9]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[9] RDATA[10]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[19] RDATA[12]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[12] RDATA[13]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[13] RDATA[14]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[14] RDATA[15]=$techmap8163\soc.memory.mem.9.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[18] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[19] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.names $true $auto$alumacc.cc:474:replace_alu$7168.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7179.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7184.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7195.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7217.C[0]
1 1
.names $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0] $auto$alumacc.cc:474:replace_alu$7217.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7228.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7228.C[1]
1 1
.names $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25] $auto$alumacc.cc:474:replace_alu$7228.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7233.C[0]
1 1
.names $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0] $auto$alumacc.cc:474:replace_alu$7233.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7246.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7249.C[0]
1 1
.names clock.counterI[0] $auto$alumacc.cc:474:replace_alu$7249.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7252.C[0]
1 1
.names pin_8 $auto$alumacc.cc:474:replace_alu$7252.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7255.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7258.C[0]
1 1
.names soc.cpu.count_cycle[0] $auto$alumacc.cc:474:replace_alu$7258.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7261.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7264.C[0]
1 1
.names soc.cpu.count_instr[0] $auto$alumacc.cc:474:replace_alu$7264.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7267.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7270.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7273.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7276.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7285.C[0]
1 1
.names $abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31] $auto$alumacc.cc:474:replace_alu$7285.C[31]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7292.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7295.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7302.C[0]
1 1
.names soc.cpu.pcpi_timeout_counter[0] $auto$alumacc.cc:474:replace_alu$7302.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7305.C[0]
1 1
.names soc.cpu.timer[0] $auto$alumacc.cc:474:replace_alu$7305.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7314.C[0]
1 1
.names $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[0] $auto$alumacc.cc:474:replace_alu$7314.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7317.C[0]
1 1
.names $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0] $auto$alumacc.cc:474:replace_alu$7317.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7320.C[0]
1 1
.names $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[0] $auto$alumacc.cc:474:replace_alu$7320.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7323.C[0]
1 1
.names $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[0] $auto$alumacc.cc:474:replace_alu$7323.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7326.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7329.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7332.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7338.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7341.C[0]
1 1
.names soc.spimemio.rd_addr[2] $auto$alumacc.cc:474:replace_alu$7341.C[1]
1 1
.names $abc$61060$auto$alumacc.cc:474:replace_alu$7341.C[22] $auto$alumacc.cc:474:replace_alu$7341.C[22]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7344.C[0]
1 1
.names soc.simpleuart.send_bitcnt[0] $auto$alumacc.cc:474:replace_alu$7344.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7347.C[0]
1 1
.names soc.simpleuart.recv_state[0] $auto$alumacc.cc:474:replace_alu$7347.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7350.C[0]
1 1
.names soc.simpleuart.recv_divcnt[0] $auto$alumacc.cc:474:replace_alu$7350.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7353.C[0]
1 1
.names soc.simpleuart.send_divcnt[0] $auto$alumacc.cc:474:replace_alu$7353.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7356.C[0]
1 1
.names soc.cpu.pcpi_mul.mul_counter[0] $auto$alumacc.cc:474:replace_alu$7356.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$11744.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$11744.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23524.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23524.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23531.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23531.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23558.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23558.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23566.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23566.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23573.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23573.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23600.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23600.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23607.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23607.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23615.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23615.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23622.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23622.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23651.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23651.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23658.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23658.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23666.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23666.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23673.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23673.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23707.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23707.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23714.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23714.C[1]
1 1
.names $abc$61060$auto$simplemap.cc:309:simplemap_lut$59216[0] $auto$wreduce.cc:454:run$7009[0]
1 1
.names $abc$61060$auto$simplemap.cc:309:simplemap_lut$59444[0] $auto$wreduce.cc:454:run$7019[0]
1 1
.names $abc$61060$auto$wreduce.cc:454:run$7019[5] $auto$wreduce.cc:454:run$7019[5]
1 1
.names soc.memory.rdata[30] $techmap8157\soc.memory.mem.15.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[31] $techmap8157\soc.memory.mem.15.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[28] $techmap8158\soc.memory.mem.14.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[29] $techmap8158\soc.memory.mem.14.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[26] $techmap8159\soc.memory.mem.13.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[27] $techmap8159\soc.memory.mem.13.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[24] $techmap8160\soc.memory.mem.12.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[25] $techmap8160\soc.memory.mem.12.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[22] $techmap8161\soc.memory.mem.11.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[23] $techmap8161\soc.memory.mem.11.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[20] $techmap8162\soc.memory.mem.10.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[21] $techmap8162\soc.memory.mem.10.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[18] $techmap8163\soc.memory.mem.9.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[19] $techmap8163\soc.memory.mem.9.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[16] $techmap8164\soc.memory.mem.8.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[17] $techmap8164\soc.memory.mem.8.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[14] $techmap8165\soc.memory.mem.7.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[15] $techmap8165\soc.memory.mem.7.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[12] $techmap8166\soc.memory.mem.6.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[13] $techmap8166\soc.memory.mem.6.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[10] $techmap8167\soc.memory.mem.5.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[11] $techmap8167\soc.memory.mem.5.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[8] $techmap8168\soc.memory.mem.4.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[9] $techmap8168\soc.memory.mem.4.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[6] $techmap8169\soc.memory.mem.3.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[7] $techmap8169\soc.memory.mem.3.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[4] $techmap8170\soc.memory.mem.2.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[5] $techmap8170\soc.memory.mem.2.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[2] $techmap8171\soc.memory.mem.1.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[3] $techmap8171\soc.memory.mem.1.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[0] $techmap8172\soc.memory.mem.0.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[1] $techmap8172\soc.memory.mem.0.0.0.A1DATA_16[11]
1 1
.names $abc$61060$auto$simplemap.cc:309:simplemap_lut$59154[2] $techmap\clock.$0\counterO[31:0][0]
1 1
.names $abc$61060$auto$simplemap.cc:309:simplemap_lut$59135[2] $techmap\clock.$add$clock.v:17$1114_Y[0]
1 1
.names $abc$61060$auto$simplemap.cc:309:simplemap_lut$59173[2] $techmap\soc.cpu.$add$picorv32.v:1405$2449_Y[0]
1 1
.names $abc$61060$auto$simplemap.cc:309:simplemap_lut$59192[2] $techmap\soc.cpu.$add$picorv32.v:1542$2507_Y[0]
1 1
.names clk_16mhz clk
1 1
.names clk_16mhz clock.clk
1 1
.names pin_8 clock.clock_out[0]
1 1
.names clock.counterO[1] clock.clock_out[1]
1 1
.names clock.counterO[2] clock.clock_out[2]
1 1
.names clock.counterO[3] clock.clock_out[3]
1 1
.names clock.counterO[4] clock.clock_out[4]
1 1
.names clock.counterO[5] clock.clock_out[5]
1 1
.names clock.counterO[6] clock.clock_out[6]
1 1
.names clock.counterO[7] clock.clock_out[7]
1 1
.names clock.counterO[8] clock.clock_out[8]
1 1
.names clock.counterO[9] clock.clock_out[9]
1 1
.names clock.counterO[10] clock.clock_out[10]
1 1
.names clock.counterO[11] clock.clock_out[11]
1 1
.names clock.counterO[12] clock.clock_out[12]
1 1
.names clock.counterO[13] clock.clock_out[13]
1 1
.names clock.counterO[14] clock.clock_out[14]
1 1
.names clock.counterO[15] clock.clock_out[15]
1 1
.names clock.counterO[16] clock.clock_out[16]
1 1
.names clock.counterO[17] clock.clock_out[17]
1 1
.names clock.counterO[18] clock.clock_out[18]
1 1
.names clock.counterO[19] clock.clock_out[19]
1 1
.names clock.counterO[20] clock.clock_out[20]
1 1
.names clock.counterO[21] clock.clock_out[21]
1 1
.names clock.counterO[22] clock.clock_out[22]
1 1
.names clock.counterO[23] clock.clock_out[23]
1 1
.names clock.counterO[24] clock.clock_out[24]
1 1
.names clock.counterO[25] clock.clock_out[25]
1 1
.names clock.counterO[26] clock.clock_out[26]
1 1
.names clock.counterO[27] clock.clock_out[27]
1 1
.names clock.counterO[28] clock.clock_out[28]
1 1
.names clock.counterO[29] clock.clock_out[29]
1 1
.names clock.counterO[30] clock.clock_out[30]
1 1
.names clock.counterO[31] clock.clock_out[31]
1 1
.names pin_8 clock.counterO[0]
1 1
.names resetn clock.resetn
1 1
.names $false clockO[0]
1 1
.names $false clockO[1]
1 1
.names $false clockO[2]
1 1
.names $false clockO[3]
1 1
.names $false clockO[4]
1 1
.names $false clockO[5]
1 1
.names $false clockO[6]
1 1
.names $false clockO[7]
1 1
.names $false clockO[8]
1 1
.names $false clockO[9]
1 1
.names $false clockO[10]
1 1
.names $false clockO[11]
1 1
.names $false clockO[12]
1 1
.names $false clockO[13]
1 1
.names $false clockO[14]
1 1
.names $false clockO[15]
1 1
.names $false clockO[16]
1 1
.names $false clockO[17]
1 1
.names $false clockO[18]
1 1
.names $false clockO[19]
1 1
.names $false clockO[20]
1 1
.names $false clockO[21]
1 1
.names $false clockO[22]
1 1
.names $false clockO[23]
1 1
.names $false clockO[24]
1 1
.names $false clockO[25]
1 1
.names $false clockO[26]
1 1
.names $false clockO[27]
1 1
.names $false clockO[28]
1 1
.names $false clockO[29]
1 1
.names $false clockO[30]
1 1
.names $false clockO[31]
1 1
.names pin_8 clock_out[0]
1 1
.names clock.counterO[1] clock_out[1]
1 1
.names clock.counterO[2] clock_out[2]
1 1
.names clock.counterO[3] clock_out[3]
1 1
.names clock.counterO[4] clock_out[4]
1 1
.names clock.counterO[5] clock_out[5]
1 1
.names clock.counterO[6] clock_out[6]
1 1
.names clock.counterO[7] clock_out[7]
1 1
.names clock.counterO[8] clock_out[8]
1 1
.names clock.counterO[9] clock_out[9]
1 1
.names clock.counterO[10] clock_out[10]
1 1
.names clock.counterO[11] clock_out[11]
1 1
.names clock.counterO[12] clock_out[12]
1 1
.names clock.counterO[13] clock_out[13]
1 1
.names clock.counterO[14] clock_out[14]
1 1
.names clock.counterO[15] clock_out[15]
1 1
.names clock.counterO[16] clock_out[16]
1 1
.names clock.counterO[17] clock_out[17]
1 1
.names clock.counterO[18] clock_out[18]
1 1
.names clock.counterO[19] clock_out[19]
1 1
.names clock.counterO[20] clock_out[20]
1 1
.names clock.counterO[21] clock_out[21]
1 1
.names clock.counterO[22] clock_out[22]
1 1
.names clock.counterO[23] clock_out[23]
1 1
.names clock.counterO[24] clock_out[24]
1 1
.names clock.counterO[25] clock_out[25]
1 1
.names clock.counterO[26] clock_out[26]
1 1
.names clock.counterO[27] clock_out[27]
1 1
.names clock.counterO[28] clock_out[28]
1 1
.names clock.counterO[29] clock_out[29]
1 1
.names clock.counterO[30] clock_out[30]
1 1
.names clock.counterO[31] clock_out[31]
1 1
.names $false encoderDataL[0]
1 1
.names $false encoderDataL[1]
1 1
.names $false encoderDataL[2]
1 1
.names $false encoderDataL[3]
1 1
.names $false encoderDataL[4]
1 1
.names $false encoderDataL[5]
1 1
.names $false encoderDataL[6]
1 1
.names $false encoderDataL[7]
1 1
.names $false encoderDataL[8]
1 1
.names $false encoderDataL[9]
1 1
.names $false encoderDataL[10]
1 1
.names $false encoderDataL[11]
1 1
.names $false encoderDataL[12]
1 1
.names $false encoderDataL[13]
1 1
.names $false encoderDataL[14]
1 1
.names $false encoderDataL[15]
1 1
.names $false encoderDataL[16]
1 1
.names $false encoderDataL[17]
1 1
.names $false encoderDataL[18]
1 1
.names $false encoderDataL[19]
1 1
.names $false encoderDataL[20]
1 1
.names $false encoderDataL[21]
1 1
.names $false encoderDataL[22]
1 1
.names $false encoderDataL[23]
1 1
.names $false encoderDataL[24]
1 1
.names $false encoderDataL[25]
1 1
.names $false encoderDataL[26]
1 1
.names $false encoderDataL[27]
1 1
.names $false encoderDataL[28]
1 1
.names $false encoderDataL[29]
1 1
.names $false encoderDataL[30]
1 1
.names $false encoderDataL[31]
1 1
.names $false encoderDataR[0]
1 1
.names $false encoderDataR[1]
1 1
.names $false encoderDataR[2]
1 1
.names $false encoderDataR[3]
1 1
.names $false encoderDataR[4]
1 1
.names $false encoderDataR[5]
1 1
.names $false encoderDataR[6]
1 1
.names $false encoderDataR[7]
1 1
.names $false encoderDataR[8]
1 1
.names $false encoderDataR[9]
1 1
.names $false encoderDataR[10]
1 1
.names $false encoderDataR[11]
1 1
.names $false encoderDataR[12]
1 1
.names $false encoderDataR[13]
1 1
.names $false encoderDataR[14]
1 1
.names $false encoderDataR[15]
1 1
.names $false encoderDataR[16]
1 1
.names $false encoderDataR[17]
1 1
.names $false encoderDataR[18]
1 1
.names $false encoderDataR[19]
1 1
.names $false encoderDataR[20]
1 1
.names $false encoderDataR[21]
1 1
.names $false encoderDataR[22]
1 1
.names $false encoderDataR[23]
1 1
.names $false encoderDataR[24]
1 1
.names $false encoderDataR[25]
1 1
.names $false encoderDataR[26]
1 1
.names $false encoderDataR[27]
1 1
.names $false encoderDataR[28]
1 1
.names $false encoderDataR[29]
1 1
.names $false encoderDataR[30]
1 1
.names $false encoderDataR[31]
1 1
.names soc.cpu.mem_addr[0] iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] iomem_addr[31]
1 1
.names soc.cpu.mem_wdata[0] iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] iomem_wstrb[3]
1 1
.names pin_7 pinTest[0]
1 1
.names $false pinTest[1]
1 1
.names $false pinTest[2]
1 1
.names $false pinTest[3]
1 1
.names $false pinTest[4]
1 1
.names $false pinTest[5]
1 1
.names $false pinTest[6]
1 1
.names $false pinTest[7]
1 1
.names $false pinTest[8]
1 1
.names $false pinTest[9]
1 1
.names $false pinTest[10]
1 1
.names $false pinTest[11]
1 1
.names $false pinTest[12]
1 1
.names $false pinTest[13]
1 1
.names $false pinTest[14]
1 1
.names $false pinTest[15]
1 1
.names $false pinTest[16]
1 1
.names $false pinTest[17]
1 1
.names $false pinTest[18]
1 1
.names $false pinTest[19]
1 1
.names $false pinTest[20]
1 1
.names $false pinTest[21]
1 1
.names $false pinTest[22]
1 1
.names $false pinTest[23]
1 1
.names $false pinTest[24]
1 1
.names $false pinTest[25]
1 1
.names $false pinTest[26]
1 1
.names $false pinTest[27]
1 1
.names $false pinTest[28]
1 1
.names $false pinTest[29]
1 1
.names $false pinTest[30]
1 1
.names $false pinTest[31]
1 1
.names $true pin_pu
1 1
.names $false pin_usbn
1 1
.names $false pin_usbp
1 1
.names clk_16mhz soc.clk
1 1
.names clk_16mhz soc.cpu.clk
1 1
.names clk_16mhz soc.cpu.cpuregs.clk
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs.raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs.raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs.raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs.raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs.raddr1[4]
1 1
.names soc.cpu.decoded_rs1[5] soc.cpu.cpuregs.raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs.raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs.raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs.raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs.raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs.raddr2[4]
1 1
.names soc.cpu.decoded_rs2[5] soc.cpu.cpuregs.raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs.waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs.waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs.waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs.waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs.waddr[4]
1 1
.names soc.cpu.latched_rd[5] soc.cpu.cpuregs.waddr[5]
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs_raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs_raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs_raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs_raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs_raddr1[4]
1 1
.names soc.cpu.decoded_rs1[5] soc.cpu.cpuregs_raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs_raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs_raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs_raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs_raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs_raddr2[4]
1 1
.names soc.cpu.decoded_rs2[5] soc.cpu.cpuregs_raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs_waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs_waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs_waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs_waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs_waddr[4]
1 1
.names soc.cpu.latched_rd[5] soc.cpu.cpuregs_waddr[5]
1 1
.names soc.cpu.cpuregs.wdata[0] soc.cpu.cpuregs_wrdata[0]
1 1
.names soc.cpu.cpuregs.wdata[1] soc.cpu.cpuregs_wrdata[1]
1 1
.names soc.cpu.cpuregs.wdata[2] soc.cpu.cpuregs_wrdata[2]
1 1
.names soc.cpu.cpuregs.wdata[3] soc.cpu.cpuregs_wrdata[3]
1 1
.names soc.cpu.cpuregs.wdata[4] soc.cpu.cpuregs_wrdata[4]
1 1
.names soc.cpu.cpuregs.wdata[5] soc.cpu.cpuregs_wrdata[5]
1 1
.names soc.cpu.cpuregs.wdata[6] soc.cpu.cpuregs_wrdata[6]
1 1
.names soc.cpu.cpuregs.wdata[7] soc.cpu.cpuregs_wrdata[7]
1 1
.names soc.cpu.cpuregs.wdata[8] soc.cpu.cpuregs_wrdata[8]
1 1
.names soc.cpu.cpuregs.wdata[9] soc.cpu.cpuregs_wrdata[9]
1 1
.names soc.cpu.cpuregs.wdata[10] soc.cpu.cpuregs_wrdata[10]
1 1
.names soc.cpu.cpuregs.wdata[11] soc.cpu.cpuregs_wrdata[11]
1 1
.names soc.cpu.cpuregs.wdata[12] soc.cpu.cpuregs_wrdata[12]
1 1
.names soc.cpu.cpuregs.wdata[13] soc.cpu.cpuregs_wrdata[13]
1 1
.names soc.cpu.cpuregs.wdata[14] soc.cpu.cpuregs_wrdata[14]
1 1
.names soc.cpu.cpuregs.wdata[15] soc.cpu.cpuregs_wrdata[15]
1 1
.names soc.cpu.cpuregs.wdata[16] soc.cpu.cpuregs_wrdata[16]
1 1
.names soc.cpu.cpuregs.wdata[17] soc.cpu.cpuregs_wrdata[17]
1 1
.names soc.cpu.cpuregs.wdata[18] soc.cpu.cpuregs_wrdata[18]
1 1
.names soc.cpu.cpuregs.wdata[19] soc.cpu.cpuregs_wrdata[19]
1 1
.names soc.cpu.cpuregs.wdata[20] soc.cpu.cpuregs_wrdata[20]
1 1
.names soc.cpu.cpuregs.wdata[21] soc.cpu.cpuregs_wrdata[21]
1 1
.names soc.cpu.cpuregs.wdata[22] soc.cpu.cpuregs_wrdata[22]
1 1
.names soc.cpu.cpuregs.wdata[23] soc.cpu.cpuregs_wrdata[23]
1 1
.names soc.cpu.cpuregs.wdata[24] soc.cpu.cpuregs_wrdata[24]
1 1
.names soc.cpu.cpuregs.wdata[25] soc.cpu.cpuregs_wrdata[25]
1 1
.names soc.cpu.cpuregs.wdata[26] soc.cpu.cpuregs_wrdata[26]
1 1
.names soc.cpu.cpuregs.wdata[27] soc.cpu.cpuregs_wrdata[27]
1 1
.names soc.cpu.cpuregs.wdata[28] soc.cpu.cpuregs_wrdata[28]
1 1
.names soc.cpu.cpuregs.wdata[29] soc.cpu.cpuregs_wrdata[29]
1 1
.names soc.cpu.cpuregs.wdata[30] soc.cpu.cpuregs_wrdata[30]
1 1
.names soc.cpu.cpuregs.wdata[31] soc.cpu.cpuregs_wrdata[31]
1 1
.names soc.cpu.mem_addr[0] soc.cpu.dbg_mem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.cpu.dbg_mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.cpu.dbg_mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.cpu.dbg_mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.cpu.dbg_mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.cpu.dbg_mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.cpu.dbg_mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.cpu.dbg_mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.cpu.dbg_mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.cpu.dbg_mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.cpu.dbg_mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.cpu.dbg_mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.cpu.dbg_mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.cpu.dbg_mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.cpu.dbg_mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.cpu.dbg_mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.cpu.dbg_mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.cpu.dbg_mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.cpu.dbg_mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.cpu.dbg_mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.cpu.dbg_mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.cpu.dbg_mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.cpu.dbg_mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.cpu.dbg_mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.cpu.dbg_mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.cpu.dbg_mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.cpu.dbg_mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.cpu.dbg_mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.cpu.dbg_mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.cpu.dbg_mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.cpu.dbg_mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.cpu.dbg_mem_addr[31]
1 1
.names soc.cpu.mem_rdata[16] soc.cpu.dbg_mem_rdata[16]
1 1
.names soc.cpu.mem_rdata[17] soc.cpu.dbg_mem_rdata[17]
1 1
.names soc.cpu.mem_rdata[18] soc.cpu.dbg_mem_rdata[18]
1 1
.names soc.cpu.mem_rdata[19] soc.cpu.dbg_mem_rdata[19]
1 1
.names soc.cpu.mem_rdata[20] soc.cpu.dbg_mem_rdata[20]
1 1
.names soc.cpu.mem_rdata[21] soc.cpu.dbg_mem_rdata[21]
1 1
.names soc.cpu.mem_rdata[22] soc.cpu.dbg_mem_rdata[22]
1 1
.names soc.cpu.mem_rdata[23] soc.cpu.dbg_mem_rdata[23]
1 1
.names soc.cpu.mem_rdata[24] soc.cpu.dbg_mem_rdata[24]
1 1
.names soc.cpu.mem_rdata[25] soc.cpu.dbg_mem_rdata[25]
1 1
.names soc.cpu.mem_rdata[26] soc.cpu.dbg_mem_rdata[26]
1 1
.names soc.cpu.mem_rdata[27] soc.cpu.dbg_mem_rdata[27]
1 1
.names soc.cpu.mem_rdata[28] soc.cpu.dbg_mem_rdata[28]
1 1
.names soc.cpu.mem_rdata[29] soc.cpu.dbg_mem_rdata[29]
1 1
.names soc.cpu.mem_rdata[30] soc.cpu.dbg_mem_rdata[30]
1 1
.names soc.cpu.mem_rdata[31] soc.cpu.dbg_mem_rdata[31]
1 1
.names soc.cpu.mem_valid soc.cpu.dbg_mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.cpu.dbg_mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.cpu.dbg_mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.cpu.dbg_mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.cpu.dbg_mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.cpu.dbg_mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.cpu.dbg_mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.cpu.dbg_mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.cpu.dbg_mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.cpu.dbg_mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.cpu.dbg_mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.cpu.dbg_mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.cpu.dbg_mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.cpu.dbg_mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.cpu.dbg_mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.cpu.dbg_mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.cpu.dbg_mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.cpu.dbg_mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.cpu.dbg_mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.cpu.dbg_mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.cpu.dbg_mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.cpu.dbg_mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.cpu.dbg_mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.cpu.dbg_mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.cpu.dbg_mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.cpu.dbg_mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.cpu.dbg_mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.cpu.dbg_mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.cpu.dbg_mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.cpu.dbg_mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.cpu.dbg_mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.cpu.dbg_mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.cpu.dbg_mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.cpu.dbg_mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.cpu.dbg_mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.cpu.dbg_mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.cpu.dbg_mem_wstrb[3]
1 1
.names $undef soc.cpu.decoded_rs[0]
1 1
.names $undef soc.cpu.decoded_rs[1]
1 1
.names $undef soc.cpu.decoded_rs[2]
1 1
.names $undef soc.cpu.decoded_rs[3]
1 1
.names $undef soc.cpu.decoded_rs[4]
1 1
.names $undef soc.cpu.decoded_rs[5]
1 1
.names $false soc.cpu.irq[0]
1 1
.names $false soc.cpu.irq[1]
1 1
.names $false soc.cpu.irq[2]
1 1
.names $false soc.cpu.irq[3]
1 1
.names $false soc.cpu.irq[4]
1 1
.names $false soc.cpu.irq[5]
1 1
.names $false soc.cpu.irq[6]
1 1
.names $false soc.cpu.irq[7]
1 1
.names $false soc.cpu.irq[8]
1 1
.names $false soc.cpu.irq[9]
1 1
.names $false soc.cpu.irq[10]
1 1
.names $false soc.cpu.irq[11]
1 1
.names $false soc.cpu.irq[12]
1 1
.names $false soc.cpu.irq[13]
1 1
.names $false soc.cpu.irq[14]
1 1
.names $false soc.cpu.irq[15]
1 1
.names $false soc.cpu.irq[16]
1 1
.names $false soc.cpu.irq[17]
1 1
.names $false soc.cpu.irq[18]
1 1
.names $false soc.cpu.irq[19]
1 1
.names $false soc.cpu.irq[20]
1 1
.names $false soc.cpu.irq[21]
1 1
.names $false soc.cpu.irq[22]
1 1
.names $false soc.cpu.irq[23]
1 1
.names $false soc.cpu.irq[24]
1 1
.names $false soc.cpu.irq[25]
1 1
.names $false soc.cpu.irq[26]
1 1
.names $false soc.cpu.irq[27]
1 1
.names $false soc.cpu.irq[28]
1 1
.names $false soc.cpu.irq[29]
1 1
.names $false soc.cpu.irq[30]
1 1
.names $false soc.cpu.irq[31]
1 1
.names $false soc.cpu.mem_la_addr[0]
1 1
.names $false soc.cpu.mem_la_addr[1]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.mem_la_wdata[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.mem_la_wdata[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.mem_la_wdata[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.mem_la_wdata[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.mem_la_wdata[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.mem_la_wdata[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.mem_la_wdata[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.mem_la_wdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[0] soc.cpu.mem_rdata[0]
1 1
.names soc.cpu.dbg_mem_rdata[1] soc.cpu.mem_rdata[1]
1 1
.names soc.cpu.dbg_mem_rdata[2] soc.cpu.mem_rdata[2]
1 1
.names soc.cpu.dbg_mem_rdata[3] soc.cpu.mem_rdata[3]
1 1
.names soc.cpu.dbg_mem_rdata[4] soc.cpu.mem_rdata[4]
1 1
.names soc.cpu.dbg_mem_rdata[5] soc.cpu.mem_rdata[5]
1 1
.names soc.cpu.dbg_mem_rdata[6] soc.cpu.mem_rdata[6]
1 1
.names soc.cpu.dbg_mem_rdata[7] soc.cpu.mem_rdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[8] soc.cpu.mem_rdata[8]
1 1
.names soc.cpu.dbg_mem_rdata[9] soc.cpu.mem_rdata[9]
1 1
.names soc.cpu.dbg_mem_rdata[10] soc.cpu.mem_rdata[10]
1 1
.names soc.cpu.dbg_mem_rdata[11] soc.cpu.mem_rdata[11]
1 1
.names soc.cpu.dbg_mem_rdata[12] soc.cpu.mem_rdata[12]
1 1
.names soc.cpu.dbg_mem_rdata[13] soc.cpu.mem_rdata[13]
1 1
.names soc.cpu.dbg_mem_rdata[14] soc.cpu.mem_rdata[14]
1 1
.names soc.cpu.dbg_mem_rdata[15] soc.cpu.mem_rdata[15]
1 1
.names $undef soc.cpu.next_pc[0]
1 1
.names clk_16mhz soc.cpu.pcpi_div.clk
1 1
.names soc.cpu.pcpi_insn[0] soc.cpu.pcpi_div.pcpi_insn[0]
1 1
.names soc.cpu.pcpi_insn[1] soc.cpu.pcpi_div.pcpi_insn[1]
1 1
.names soc.cpu.pcpi_insn[2] soc.cpu.pcpi_div.pcpi_insn[2]
1 1
.names soc.cpu.pcpi_insn[3] soc.cpu.pcpi_div.pcpi_insn[3]
1 1
.names soc.cpu.pcpi_insn[4] soc.cpu.pcpi_div.pcpi_insn[4]
1 1
.names soc.cpu.pcpi_insn[5] soc.cpu.pcpi_div.pcpi_insn[5]
1 1
.names soc.cpu.pcpi_insn[6] soc.cpu.pcpi_div.pcpi_insn[6]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[11]
1 1
.names soc.cpu.pcpi_insn[12] soc.cpu.pcpi_div.pcpi_insn[12]
1 1
.names soc.cpu.pcpi_insn[13] soc.cpu.pcpi_div.pcpi_insn[13]
1 1
.names soc.cpu.pcpi_insn[14] soc.cpu.pcpi_div.pcpi_insn[14]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[24]
1 1
.names soc.cpu.pcpi_insn[25] soc.cpu.pcpi_div.pcpi_insn[25]
1 1
.names soc.cpu.pcpi_insn[26] soc.cpu.pcpi_div.pcpi_insn[26]
1 1
.names soc.cpu.pcpi_insn[27] soc.cpu.pcpi_div.pcpi_insn[27]
1 1
.names soc.cpu.pcpi_insn[28] soc.cpu.pcpi_div.pcpi_insn[28]
1 1
.names soc.cpu.pcpi_insn[29] soc.cpu.pcpi_div.pcpi_insn[29]
1 1
.names soc.cpu.pcpi_insn[30] soc.cpu.pcpi_div.pcpi_insn[30]
1 1
.names soc.cpu.pcpi_insn[31] soc.cpu.pcpi_div.pcpi_insn[31]
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div.pcpi_ready
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_div.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_div.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_div.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_div.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_div.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_div.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_div.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_div.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_div.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_div.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_div.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_div.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_div.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_div.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_div.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_div.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_div.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_div.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_div.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_div.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_div.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_div.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_div.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_div.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_div.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_div.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_div.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_div.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_div.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_div.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_div.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_div.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_div.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_div.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_div.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_div.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_div.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_div.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_div.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_div.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_div.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_div.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_div.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_div.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_div.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_div.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_div.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_div.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_div.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_div.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_div.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_div.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_div.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_div.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_div.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_div.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_div.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_div.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_div.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_div.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_div.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_div.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_div.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_div.pcpi_rs2[31]
1 1
.names soc.cpu.pcpi_valid soc.cpu.pcpi_div.pcpi_valid
1 1
.names resetn soc.cpu.pcpi_div.resetn
1 1
.names soc.cpu.pcpi_div.pcpi_rd[0] soc.cpu.pcpi_div_rd[0]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[1] soc.cpu.pcpi_div_rd[1]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[2] soc.cpu.pcpi_div_rd[2]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[3] soc.cpu.pcpi_div_rd[3]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[4] soc.cpu.pcpi_div_rd[4]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[5] soc.cpu.pcpi_div_rd[5]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[6] soc.cpu.pcpi_div_rd[6]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[7] soc.cpu.pcpi_div_rd[7]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[8] soc.cpu.pcpi_div_rd[8]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[9] soc.cpu.pcpi_div_rd[9]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[10] soc.cpu.pcpi_div_rd[10]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[11] soc.cpu.pcpi_div_rd[11]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[12] soc.cpu.pcpi_div_rd[12]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[13] soc.cpu.pcpi_div_rd[13]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[14] soc.cpu.pcpi_div_rd[14]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[15] soc.cpu.pcpi_div_rd[15]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[16] soc.cpu.pcpi_div_rd[16]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[17] soc.cpu.pcpi_div_rd[17]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[18] soc.cpu.pcpi_div_rd[18]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[19] soc.cpu.pcpi_div_rd[19]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[20] soc.cpu.pcpi_div_rd[20]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[21] soc.cpu.pcpi_div_rd[21]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[22] soc.cpu.pcpi_div_rd[22]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[23] soc.cpu.pcpi_div_rd[23]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[24] soc.cpu.pcpi_div_rd[24]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[25] soc.cpu.pcpi_div_rd[25]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[26] soc.cpu.pcpi_div_rd[26]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[27] soc.cpu.pcpi_div_rd[27]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[28] soc.cpu.pcpi_div_rd[28]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[29] soc.cpu.pcpi_div_rd[29]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[30] soc.cpu.pcpi_div_rd[30]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[31] soc.cpu.pcpi_div_rd[31]
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div_ready
1 1
.names soc.cpu.pcpi_div.pcpi_wait soc.cpu.pcpi_div_wait
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div_wr
1 1
.names $undef soc.cpu.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_insn[11]
1 1
.names $undef soc.cpu.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_insn[24]
1 1
.names $true soc.cpu.pcpi_int_wr
1 1
.names clk_16mhz soc.cpu.pcpi_mul.clk
1 1
.names $true soc.cpu.pcpi_mul.i[0]
1 1
.names $false soc.cpu.pcpi_mul.i[1]
1 1
.names $false soc.cpu.pcpi_mul.i[2]
1 1
.names $false soc.cpu.pcpi_mul.i[3]
1 1
.names $false soc.cpu.pcpi_mul.i[4]
1 1
.names $false soc.cpu.pcpi_mul.i[5]
1 1
.names $false soc.cpu.pcpi_mul.i[6]
1 1
.names $false soc.cpu.pcpi_mul.i[7]
1 1
.names $false soc.cpu.pcpi_mul.i[8]
1 1
.names $false soc.cpu.pcpi_mul.i[9]
1 1
.names $false soc.cpu.pcpi_mul.i[10]
1 1
.names $false soc.cpu.pcpi_mul.i[11]
1 1
.names $false soc.cpu.pcpi_mul.i[12]
1 1
.names $false soc.cpu.pcpi_mul.i[13]
1 1
.names $false soc.cpu.pcpi_mul.i[14]
1 1
.names $false soc.cpu.pcpi_mul.i[15]
1 1
.names $false soc.cpu.pcpi_mul.i[16]
1 1
.names $false soc.cpu.pcpi_mul.i[17]
1 1
.names $false soc.cpu.pcpi_mul.i[18]
1 1
.names $false soc.cpu.pcpi_mul.i[19]
1 1
.names $false soc.cpu.pcpi_mul.i[20]
1 1
.names $false soc.cpu.pcpi_mul.i[21]
1 1
.names $false soc.cpu.pcpi_mul.i[22]
1 1
.names $false soc.cpu.pcpi_mul.i[23]
1 1
.names $false soc.cpu.pcpi_mul.i[24]
1 1
.names $false soc.cpu.pcpi_mul.i[25]
1 1
.names $false soc.cpu.pcpi_mul.i[26]
1 1
.names $false soc.cpu.pcpi_mul.i[27]
1 1
.names $false soc.cpu.pcpi_mul.i[28]
1 1
.names $false soc.cpu.pcpi_mul.i[29]
1 1
.names $false soc.cpu.pcpi_mul.i[30]
1 1
.names $false soc.cpu.pcpi_mul.i[31]
1 1
.names soc.cpu.pcpi_mul.instr_mulh soc.cpu.pcpi_mul.instr_rs2_signed
1 1
.names $false soc.cpu.pcpi_mul.j[0]
1 1
.names $false soc.cpu.pcpi_mul.j[1]
1 1
.names $false soc.cpu.pcpi_mul.j[2]
1 1
.names $false soc.cpu.pcpi_mul.j[3]
1 1
.names $false soc.cpu.pcpi_mul.j[4]
1 1
.names $false soc.cpu.pcpi_mul.j[5]
1 1
.names $true soc.cpu.pcpi_mul.j[6]
1 1
.names $false soc.cpu.pcpi_mul.j[7]
1 1
.names $false soc.cpu.pcpi_mul.j[8]
1 1
.names $false soc.cpu.pcpi_mul.j[9]
1 1
.names $false soc.cpu.pcpi_mul.j[10]
1 1
.names $false soc.cpu.pcpi_mul.j[11]
1 1
.names $false soc.cpu.pcpi_mul.j[12]
1 1
.names $false soc.cpu.pcpi_mul.j[13]
1 1
.names $false soc.cpu.pcpi_mul.j[14]
1 1
.names $false soc.cpu.pcpi_mul.j[15]
1 1
.names $false soc.cpu.pcpi_mul.j[16]
1 1
.names $false soc.cpu.pcpi_mul.j[17]
1 1
.names $false soc.cpu.pcpi_mul.j[18]
1 1
.names $false soc.cpu.pcpi_mul.j[19]
1 1
.names $false soc.cpu.pcpi_mul.j[20]
1 1
.names $false soc.cpu.pcpi_mul.j[21]
1 1
.names $false soc.cpu.pcpi_mul.j[22]
1 1
.names $false soc.cpu.pcpi_mul.j[23]
1 1
.names $false soc.cpu.pcpi_mul.j[24]
1 1
.names $false soc.cpu.pcpi_mul.j[25]
1 1
.names $false soc.cpu.pcpi_mul.j[26]
1 1
.names $false soc.cpu.pcpi_mul.j[27]
1 1
.names $false soc.cpu.pcpi_mul.j[28]
1 1
.names $false soc.cpu.pcpi_mul.j[29]
1 1
.names $false soc.cpu.pcpi_mul.j[30]
1 1
.names $false soc.cpu.pcpi_mul.j[31]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[0]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[1]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[2]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[4]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[5]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[6]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[8]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[9]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[10]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[12]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[13]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[14]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[16]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[17]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[18]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[20]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[21]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[22]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[24]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[25]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[26]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[28]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[29]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[30]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[32]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[33]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[34]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[36]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[37]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[38]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[40]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[41]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[42]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[44]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[45]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[46]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[48]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[49]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[50]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[52]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[53]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[54]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[56]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[57]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[58]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[0]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[1]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[2]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[3]
1 1
.names soc.cpu.pcpi_mul.next_rdt[3] soc.cpu.pcpi_mul.next_rdx[4]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[5]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[6]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[7]
1 1
.names soc.cpu.pcpi_mul.next_rdt[7] soc.cpu.pcpi_mul.next_rdx[8]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[9]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[10]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[11]
1 1
.names soc.cpu.pcpi_mul.next_rdt[11] soc.cpu.pcpi_mul.next_rdx[12]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[13]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[14]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[15]
1 1
.names soc.cpu.pcpi_mul.next_rdt[15] soc.cpu.pcpi_mul.next_rdx[16]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[17]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[18]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[19]
1 1
.names soc.cpu.pcpi_mul.next_rdt[19] soc.cpu.pcpi_mul.next_rdx[20]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[21]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[22]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[23]
1 1
.names soc.cpu.pcpi_mul.next_rdt[23] soc.cpu.pcpi_mul.next_rdx[24]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[25]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[26]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[27]
1 1
.names soc.cpu.pcpi_mul.next_rdt[27] soc.cpu.pcpi_mul.next_rdx[28]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[29]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[30]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[31]
1 1
.names soc.cpu.pcpi_mul.next_rdt[31] soc.cpu.pcpi_mul.next_rdx[32]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[33]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[34]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[35]
1 1
.names soc.cpu.pcpi_mul.next_rdt[35] soc.cpu.pcpi_mul.next_rdx[36]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[37]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[38]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[39]
1 1
.names soc.cpu.pcpi_mul.next_rdt[39] soc.cpu.pcpi_mul.next_rdx[40]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[41]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[42]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[43]
1 1
.names soc.cpu.pcpi_mul.next_rdt[43] soc.cpu.pcpi_mul.next_rdx[44]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[45]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[46]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[47]
1 1
.names soc.cpu.pcpi_mul.next_rdt[47] soc.cpu.pcpi_mul.next_rdx[48]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[49]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[50]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[51]
1 1
.names soc.cpu.pcpi_mul.next_rdt[51] soc.cpu.pcpi_mul.next_rdx[52]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[53]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[54]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[55]
1 1
.names soc.cpu.pcpi_mul.next_rdt[55] soc.cpu.pcpi_mul.next_rdx[56]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[57]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[58]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[59]
1 1
.names soc.cpu.pcpi_mul.next_rdt[59] soc.cpu.pcpi_mul.next_rdx[60]
1 1
.names soc.cpu.pcpi_mul.rs1[1] soc.cpu.pcpi_mul.next_rs1[0]
1 1
.names soc.cpu.pcpi_mul.rs1[2] soc.cpu.pcpi_mul.next_rs1[1]
1 1
.names soc.cpu.pcpi_mul.rs1[3] soc.cpu.pcpi_mul.next_rs1[2]
1 1
.names soc.cpu.pcpi_mul.rs1[4] soc.cpu.pcpi_mul.next_rs1[3]
1 1
.names soc.cpu.pcpi_mul.rs1[5] soc.cpu.pcpi_mul.next_rs1[4]
1 1
.names soc.cpu.pcpi_mul.rs1[6] soc.cpu.pcpi_mul.next_rs1[5]
1 1
.names soc.cpu.pcpi_mul.rs1[7] soc.cpu.pcpi_mul.next_rs1[6]
1 1
.names soc.cpu.pcpi_mul.rs1[8] soc.cpu.pcpi_mul.next_rs1[7]
1 1
.names soc.cpu.pcpi_mul.rs1[9] soc.cpu.pcpi_mul.next_rs1[8]
1 1
.names soc.cpu.pcpi_mul.rs1[10] soc.cpu.pcpi_mul.next_rs1[9]
1 1
.names soc.cpu.pcpi_mul.rs1[11] soc.cpu.pcpi_mul.next_rs1[10]
1 1
.names soc.cpu.pcpi_mul.rs1[12] soc.cpu.pcpi_mul.next_rs1[11]
1 1
.names soc.cpu.pcpi_mul.rs1[13] soc.cpu.pcpi_mul.next_rs1[12]
1 1
.names soc.cpu.pcpi_mul.rs1[14] soc.cpu.pcpi_mul.next_rs1[13]
1 1
.names soc.cpu.pcpi_mul.rs1[15] soc.cpu.pcpi_mul.next_rs1[14]
1 1
.names soc.cpu.pcpi_mul.rs1[16] soc.cpu.pcpi_mul.next_rs1[15]
1 1
.names soc.cpu.pcpi_mul.rs1[17] soc.cpu.pcpi_mul.next_rs1[16]
1 1
.names soc.cpu.pcpi_mul.rs1[18] soc.cpu.pcpi_mul.next_rs1[17]
1 1
.names soc.cpu.pcpi_mul.rs1[19] soc.cpu.pcpi_mul.next_rs1[18]
1 1
.names soc.cpu.pcpi_mul.rs1[20] soc.cpu.pcpi_mul.next_rs1[19]
1 1
.names soc.cpu.pcpi_mul.rs1[21] soc.cpu.pcpi_mul.next_rs1[20]
1 1
.names soc.cpu.pcpi_mul.rs1[22] soc.cpu.pcpi_mul.next_rs1[21]
1 1
.names soc.cpu.pcpi_mul.rs1[23] soc.cpu.pcpi_mul.next_rs1[22]
1 1
.names soc.cpu.pcpi_mul.rs1[24] soc.cpu.pcpi_mul.next_rs1[23]
1 1
.names soc.cpu.pcpi_mul.rs1[25] soc.cpu.pcpi_mul.next_rs1[24]
1 1
.names soc.cpu.pcpi_mul.rs1[26] soc.cpu.pcpi_mul.next_rs1[25]
1 1
.names soc.cpu.pcpi_mul.rs1[27] soc.cpu.pcpi_mul.next_rs1[26]
1 1
.names soc.cpu.pcpi_mul.rs1[28] soc.cpu.pcpi_mul.next_rs1[27]
1 1
.names soc.cpu.pcpi_mul.rs1[29] soc.cpu.pcpi_mul.next_rs1[28]
1 1
.names soc.cpu.pcpi_mul.rs1[30] soc.cpu.pcpi_mul.next_rs1[29]
1 1
.names soc.cpu.pcpi_mul.rs1[31] soc.cpu.pcpi_mul.next_rs1[30]
1 1
.names soc.cpu.pcpi_mul.rs1[32] soc.cpu.pcpi_mul.next_rs1[31]
1 1
.names soc.cpu.pcpi_mul.rs1[33] soc.cpu.pcpi_mul.next_rs1[32]
1 1
.names soc.cpu.pcpi_mul.rs1[34] soc.cpu.pcpi_mul.next_rs1[33]
1 1
.names soc.cpu.pcpi_mul.rs1[35] soc.cpu.pcpi_mul.next_rs1[34]
1 1
.names soc.cpu.pcpi_mul.rs1[36] soc.cpu.pcpi_mul.next_rs1[35]
1 1
.names soc.cpu.pcpi_mul.rs1[37] soc.cpu.pcpi_mul.next_rs1[36]
1 1
.names soc.cpu.pcpi_mul.rs1[38] soc.cpu.pcpi_mul.next_rs1[37]
1 1
.names soc.cpu.pcpi_mul.rs1[39] soc.cpu.pcpi_mul.next_rs1[38]
1 1
.names soc.cpu.pcpi_mul.rs1[40] soc.cpu.pcpi_mul.next_rs1[39]
1 1
.names soc.cpu.pcpi_mul.rs1[41] soc.cpu.pcpi_mul.next_rs1[40]
1 1
.names soc.cpu.pcpi_mul.rs1[42] soc.cpu.pcpi_mul.next_rs1[41]
1 1
.names soc.cpu.pcpi_mul.rs1[43] soc.cpu.pcpi_mul.next_rs1[42]
1 1
.names soc.cpu.pcpi_mul.rs1[44] soc.cpu.pcpi_mul.next_rs1[43]
1 1
.names soc.cpu.pcpi_mul.rs1[45] soc.cpu.pcpi_mul.next_rs1[44]
1 1
.names soc.cpu.pcpi_mul.rs1[46] soc.cpu.pcpi_mul.next_rs1[45]
1 1
.names soc.cpu.pcpi_mul.rs1[47] soc.cpu.pcpi_mul.next_rs1[46]
1 1
.names soc.cpu.pcpi_mul.rs1[48] soc.cpu.pcpi_mul.next_rs1[47]
1 1
.names soc.cpu.pcpi_mul.rs1[49] soc.cpu.pcpi_mul.next_rs1[48]
1 1
.names soc.cpu.pcpi_mul.rs1[50] soc.cpu.pcpi_mul.next_rs1[49]
1 1
.names soc.cpu.pcpi_mul.rs1[51] soc.cpu.pcpi_mul.next_rs1[50]
1 1
.names soc.cpu.pcpi_mul.rs1[52] soc.cpu.pcpi_mul.next_rs1[51]
1 1
.names soc.cpu.pcpi_mul.rs1[53] soc.cpu.pcpi_mul.next_rs1[52]
1 1
.names soc.cpu.pcpi_mul.rs1[54] soc.cpu.pcpi_mul.next_rs1[53]
1 1
.names soc.cpu.pcpi_mul.rs1[55] soc.cpu.pcpi_mul.next_rs1[54]
1 1
.names soc.cpu.pcpi_mul.rs1[56] soc.cpu.pcpi_mul.next_rs1[55]
1 1
.names soc.cpu.pcpi_mul.rs1[57] soc.cpu.pcpi_mul.next_rs1[56]
1 1
.names soc.cpu.pcpi_mul.rs1[58] soc.cpu.pcpi_mul.next_rs1[57]
1 1
.names soc.cpu.pcpi_mul.rs1[59] soc.cpu.pcpi_mul.next_rs1[58]
1 1
.names soc.cpu.pcpi_mul.rs1[60] soc.cpu.pcpi_mul.next_rs1[59]
1 1
.names soc.cpu.pcpi_mul.rs1[61] soc.cpu.pcpi_mul.next_rs1[60]
1 1
.names soc.cpu.pcpi_mul.rs1[62] soc.cpu.pcpi_mul.next_rs1[61]
1 1
.names soc.cpu.pcpi_mul.rs1[63] soc.cpu.pcpi_mul.next_rs1[62]
1 1
.names $false soc.cpu.pcpi_mul.next_rs2[0]
1 1
.names soc.cpu.pcpi_mul.rs2[0] soc.cpu.pcpi_mul.next_rs2[1]
1 1
.names soc.cpu.pcpi_mul.rs2[1] soc.cpu.pcpi_mul.next_rs2[2]
1 1
.names soc.cpu.pcpi_mul.rs2[2] soc.cpu.pcpi_mul.next_rs2[3]
1 1
.names soc.cpu.pcpi_mul.rs2[3] soc.cpu.pcpi_mul.next_rs2[4]
1 1
.names soc.cpu.pcpi_mul.rs2[4] soc.cpu.pcpi_mul.next_rs2[5]
1 1
.names soc.cpu.pcpi_mul.rs2[5] soc.cpu.pcpi_mul.next_rs2[6]
1 1
.names soc.cpu.pcpi_mul.rs2[6] soc.cpu.pcpi_mul.next_rs2[7]
1 1
.names soc.cpu.pcpi_mul.rs2[7] soc.cpu.pcpi_mul.next_rs2[8]
1 1
.names soc.cpu.pcpi_mul.rs2[8] soc.cpu.pcpi_mul.next_rs2[9]
1 1
.names soc.cpu.pcpi_mul.rs2[9] soc.cpu.pcpi_mul.next_rs2[10]
1 1
.names soc.cpu.pcpi_mul.rs2[10] soc.cpu.pcpi_mul.next_rs2[11]
1 1
.names soc.cpu.pcpi_mul.rs2[11] soc.cpu.pcpi_mul.next_rs2[12]
1 1
.names soc.cpu.pcpi_mul.rs2[12] soc.cpu.pcpi_mul.next_rs2[13]
1 1
.names soc.cpu.pcpi_mul.rs2[13] soc.cpu.pcpi_mul.next_rs2[14]
1 1
.names soc.cpu.pcpi_mul.rs2[14] soc.cpu.pcpi_mul.next_rs2[15]
1 1
.names soc.cpu.pcpi_mul.rs2[15] soc.cpu.pcpi_mul.next_rs2[16]
1 1
.names soc.cpu.pcpi_mul.rs2[16] soc.cpu.pcpi_mul.next_rs2[17]
1 1
.names soc.cpu.pcpi_mul.rs2[17] soc.cpu.pcpi_mul.next_rs2[18]
1 1
.names soc.cpu.pcpi_mul.rs2[18] soc.cpu.pcpi_mul.next_rs2[19]
1 1
.names soc.cpu.pcpi_mul.rs2[19] soc.cpu.pcpi_mul.next_rs2[20]
1 1
.names soc.cpu.pcpi_mul.rs2[20] soc.cpu.pcpi_mul.next_rs2[21]
1 1
.names soc.cpu.pcpi_mul.rs2[21] soc.cpu.pcpi_mul.next_rs2[22]
1 1
.names soc.cpu.pcpi_mul.rs2[22] soc.cpu.pcpi_mul.next_rs2[23]
1 1
.names soc.cpu.pcpi_mul.rs2[23] soc.cpu.pcpi_mul.next_rs2[24]
1 1
.names soc.cpu.pcpi_mul.rs2[24] soc.cpu.pcpi_mul.next_rs2[25]
1 1
.names soc.cpu.pcpi_mul.rs2[25] soc.cpu.pcpi_mul.next_rs2[26]
1 1
.names soc.cpu.pcpi_mul.rs2[26] soc.cpu.pcpi_mul.next_rs2[27]
1 1
.names soc.cpu.pcpi_mul.rs2[27] soc.cpu.pcpi_mul.next_rs2[28]
1 1
.names soc.cpu.pcpi_mul.rs2[28] soc.cpu.pcpi_mul.next_rs2[29]
1 1
.names soc.cpu.pcpi_mul.rs2[29] soc.cpu.pcpi_mul.next_rs2[30]
1 1
.names soc.cpu.pcpi_mul.rs2[30] soc.cpu.pcpi_mul.next_rs2[31]
1 1
.names soc.cpu.pcpi_mul.rs2[31] soc.cpu.pcpi_mul.next_rs2[32]
1 1
.names soc.cpu.pcpi_mul.rs2[32] soc.cpu.pcpi_mul.next_rs2[33]
1 1
.names soc.cpu.pcpi_mul.rs2[33] soc.cpu.pcpi_mul.next_rs2[34]
1 1
.names soc.cpu.pcpi_mul.rs2[34] soc.cpu.pcpi_mul.next_rs2[35]
1 1
.names soc.cpu.pcpi_mul.rs2[35] soc.cpu.pcpi_mul.next_rs2[36]
1 1
.names soc.cpu.pcpi_mul.rs2[36] soc.cpu.pcpi_mul.next_rs2[37]
1 1
.names soc.cpu.pcpi_mul.rs2[37] soc.cpu.pcpi_mul.next_rs2[38]
1 1
.names soc.cpu.pcpi_mul.rs2[38] soc.cpu.pcpi_mul.next_rs2[39]
1 1
.names soc.cpu.pcpi_mul.rs2[39] soc.cpu.pcpi_mul.next_rs2[40]
1 1
.names soc.cpu.pcpi_mul.rs2[40] soc.cpu.pcpi_mul.next_rs2[41]
1 1
.names soc.cpu.pcpi_mul.rs2[41] soc.cpu.pcpi_mul.next_rs2[42]
1 1
.names soc.cpu.pcpi_mul.rs2[42] soc.cpu.pcpi_mul.next_rs2[43]
1 1
.names soc.cpu.pcpi_mul.rs2[43] soc.cpu.pcpi_mul.next_rs2[44]
1 1
.names soc.cpu.pcpi_mul.rs2[44] soc.cpu.pcpi_mul.next_rs2[45]
1 1
.names soc.cpu.pcpi_mul.rs2[45] soc.cpu.pcpi_mul.next_rs2[46]
1 1
.names soc.cpu.pcpi_mul.rs2[46] soc.cpu.pcpi_mul.next_rs2[47]
1 1
.names soc.cpu.pcpi_mul.rs2[47] soc.cpu.pcpi_mul.next_rs2[48]
1 1
.names soc.cpu.pcpi_mul.rs2[48] soc.cpu.pcpi_mul.next_rs2[49]
1 1
.names soc.cpu.pcpi_mul.rs2[49] soc.cpu.pcpi_mul.next_rs2[50]
1 1
.names soc.cpu.pcpi_mul.rs2[50] soc.cpu.pcpi_mul.next_rs2[51]
1 1
.names soc.cpu.pcpi_mul.rs2[51] soc.cpu.pcpi_mul.next_rs2[52]
1 1
.names soc.cpu.pcpi_mul.rs2[52] soc.cpu.pcpi_mul.next_rs2[53]
1 1
.names soc.cpu.pcpi_mul.rs2[53] soc.cpu.pcpi_mul.next_rs2[54]
1 1
.names soc.cpu.pcpi_mul.rs2[54] soc.cpu.pcpi_mul.next_rs2[55]
1 1
.names soc.cpu.pcpi_mul.rs2[55] soc.cpu.pcpi_mul.next_rs2[56]
1 1
.names soc.cpu.pcpi_mul.rs2[56] soc.cpu.pcpi_mul.next_rs2[57]
1 1
.names soc.cpu.pcpi_mul.rs2[57] soc.cpu.pcpi_mul.next_rs2[58]
1 1
.names soc.cpu.pcpi_mul.rs2[58] soc.cpu.pcpi_mul.next_rs2[59]
1 1
.names soc.cpu.pcpi_mul.rs2[59] soc.cpu.pcpi_mul.next_rs2[60]
1 1
.names soc.cpu.pcpi_mul.rs2[60] soc.cpu.pcpi_mul.next_rs2[61]
1 1
.names soc.cpu.pcpi_mul.rs2[61] soc.cpu.pcpi_mul.next_rs2[62]
1 1
.names soc.cpu.pcpi_mul.rs2[62] soc.cpu.pcpi_mul.next_rs2[63]
1 1
.names soc.cpu.pcpi_insn[0] soc.cpu.pcpi_mul.pcpi_insn[0]
1 1
.names soc.cpu.pcpi_insn[1] soc.cpu.pcpi_mul.pcpi_insn[1]
1 1
.names soc.cpu.pcpi_insn[2] soc.cpu.pcpi_mul.pcpi_insn[2]
1 1
.names soc.cpu.pcpi_insn[3] soc.cpu.pcpi_mul.pcpi_insn[3]
1 1
.names soc.cpu.pcpi_insn[4] soc.cpu.pcpi_mul.pcpi_insn[4]
1 1
.names soc.cpu.pcpi_insn[5] soc.cpu.pcpi_mul.pcpi_insn[5]
1 1
.names soc.cpu.pcpi_insn[6] soc.cpu.pcpi_mul.pcpi_insn[6]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[11]
1 1
.names soc.cpu.pcpi_insn[12] soc.cpu.pcpi_mul.pcpi_insn[12]
1 1
.names soc.cpu.pcpi_insn[13] soc.cpu.pcpi_mul.pcpi_insn[13]
1 1
.names soc.cpu.pcpi_insn[14] soc.cpu.pcpi_mul.pcpi_insn[14]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[24]
1 1
.names soc.cpu.pcpi_insn[25] soc.cpu.pcpi_mul.pcpi_insn[25]
1 1
.names soc.cpu.pcpi_insn[26] soc.cpu.pcpi_mul.pcpi_insn[26]
1 1
.names soc.cpu.pcpi_insn[27] soc.cpu.pcpi_mul.pcpi_insn[27]
1 1
.names soc.cpu.pcpi_insn[28] soc.cpu.pcpi_mul.pcpi_insn[28]
1 1
.names soc.cpu.pcpi_insn[29] soc.cpu.pcpi_mul.pcpi_insn[29]
1 1
.names soc.cpu.pcpi_insn[30] soc.cpu.pcpi_mul.pcpi_insn[30]
1 1
.names soc.cpu.pcpi_insn[31] soc.cpu.pcpi_mul.pcpi_insn[31]
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul.pcpi_ready
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_mul.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_mul.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_mul.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_mul.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_mul.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_mul.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_mul.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_mul.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_mul.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_mul.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_mul.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_mul.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_mul.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_mul.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_mul.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_mul.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_mul.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_mul.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_mul.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_mul.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_mul.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_mul.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_mul.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_mul.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_mul.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_mul.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_mul.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_mul.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_mul.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_mul.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_mul.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_mul.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_mul.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_mul.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_mul.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_mul.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_mul.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_mul.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_mul.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_mul.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_mul.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_mul.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_mul.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_mul.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_mul.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_mul.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_mul.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_mul.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_mul.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_mul.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_mul.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_mul.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_mul.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_mul.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_mul.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_mul.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_mul.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_mul.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_mul.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_mul.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_mul.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_mul.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_mul.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_mul.pcpi_rs2[31]
1 1
.names soc.cpu.pcpi_valid soc.cpu.pcpi_mul.pcpi_valid
1 1
.names resetn soc.cpu.pcpi_mul.resetn
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[0] soc.cpu.pcpi_mul_rd[0]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[1] soc.cpu.pcpi_mul_rd[1]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[2] soc.cpu.pcpi_mul_rd[2]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[3] soc.cpu.pcpi_mul_rd[3]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[4] soc.cpu.pcpi_mul_rd[4]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[5] soc.cpu.pcpi_mul_rd[5]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[6] soc.cpu.pcpi_mul_rd[6]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[7] soc.cpu.pcpi_mul_rd[7]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[8] soc.cpu.pcpi_mul_rd[8]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[9] soc.cpu.pcpi_mul_rd[9]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[10] soc.cpu.pcpi_mul_rd[10]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[11] soc.cpu.pcpi_mul_rd[11]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[12] soc.cpu.pcpi_mul_rd[12]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[13] soc.cpu.pcpi_mul_rd[13]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[14] soc.cpu.pcpi_mul_rd[14]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[15] soc.cpu.pcpi_mul_rd[15]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[16] soc.cpu.pcpi_mul_rd[16]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[17] soc.cpu.pcpi_mul_rd[17]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[18] soc.cpu.pcpi_mul_rd[18]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[19] soc.cpu.pcpi_mul_rd[19]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[20] soc.cpu.pcpi_mul_rd[20]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[21] soc.cpu.pcpi_mul_rd[21]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[22] soc.cpu.pcpi_mul_rd[22]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[23] soc.cpu.pcpi_mul_rd[23]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[24] soc.cpu.pcpi_mul_rd[24]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[25] soc.cpu.pcpi_mul_rd[25]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[26] soc.cpu.pcpi_mul_rd[26]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[27] soc.cpu.pcpi_mul_rd[27]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[28] soc.cpu.pcpi_mul_rd[28]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[29] soc.cpu.pcpi_mul_rd[29]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[30] soc.cpu.pcpi_mul_rd[30]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[31] soc.cpu.pcpi_mul_rd[31]
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul_ready
1 1
.names soc.cpu.pcpi_mul.pcpi_wait soc.cpu.pcpi_mul_wait
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul_wr
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_rs2[31]
1 1
.names resetn soc.cpu.resetn
1 1
.names flash_clk soc.flash_clk
1 1
.names flash_csb soc.flash_csb
1 1
.names flash_io0_di soc.flash_io0_di
1 1
.names flash_io0_do soc.flash_io0_do
1 1
.names flash_io0_oe soc.flash_io0_oe
1 1
.names flash_io1_di soc.flash_io1_di
1 1
.names flash_io1_do soc.flash_io1_do
1 1
.names flash_io1_oe soc.flash_io1_oe
1 1
.names flash_io2_di soc.flash_io2_di
1 1
.names flash_io2_do soc.flash_io2_do
1 1
.names flash_io2_oe soc.flash_io2_oe
1 1
.names flash_io3_di soc.flash_io3_di
1 1
.names flash_io3_do soc.flash_io3_do
1 1
.names flash_io3_oe soc.flash_io3_oe
1 1
.names soc.cpu.mem_addr[0] soc.iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.iomem_addr[31]
1 1
.names iomem_rdata[0] soc.iomem_rdata[0]
1 1
.names iomem_rdata[1] soc.iomem_rdata[1]
1 1
.names iomem_rdata[2] soc.iomem_rdata[2]
1 1
.names iomem_rdata[3] soc.iomem_rdata[3]
1 1
.names iomem_rdata[4] soc.iomem_rdata[4]
1 1
.names iomem_rdata[5] soc.iomem_rdata[5]
1 1
.names iomem_rdata[6] soc.iomem_rdata[6]
1 1
.names iomem_rdata[7] soc.iomem_rdata[7]
1 1
.names iomem_rdata[8] soc.iomem_rdata[8]
1 1
.names iomem_rdata[9] soc.iomem_rdata[9]
1 1
.names iomem_rdata[10] soc.iomem_rdata[10]
1 1
.names iomem_rdata[11] soc.iomem_rdata[11]
1 1
.names iomem_rdata[12] soc.iomem_rdata[12]
1 1
.names iomem_rdata[13] soc.iomem_rdata[13]
1 1
.names iomem_rdata[14] soc.iomem_rdata[14]
1 1
.names iomem_rdata[15] soc.iomem_rdata[15]
1 1
.names iomem_rdata[16] soc.iomem_rdata[16]
1 1
.names iomem_rdata[17] soc.iomem_rdata[17]
1 1
.names iomem_rdata[18] soc.iomem_rdata[18]
1 1
.names iomem_rdata[19] soc.iomem_rdata[19]
1 1
.names iomem_rdata[20] soc.iomem_rdata[20]
1 1
.names iomem_rdata[21] soc.iomem_rdata[21]
1 1
.names iomem_rdata[22] soc.iomem_rdata[22]
1 1
.names iomem_rdata[23] soc.iomem_rdata[23]
1 1
.names iomem_rdata[24] soc.iomem_rdata[24]
1 1
.names iomem_rdata[25] soc.iomem_rdata[25]
1 1
.names iomem_rdata[26] soc.iomem_rdata[26]
1 1
.names iomem_rdata[27] soc.iomem_rdata[27]
1 1
.names iomem_rdata[28] soc.iomem_rdata[28]
1 1
.names iomem_rdata[29] soc.iomem_rdata[29]
1 1
.names iomem_rdata[30] soc.iomem_rdata[30]
1 1
.names iomem_rdata[31] soc.iomem_rdata[31]
1 1
.names iomem_ready soc.iomem_ready
1 1
.names soc.cpu.mem_wdata[0] soc.iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.iomem_wstrb[3]
1 1
.names $false soc.irq[0]
1 1
.names $false soc.irq[1]
1 1
.names $false soc.irq[2]
1 1
.names $false soc.irq[3]
1 1
.names $false soc.irq[4]
1 1
.names $false soc.irq[5]
1 1
.names $false soc.irq[6]
1 1
.names $false soc.irq[7]
1 1
.names $false soc.irq[8]
1 1
.names $false soc.irq[9]
1 1
.names $false soc.irq[10]
1 1
.names $false soc.irq[11]
1 1
.names $false soc.irq[12]
1 1
.names $false soc.irq[13]
1 1
.names $false soc.irq[14]
1 1
.names $false soc.irq[15]
1 1
.names $false soc.irq[16]
1 1
.names $false soc.irq[17]
1 1
.names $false soc.irq[18]
1 1
.names $false soc.irq[19]
1 1
.names $false soc.irq[20]
1 1
.names $false soc.irq[21]
1 1
.names $false soc.irq[22]
1 1
.names $false soc.irq[23]
1 1
.names $false soc.irq[24]
1 1
.names $false soc.irq[25]
1 1
.names $false soc.irq[26]
1 1
.names $false soc.irq[27]
1 1
.names $false soc.irq[28]
1 1
.names $false soc.irq[29]
1 1
.names $false soc.irq[30]
1 1
.names $false soc.irq[31]
1 1
.names $false soc.irq_5
1 1
.names $false soc.irq_6
1 1
.names $false soc.irq_7
1 1
.names $false soc.irq_stall
1 1
.names $false soc.irq_uart
1 1
.names soc.cpu.mem_addr[0] soc.mem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.mem_addr[31]
1 1
.names soc.cpu.dbg_mem_rdata[0] soc.mem_rdata[0]
1 1
.names soc.cpu.dbg_mem_rdata[1] soc.mem_rdata[1]
1 1
.names soc.cpu.dbg_mem_rdata[2] soc.mem_rdata[2]
1 1
.names soc.cpu.dbg_mem_rdata[3] soc.mem_rdata[3]
1 1
.names soc.cpu.dbg_mem_rdata[4] soc.mem_rdata[4]
1 1
.names soc.cpu.dbg_mem_rdata[5] soc.mem_rdata[5]
1 1
.names soc.cpu.dbg_mem_rdata[6] soc.mem_rdata[6]
1 1
.names soc.cpu.dbg_mem_rdata[7] soc.mem_rdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[8] soc.mem_rdata[8]
1 1
.names soc.cpu.dbg_mem_rdata[9] soc.mem_rdata[9]
1 1
.names soc.cpu.dbg_mem_rdata[10] soc.mem_rdata[10]
1 1
.names soc.cpu.dbg_mem_rdata[11] soc.mem_rdata[11]
1 1
.names soc.cpu.dbg_mem_rdata[12] soc.mem_rdata[12]
1 1
.names soc.cpu.dbg_mem_rdata[13] soc.mem_rdata[13]
1 1
.names soc.cpu.dbg_mem_rdata[14] soc.mem_rdata[14]
1 1
.names soc.cpu.dbg_mem_rdata[15] soc.mem_rdata[15]
1 1
.names soc.cpu.mem_rdata[16] soc.mem_rdata[16]
1 1
.names soc.cpu.mem_rdata[17] soc.mem_rdata[17]
1 1
.names soc.cpu.mem_rdata[18] soc.mem_rdata[18]
1 1
.names soc.cpu.mem_rdata[19] soc.mem_rdata[19]
1 1
.names soc.cpu.mem_rdata[20] soc.mem_rdata[20]
1 1
.names soc.cpu.mem_rdata[21] soc.mem_rdata[21]
1 1
.names soc.cpu.mem_rdata[22] soc.mem_rdata[22]
1 1
.names soc.cpu.mem_rdata[23] soc.mem_rdata[23]
1 1
.names soc.cpu.mem_rdata[24] soc.mem_rdata[24]
1 1
.names soc.cpu.mem_rdata[25] soc.mem_rdata[25]
1 1
.names soc.cpu.mem_rdata[26] soc.mem_rdata[26]
1 1
.names soc.cpu.mem_rdata[27] soc.mem_rdata[27]
1 1
.names soc.cpu.mem_rdata[28] soc.mem_rdata[28]
1 1
.names soc.cpu.mem_rdata[29] soc.mem_rdata[29]
1 1
.names soc.cpu.mem_rdata[30] soc.mem_rdata[30]
1 1
.names soc.cpu.mem_rdata[31] soc.mem_rdata[31]
1 1
.names soc.cpu.mem_valid soc.mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.mem_wstrb[3]
1 1
.names soc.cpu.mem_addr[2] soc.memory.addr[0]
1 1
.names soc.cpu.mem_addr[3] soc.memory.addr[1]
1 1
.names soc.cpu.mem_addr[4] soc.memory.addr[2]
1 1
.names soc.cpu.mem_addr[5] soc.memory.addr[3]
1 1
.names soc.cpu.mem_addr[6] soc.memory.addr[4]
1 1
.names soc.cpu.mem_addr[7] soc.memory.addr[5]
1 1
.names soc.cpu.mem_addr[8] soc.memory.addr[6]
1 1
.names soc.cpu.mem_addr[9] soc.memory.addr[7]
1 1
.names soc.cpu.mem_addr[10] soc.memory.addr[8]
1 1
.names soc.cpu.mem_addr[11] soc.memory.addr[9]
1 1
.names soc.cpu.mem_addr[12] soc.memory.addr[10]
1 1
.names soc.cpu.mem_addr[13] soc.memory.addr[11]
1 1
.names soc.cpu.mem_addr[14] soc.memory.addr[12]
1 1
.names soc.cpu.mem_addr[15] soc.memory.addr[13]
1 1
.names soc.cpu.mem_addr[16] soc.memory.addr[14]
1 1
.names soc.cpu.mem_addr[17] soc.memory.addr[15]
1 1
.names soc.cpu.mem_addr[18] soc.memory.addr[16]
1 1
.names soc.cpu.mem_addr[19] soc.memory.addr[17]
1 1
.names soc.cpu.mem_addr[20] soc.memory.addr[18]
1 1
.names soc.cpu.mem_addr[21] soc.memory.addr[19]
1 1
.names soc.cpu.mem_addr[22] soc.memory.addr[20]
1 1
.names soc.cpu.mem_addr[23] soc.memory.addr[21]
1 1
.names clk_16mhz soc.memory.clk
1 1
.names soc.cpu.mem_wdata[0] soc.memory.wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.memory.wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.memory.wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.memory.wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.memory.wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.memory.wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.memory.wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.memory.wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.memory.wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.memory.wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.memory.wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.memory.wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.memory.wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.memory.wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.memory.wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.memory.wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.memory.wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.memory.wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.memory.wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.memory.wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.memory.wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.memory.wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.memory.wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.memory.wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.memory.wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.memory.wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.memory.wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.memory.wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.memory.wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.memory.wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.memory.wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.memory.wdata[31]
1 1
.names soc.memory.rdata[0] soc.ram_rdata[0]
1 1
.names soc.memory.rdata[1] soc.ram_rdata[1]
1 1
.names soc.memory.rdata[2] soc.ram_rdata[2]
1 1
.names soc.memory.rdata[3] soc.ram_rdata[3]
1 1
.names soc.memory.rdata[4] soc.ram_rdata[4]
1 1
.names soc.memory.rdata[5] soc.ram_rdata[5]
1 1
.names soc.memory.rdata[6] soc.ram_rdata[6]
1 1
.names soc.memory.rdata[7] soc.ram_rdata[7]
1 1
.names soc.memory.rdata[8] soc.ram_rdata[8]
1 1
.names soc.memory.rdata[9] soc.ram_rdata[9]
1 1
.names soc.memory.rdata[10] soc.ram_rdata[10]
1 1
.names soc.memory.rdata[11] soc.ram_rdata[11]
1 1
.names soc.memory.rdata[12] soc.ram_rdata[12]
1 1
.names soc.memory.rdata[13] soc.ram_rdata[13]
1 1
.names soc.memory.rdata[14] soc.ram_rdata[14]
1 1
.names soc.memory.rdata[15] soc.ram_rdata[15]
1 1
.names soc.memory.rdata[16] soc.ram_rdata[16]
1 1
.names soc.memory.rdata[17] soc.ram_rdata[17]
1 1
.names soc.memory.rdata[18] soc.ram_rdata[18]
1 1
.names soc.memory.rdata[19] soc.ram_rdata[19]
1 1
.names soc.memory.rdata[20] soc.ram_rdata[20]
1 1
.names soc.memory.rdata[21] soc.ram_rdata[21]
1 1
.names soc.memory.rdata[22] soc.ram_rdata[22]
1 1
.names soc.memory.rdata[23] soc.ram_rdata[23]
1 1
.names soc.memory.rdata[24] soc.ram_rdata[24]
1 1
.names soc.memory.rdata[25] soc.ram_rdata[25]
1 1
.names soc.memory.rdata[26] soc.ram_rdata[26]
1 1
.names soc.memory.rdata[27] soc.ram_rdata[27]
1 1
.names soc.memory.rdata[28] soc.ram_rdata[28]
1 1
.names soc.memory.rdata[29] soc.ram_rdata[29]
1 1
.names soc.memory.rdata[30] soc.ram_rdata[30]
1 1
.names soc.memory.rdata[31] soc.ram_rdata[31]
1 1
.names resetn soc.resetn
1 1
.names uart_in soc.ser_rx
1 1
.names uart_out soc.ser_tx
1 1
.names clk_16mhz soc.simpleuart.clk
1 1
.names soc.cpu.mem_wdata[0] soc.simpleuart.reg_dat_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.simpleuart.reg_dat_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.simpleuart.reg_dat_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.simpleuart.reg_dat_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.simpleuart.reg_dat_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.simpleuart.reg_dat_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.simpleuart.reg_dat_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.simpleuart.reg_dat_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.simpleuart.reg_dat_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.simpleuart.reg_dat_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.simpleuart.reg_dat_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.simpleuart.reg_dat_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.simpleuart.reg_dat_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.simpleuart.reg_dat_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.simpleuart.reg_dat_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.simpleuart.reg_dat_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.simpleuart.reg_dat_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.simpleuart.reg_dat_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.simpleuart.reg_dat_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.simpleuart.reg_dat_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.simpleuart.reg_dat_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.simpleuart.reg_dat_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.simpleuart.reg_dat_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.simpleuart.reg_dat_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.simpleuart.reg_dat_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.simpleuart.reg_dat_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.simpleuart.reg_dat_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.simpleuart.reg_dat_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.simpleuart.reg_dat_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.simpleuart.reg_dat_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.simpleuart.reg_dat_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.simpleuart.reg_dat_di[31]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[8]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[9]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[10]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[11]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[12]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[13]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[14]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[15]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[16]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[17]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[18]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[19]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[20]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[21]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[22]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[23]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[24]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[25]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[26]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[27]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[28]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[29]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[30]
1 1
.names soc.cpu.mem_wdata[0] soc.simpleuart.reg_div_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.simpleuart.reg_div_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.simpleuart.reg_div_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.simpleuart.reg_div_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.simpleuart.reg_div_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.simpleuart.reg_div_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.simpleuart.reg_div_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.simpleuart.reg_div_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.simpleuart.reg_div_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.simpleuart.reg_div_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.simpleuart.reg_div_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.simpleuart.reg_div_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.simpleuart.reg_div_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.simpleuart.reg_div_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.simpleuart.reg_div_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.simpleuart.reg_div_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.simpleuart.reg_div_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.simpleuart.reg_div_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.simpleuart.reg_div_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.simpleuart.reg_div_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.simpleuart.reg_div_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.simpleuart.reg_div_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.simpleuart.reg_div_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.simpleuart.reg_div_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.simpleuart.reg_div_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.simpleuart.reg_div_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.simpleuart.reg_div_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.simpleuart.reg_div_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.simpleuart.reg_div_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.simpleuart.reg_div_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.simpleuart.reg_div_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.simpleuart.reg_div_di[31]
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart.reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart.reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart.reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart.reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart.reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart.reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart.reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart.reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart.reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart.reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart.reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart.reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart.reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart.reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart.reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart.reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart.reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart.reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart.reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart.reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart.reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart.reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart.reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart.reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart.reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart.reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart.reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart.reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart.reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart.reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart.reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart.reg_div_do[31]
1 1
.names resetn soc.simpleuart.resetn
1 1
.names uart_out soc.simpleuart.send_pattern[0]
1 1
.names uart_in soc.simpleuart.ser_rx
1 1
.names uart_out soc.simpleuart.ser_tx
1 1
.names soc.simpleuart.reg_dat_do[0] soc.simpleuart_reg_dat_do[0]
1 1
.names soc.simpleuart.reg_dat_do[1] soc.simpleuart_reg_dat_do[1]
1 1
.names soc.simpleuart.reg_dat_do[2] soc.simpleuart_reg_dat_do[2]
1 1
.names soc.simpleuart.reg_dat_do[3] soc.simpleuart_reg_dat_do[3]
1 1
.names soc.simpleuart.reg_dat_do[4] soc.simpleuart_reg_dat_do[4]
1 1
.names soc.simpleuart.reg_dat_do[5] soc.simpleuart_reg_dat_do[5]
1 1
.names soc.simpleuart.reg_dat_do[6] soc.simpleuart_reg_dat_do[6]
1 1
.names soc.simpleuart.reg_dat_do[7] soc.simpleuart_reg_dat_do[7]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[8]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[9]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[10]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[11]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[12]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[13]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[14]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[15]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[16]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[17]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[18]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[19]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[20]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[21]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[22]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[23]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[24]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[25]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[26]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[27]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[28]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[29]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[30]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[31]
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart_reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart_reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart_reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart_reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart_reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart_reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart_reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart_reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart_reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart_reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart_reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart_reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart_reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart_reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart_reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart_reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart_reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart_reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart_reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart_reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart_reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart_reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart_reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart_reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart_reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart_reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart_reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart_reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart_reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart_reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart_reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart_reg_div_do[31]
1 1
.names soc.spimemio.rdata[0] soc.spimem_rdata[0]
1 1
.names soc.spimemio.rdata[1] soc.spimem_rdata[1]
1 1
.names soc.spimemio.rdata[2] soc.spimem_rdata[2]
1 1
.names soc.spimemio.rdata[3] soc.spimem_rdata[3]
1 1
.names soc.spimemio.rdata[4] soc.spimem_rdata[4]
1 1
.names soc.spimemio.rdata[5] soc.spimem_rdata[5]
1 1
.names soc.spimemio.rdata[6] soc.spimem_rdata[6]
1 1
.names soc.spimemio.rdata[7] soc.spimem_rdata[7]
1 1
.names soc.spimemio.rdata[8] soc.spimem_rdata[8]
1 1
.names soc.spimemio.rdata[9] soc.spimem_rdata[9]
1 1
.names soc.spimemio.rdata[10] soc.spimem_rdata[10]
1 1
.names soc.spimemio.rdata[11] soc.spimem_rdata[11]
1 1
.names soc.spimemio.rdata[12] soc.spimem_rdata[12]
1 1
.names soc.spimemio.rdata[13] soc.spimem_rdata[13]
1 1
.names soc.spimemio.rdata[14] soc.spimem_rdata[14]
1 1
.names soc.spimemio.rdata[15] soc.spimem_rdata[15]
1 1
.names soc.spimemio.rdata[16] soc.spimem_rdata[16]
1 1
.names soc.spimemio.rdata[17] soc.spimem_rdata[17]
1 1
.names soc.spimemio.rdata[18] soc.spimem_rdata[18]
1 1
.names soc.spimemio.rdata[19] soc.spimem_rdata[19]
1 1
.names soc.spimemio.rdata[20] soc.spimem_rdata[20]
1 1
.names soc.spimemio.rdata[21] soc.spimem_rdata[21]
1 1
.names soc.spimemio.rdata[22] soc.spimem_rdata[22]
1 1
.names soc.spimemio.rdata[23] soc.spimem_rdata[23]
1 1
.names soc.spimemio.rdata[24] soc.spimem_rdata[24]
1 1
.names soc.spimemio.rdata[25] soc.spimem_rdata[25]
1 1
.names soc.spimemio.rdata[26] soc.spimem_rdata[26]
1 1
.names soc.spimemio.rdata[27] soc.spimem_rdata[27]
1 1
.names soc.spimemio.rdata[28] soc.spimem_rdata[28]
1 1
.names soc.spimemio.rdata[29] soc.spimem_rdata[29]
1 1
.names soc.spimemio.rdata[30] soc.spimem_rdata[30]
1 1
.names soc.spimemio.rdata[31] soc.spimem_rdata[31]
1 1
.names soc.cpu.mem_addr[0] soc.spimemio.addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.spimemio.addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.spimemio.addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.spimemio.addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.spimemio.addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.spimemio.addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.spimemio.addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.spimemio.addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.spimemio.addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.spimemio.addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.spimemio.addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.spimemio.addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.spimemio.addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.spimemio.addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.spimemio.addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.spimemio.addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.spimemio.addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.spimemio.addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.spimemio.addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.spimemio.addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.spimemio.addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.spimemio.addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.spimemio.addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.spimemio.addr[23]
1 1
.names soc.cpu.mem_wdata[0] soc.spimemio.cfgreg_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.spimemio.cfgreg_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.spimemio.cfgreg_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.spimemio.cfgreg_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.spimemio.cfgreg_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.spimemio.cfgreg_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.spimemio.cfgreg_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.spimemio.cfgreg_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.spimemio.cfgreg_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.spimemio.cfgreg_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.spimemio.cfgreg_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.spimemio.cfgreg_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.spimemio.cfgreg_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.spimemio.cfgreg_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.spimemio.cfgreg_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.spimemio.cfgreg_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.spimemio.cfgreg_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.spimemio.cfgreg_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.spimemio.cfgreg_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.spimemio.cfgreg_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.spimemio.cfgreg_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.spimemio.cfgreg_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.spimemio.cfgreg_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.spimemio.cfgreg_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.spimemio.cfgreg_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.spimemio.cfgreg_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.spimemio.cfgreg_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.spimemio.cfgreg_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.spimemio.cfgreg_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.spimemio.cfgreg_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.spimemio.cfgreg_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.spimemio.cfgreg_di[31]
1 1
.names flash_io0_di soc.spimemio.cfgreg_do[0]
1 1
.names flash_io1_di soc.spimemio.cfgreg_do[1]
1 1
.names flash_io2_di soc.spimemio.cfgreg_do[2]
1 1
.names flash_io3_di soc.spimemio.cfgreg_do[3]
1 1
.names flash_clk soc.spimemio.cfgreg_do[4]
1 1
.names flash_csb soc.spimemio.cfgreg_do[5]
1 1
.names $false soc.spimemio.cfgreg_do[6]
1 1
.names $false soc.spimemio.cfgreg_do[7]
1 1
.names flash_io0_oe soc.spimemio.cfgreg_do[8]
1 1
.names flash_io1_oe soc.spimemio.cfgreg_do[9]
1 1
.names flash_io2_oe soc.spimemio.cfgreg_do[10]
1 1
.names flash_io3_oe soc.spimemio.cfgreg_do[11]
1 1
.names $false soc.spimemio.cfgreg_do[12]
1 1
.names $false soc.spimemio.cfgreg_do[13]
1 1
.names $false soc.spimemio.cfgreg_do[14]
1 1
.names $false soc.spimemio.cfgreg_do[15]
1 1
.names soc.spimemio.config_dummy[0] soc.spimemio.cfgreg_do[16]
1 1
.names soc.spimemio.config_dummy[1] soc.spimemio.cfgreg_do[17]
1 1
.names soc.spimemio.config_dummy[2] soc.spimemio.cfgreg_do[18]
1 1
.names soc.spimemio.config_dummy[3] soc.spimemio.cfgreg_do[19]
1 1
.names soc.spimemio.config_cont soc.spimemio.cfgreg_do[20]
1 1
.names clk_16mhz soc.spimemio.clk
1 1
.names soc.spimemio.xfer.ibuffer[0] soc.spimemio.dout_data[0]
1 1
.names soc.spimemio.xfer.ibuffer[1] soc.spimemio.dout_data[1]
1 1
.names soc.spimemio.xfer.ibuffer[2] soc.spimemio.dout_data[2]
1 1
.names soc.spimemio.xfer.ibuffer[3] soc.spimemio.dout_data[3]
1 1
.names soc.spimemio.xfer.ibuffer[4] soc.spimemio.dout_data[4]
1 1
.names soc.spimemio.xfer.ibuffer[5] soc.spimemio.dout_data[5]
1 1
.names soc.spimemio.xfer.ibuffer[6] soc.spimemio.dout_data[6]
1 1
.names soc.spimemio.xfer.ibuffer[7] soc.spimemio.dout_data[7]
1 1
.names soc.spimemio.xfer.xfer_tag_q[0] soc.spimemio.dout_tag[0]
1 1
.names soc.spimemio.xfer.xfer_tag_q[1] soc.spimemio.dout_tag[1]
1 1
.names soc.spimemio.xfer.xfer_tag_q[2] soc.spimemio.dout_tag[2]
1 1
.names soc.spimemio.xfer.xfer_tag_q[3] soc.spimemio.dout_tag[3]
1 1
.names flash_clk soc.spimemio.flash_clk
1 1
.names flash_csb soc.spimemio.flash_csb
1 1
.names flash_io0_di soc.spimemio.flash_io0_di
1 1
.names flash_io0_do soc.spimemio.flash_io0_do
1 1
.names flash_io0_oe soc.spimemio.flash_io0_oe
1 1
.names flash_io1_di soc.spimemio.flash_io1_di
1 1
.names flash_io1_do soc.spimemio.flash_io1_do
1 1
.names flash_io1_oe soc.spimemio.flash_io1_oe
1 1
.names flash_io2_di soc.spimemio.flash_io2_di
1 1
.names flash_io2_do soc.spimemio.flash_io2_do
1 1
.names flash_io2_oe soc.spimemio.flash_io2_oe
1 1
.names flash_io3_di soc.spimemio.flash_io3_di
1 1
.names flash_io3_do soc.spimemio.flash_io3_do
1 1
.names flash_io3_oe soc.spimemio.flash_io3_oe
1 1
.names resetn soc.spimemio.resetn
1 1
.names clk_16mhz soc.spimemio.xfer.clk
1 1
.names soc.spimemio.din_data[0] soc.spimemio.xfer.din_data[0]
1 1
.names soc.spimemio.din_data[1] soc.spimemio.xfer.din_data[1]
1 1
.names soc.spimemio.din_data[2] soc.spimemio.xfer.din_data[2]
1 1
.names soc.spimemio.din_data[3] soc.spimemio.xfer.din_data[3]
1 1
.names soc.spimemio.din_data[4] soc.spimemio.xfer.din_data[4]
1 1
.names soc.spimemio.din_data[5] soc.spimemio.xfer.din_data[5]
1 1
.names soc.spimemio.din_data[6] soc.spimemio.xfer.din_data[6]
1 1
.names soc.spimemio.din_data[7] soc.spimemio.xfer.din_data[7]
1 1
.names soc.spimemio.din_qspi soc.spimemio.xfer.din_qspi
1 1
.names soc.spimemio.din_rd soc.spimemio.xfer.din_rd
1 1
.names soc.spimemio.din_tag[0] soc.spimemio.xfer.din_tag[0]
1 1
.names soc.spimemio.din_tag[1] soc.spimemio.xfer.din_tag[1]
1 1
.names soc.spimemio.din_tag[2] soc.spimemio.xfer.din_tag[2]
1 1
.names soc.spimemio.din_tag[3] soc.spimemio.xfer.din_tag[3]
1 1
.names soc.spimemio.din_valid soc.spimemio.xfer.din_valid
1 1
.names soc.spimemio.xfer.ibuffer[0] soc.spimemio.xfer.dout_data[0]
1 1
.names soc.spimemio.xfer.ibuffer[1] soc.spimemio.xfer.dout_data[1]
1 1
.names soc.spimemio.xfer.ibuffer[2] soc.spimemio.xfer.dout_data[2]
1 1
.names soc.spimemio.xfer.ibuffer[3] soc.spimemio.xfer.dout_data[3]
1 1
.names soc.spimemio.xfer.ibuffer[4] soc.spimemio.xfer.dout_data[4]
1 1
.names soc.spimemio.xfer.ibuffer[5] soc.spimemio.xfer.dout_data[5]
1 1
.names soc.spimemio.xfer.ibuffer[6] soc.spimemio.xfer.dout_data[6]
1 1
.names soc.spimemio.xfer.ibuffer[7] soc.spimemio.xfer.dout_data[7]
1 1
.names soc.spimemio.xfer.xfer_tag_q[0] soc.spimemio.xfer.dout_tag[0]
1 1
.names soc.spimemio.xfer.xfer_tag_q[1] soc.spimemio.xfer.dout_tag[1]
1 1
.names soc.spimemio.xfer.xfer_tag_q[2] soc.spimemio.xfer.dout_tag[2]
1 1
.names soc.spimemio.xfer.xfer_tag_q[3] soc.spimemio.xfer.dout_tag[3]
1 1
.names flash_io0_di soc.spimemio.xfer.flash_io0_di
1 1
.names flash_io1_di soc.spimemio.xfer.flash_io1_di
1 1
.names flash_io2_di soc.spimemio.xfer.flash_io2_di
1 1
.names flash_io3_di soc.spimemio.xfer.flash_io3_di
1 1
.names soc.spimemio.xfer_resetn soc.spimemio.xfer.resetn
1 1
.names soc.spimemio.xfer.flash_clk soc.spimemio.xfer_clk
1 1
.names soc.spimemio.xfer.flash_csb soc.spimemio.xfer_csb
1 1
.names soc.spimemio.xfer.din_ddr soc.spimemio.xfer_ddr
1 1
.names soc.spimemio.xfer.din_dspi soc.spimemio.xfer_dspi
1 1
.names flash_io0_di soc.spimemio_cfgreg_do[0]
1 1
.names flash_io1_di soc.spimemio_cfgreg_do[1]
1 1
.names flash_io2_di soc.spimemio_cfgreg_do[2]
1 1
.names flash_io3_di soc.spimemio_cfgreg_do[3]
1 1
.names flash_clk soc.spimemio_cfgreg_do[4]
1 1
.names flash_csb soc.spimemio_cfgreg_do[5]
1 1
.names $false soc.spimemio_cfgreg_do[6]
1 1
.names $false soc.spimemio_cfgreg_do[7]
1 1
.names flash_io0_oe soc.spimemio_cfgreg_do[8]
1 1
.names flash_io1_oe soc.spimemio_cfgreg_do[9]
1 1
.names flash_io2_oe soc.spimemio_cfgreg_do[10]
1 1
.names flash_io3_oe soc.spimemio_cfgreg_do[11]
1 1
.names $false soc.spimemio_cfgreg_do[12]
1 1
.names $false soc.spimemio_cfgreg_do[13]
1 1
.names $false soc.spimemio_cfgreg_do[14]
1 1
.names $false soc.spimemio_cfgreg_do[15]
1 1
.names soc.spimemio.config_dummy[0] soc.spimemio_cfgreg_do[16]
1 1
.names soc.spimemio.config_dummy[1] soc.spimemio_cfgreg_do[17]
1 1
.names soc.spimemio.config_dummy[2] soc.spimemio_cfgreg_do[18]
1 1
.names soc.spimemio.config_dummy[3] soc.spimemio_cfgreg_do[19]
1 1
.names soc.spimemio.config_cont soc.spimemio_cfgreg_do[20]
1 1
.names $false writeEncoderL
1 1
.names $false writeEncoderR
1 1
.end
