(edif RSCU9
  (edifversion 2 0 0)
  (edifLevel 0)
  (keywordmap (keywordlevel 0))
(status
 (written
  (timeStamp 2021 03 20 12 58 34)
  (program "Vivado" (version "2018.2"))
  (comment "Built on 'Thu Jun 14 20:03:12 MDT 2018'")
  (comment "Built by 'xbuild'")
 )
)
  (Library hdi_primitives
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell LUT1 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
       )
     )
   )
   (cell LUT4 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
       )
     )
   )
   (cell LUT6 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
        (port I4 (direction INPUT))
        (port I5 (direction INPUT))
       )
     )
   )
   (cell LUT5 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
        (port I4 (direction INPUT))
       )
     )
   )
   (cell GND (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port G (direction OUTPUT))
       )
     )
   )
   (cell LDCE (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port CLR (direction INPUT))
        (port D (direction INPUT))
        (port G (direction INPUT))
        (port GE (direction INPUT))
       )
     )
   )
   (cell LUT3 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
       )
     )
   )
   (cell VCC (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port P (direction OUTPUT))
       )
     )
   )
   (cell INV (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface
         (port I (direction INPUT))
         (port O (direction OUTPUT))
       )
     )
   )
  )
  (Library work
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell RSCU9 (celltype GENERIC)
     (view RSCU9 (viewtype NETLIST)
       (interface 
        (port ALE (direction OUTPUT))
        (port ALUSrc_A (direction OUTPUT))
        (port ALUSrc_B (direction OUTPUT))
        (port Branch (direction OUTPUT))
        (port CPU_MIO (direction OUTPUT))
        (port Fun7 (direction INPUT))
        (port Jump (direction OUTPUT))
        (port MIO_ready (direction INPUT))
        (port PCEN (direction OUTPUT))
        (port RegWrite (direction OUTPUT))
        (port WR (direction OUTPUT))
        (port clk (direction INPUT))
        (port reset (direction INPUT))
        (port zero (direction INPUT))
        (port (array (rename ALUC "ALUC[2:0]") 3) (direction OUTPUT))
        (port (array (rename DatatoReg "DatatoReg[1:0]") 2) (direction OUTPUT))
        (port (array (rename Fun3 "Fun3[2:0]") 3) (direction INPUT))
        (port (array (rename ImmSel "ImmSel[1:0]") 2) (direction OUTPUT))
        (port (array (rename OPcode "OPcode[4:0]") 5) (direction INPUT))
       )
       (contents
         (instance ALE_INST_0 (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property INIT (string "2'h1"))
         )
         (instance (rename ALUC_0__INST_0 "ALUC[0]_INST_0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property INIT (string "16'h0454"))
         )
         (instance (rename ALUC_1__INST_0 "ALUC[1]_INST_0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property INIT (string "16'hFF57"))
         )
         (instance (rename ALUC_2__INST_0 "ALUC[2]_INST_0") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property INIT (string "64'h9898DD98DDDDDD98"))
         )
         (instance (rename ALUC_2__INST_0_i_1 "ALUC[2]_INST_0_i_1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h20020003"))
           (property SOFT_HLUTNM (string "soft_lutpair0"))
         )
         (instance (rename ALUC_2__INST_0_i_2 "ALUC[2]_INST_0_i_2") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00011000"))
           (property SOFT_HLUTNM (string "soft_lutpair0"))
         )
         (instance ALUSrc_B_INST_0 (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00000007"))
         )
         (instance Branch_INST_0 (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00000040"))
         )
         (instance CPU_MIO_INST_0 (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property INIT (string "16'h0001"))
         )
         (instance (rename DatatoReg_0__INST_0 "DatatoReg[0]_INST_0") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00000001"))
         )
         (instance GND (viewref netlist (cellref GND (libraryref hdi_primitives))))
         (instance GND_1 (viewref netlist (cellref GND (libraryref hdi_primitives))))
         (instance (rename ImmSel_reg_0_ "ImmSel_reg[0]") (viewref netlist (cellref LDCE (libraryref hdi_primitives)))
           (property XILINX_LEGACY_PRIM (string "LD"))
           (property INIT (string "1'b0"))
         )
         (instance (rename ImmSel_reg_0__i_1 "ImmSel_reg[0]_i_1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hAE"))
           (property SOFT_HLUTNM (string "soft_lutpair1"))
         )
         (instance (rename ImmSel_reg_1_ "ImmSel_reg[1]") (viewref netlist (cellref LDCE (libraryref hdi_primitives)))
           (property XILINX_LEGACY_PRIM (string "LD"))
           (property INIT (string "1'b0"))
         )
         (instance (rename ImmSel_reg_1__i_1 "ImmSel_reg[1]_i_1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00019101"))
           (property SOFT_HLUTNM (string "soft_lutpair1"))
         )
         (instance Jump_INST_0 (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00008000"))
         )
         (instance RegWrite_INST_0 (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h08000051"))
         )
         (instance VCC (viewref netlist (cellref VCC (libraryref hdi_primitives))))
         (instance VCC_1 (viewref netlist (cellref VCC (libraryref hdi_primitives))))
         (instance WR_INST_0 (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00000010"))
         )
         (net (rename &_const0_ "<const0>") (joined
          (portref G (instanceref GND))
          (portref ALUSrc_A)
          )
         )
         (net (rename &_const1_ "<const1>") (joined
          (portref P (instanceref VCC))
          (portref PCEN)
          )
         )
         (net ALE (joined
          (portref O (instanceref ALE_INST_0))
          (portref ALE)
          )
         )
         (net (rename ALUC_0_ "ALUC[0]") (joined
          (portref O (instanceref ALUC_0__INST_0))
          (portref (member ALUC 2))
          )
         )
         (net (rename ALUC_1_ "ALUC[1]") (joined
          (portref O (instanceref ALUC_1__INST_0))
          (portref (member ALUC 1))
          )
         )
         (net (rename ALUC_2_ "ALUC[2]") (joined
          (portref O (instanceref ALUC_2__INST_0))
          (portref (member ALUC 0))
          )
         )
         (net (rename ALUC_2__INST_0_i_1_n_0 "ALUC[2]_INST_0_i_1_n_0") (joined
          (portref I0 (instanceref ALUC_0__INST_0))
          (portref I0 (instanceref ALUC_2__INST_0))
          (portref I3 (instanceref ALUC_1__INST_0))
          (portref O (instanceref ALUC_2__INST_0_i_1))
          )
         )
         (net (rename ALUC_2__INST_0_i_2_n_0 "ALUC[2]_INST_0_i_2_n_0") (joined
          (portref I1 (instanceref ALUC_2__INST_0))
          (portref O (instanceref ALUC_2__INST_0_i_2))
          )
         )
         (net ALUSrc_B (joined
          (portref O (instanceref ALUSrc_B_INST_0))
          (portref ALUSrc_B)
          )
         )
         (net Branch (joined
          (portref O (instanceref Branch_INST_0))
          (portref Branch)
          )
         )
         (net CPU_MIO (joined
          (portref O (instanceref CPU_MIO_INST_0))
          (portref CPU_MIO)
          )
         )
         (net (rename DatatoReg_0_ "DatatoReg[0]") (joined
          (portref O (instanceref DatatoReg_0__INST_0))
          (portref (member DatatoReg 1))
          )
         )
         (net (rename DatatoReg_1_ "DatatoReg[1]") (joined
          (portref O (instanceref Jump_INST_0))
          (portref (member DatatoReg 0))
          (portref Jump)
          )
         )
         (net (rename Fun3_0_ "Fun3[0]") (joined
          (portref I1 (instanceref ALUC_1__INST_0))
          (portref I3 (instanceref ALUC_0__INST_0))
          (portref I3 (instanceref ALUC_2__INST_0))
          (portref (member Fun3 2))
          )
         )
         (net (rename Fun3_1_ "Fun3[1]") (joined
          (portref I2 (instanceref ALUC_0__INST_0))
          (portref I2 (instanceref ALUC_1__INST_0))
          (portref I4 (instanceref ALUC_2__INST_0))
          (portref (member Fun3 1))
          )
         )
         (net (rename Fun3_2_ "Fun3[2]") (joined
          (portref I0 (instanceref ALUC_1__INST_0))
          (portref I1 (instanceref ALUC_0__INST_0))
          (portref I5 (instanceref ALUC_2__INST_0))
          (portref (member Fun3 0))
          )
         )
         (net Fun7 (joined
          (portref I2 (instanceref ALUC_2__INST_0))
          (portref Fun7)
          )
         )
         (net GND_2 (joined
          (portref CLR (instanceref ImmSel_reg_0_))
          (portref CLR (instanceref ImmSel_reg_1_))
          (portref G (instanceref GND_1))
          )
         )
         (net (rename ImmSel_0_ "ImmSel[0]") (joined
          (portref Q (instanceref ImmSel_reg_0_))
          (portref (member ImmSel 1))
          )
         )
         (net (rename ImmSel_1_ "ImmSel[1]") (joined
          (portref Q (instanceref ImmSel_reg_1_))
          (portref (member ImmSel 0))
          )
         )
         (net (rename ImmSel_reg_0__i_1_n_0 "ImmSel_reg[0]_i_1_n_0") (joined
          (portref D (instanceref ImmSel_reg_0_))
          (portref O (instanceref ImmSel_reg_0__i_1))
          )
         )
         (net (rename ImmSel_reg_1__i_1_n_0 "ImmSel_reg[1]_i_1_n_0") (joined
          (portref G (instanceref ImmSel_reg_0_))
          (portref G (instanceref ImmSel_reg_1_))
          (portref O (instanceref ImmSel_reg_1__i_1))
          )
         )
         (net (rename OPcode_0_ "OPcode[0]") (joined
          (portref I0 (instanceref ALUC_2__INST_0_i_2))
          (portref I0 (instanceref CPU_MIO_INST_0))
          (portref I0 (instanceref ImmSel_reg_0__i_1))
          (portref I0 (instanceref RegWrite_INST_0))
          (portref I1 (instanceref ImmSel_reg_1__i_1))
          (portref I1 (instanceref Jump_INST_0))
          (portref I1 (instanceref WR_INST_0))
          (portref I2 (instanceref ALUSrc_B_INST_0))
          (portref I2 (instanceref DatatoReg_0__INST_0))
          (portref I3 (instanceref ALUC_2__INST_0_i_1))
          (portref I3 (instanceref Branch_INST_0))
          (portref (member OPcode 4))
          )
         )
         (net (rename OPcode_1_ "OPcode[1]") (joined
          (portref I0 (instanceref Branch_INST_0))
          (portref I0 (instanceref ImmSel_reg_1__i_1))
          (portref I0 (instanceref Jump_INST_0))
          (portref I1 (instanceref ALUC_2__INST_0_i_2))
          (portref I1 (instanceref CPU_MIO_INST_0))
          (portref I1 (instanceref DatatoReg_0__INST_0))
          (portref I2 (instanceref ALUC_2__INST_0_i_1))
          (portref I3 (instanceref ALUSrc_B_INST_0))
          (portref I3 (instanceref WR_INST_0))
          (portref I4 (instanceref RegWrite_INST_0))
          (portref (member OPcode 3))
          )
         )
         (net (rename OPcode_2_ "OPcode[2]") (joined
          (portref I0 (instanceref ALUSrc_B_INST_0))
          (portref I0 (instanceref WR_INST_0))
          (portref I1 (instanceref ALUC_2__INST_0_i_1))
          (portref I2 (instanceref RegWrite_INST_0))
          (portref I3 (instanceref CPU_MIO_INST_0))
          (portref I3 (instanceref DatatoReg_0__INST_0))
          (portref I4 (instanceref ALUC_2__INST_0_i_2))
          (portref I4 (instanceref Branch_INST_0))
          (portref I4 (instanceref ImmSel_reg_1__i_1))
          (portref I4 (instanceref Jump_INST_0))
          (portref (member OPcode 2))
          )
         )
         (net (rename OPcode_3_ "OPcode[3]") (joined
          (portref I0 (instanceref ALUC_2__INST_0_i_1))
          (portref I1 (instanceref ALUSrc_B_INST_0))
          (portref I1 (instanceref Branch_INST_0))
          (portref I1 (instanceref ImmSel_reg_0__i_1))
          (portref I1 (instanceref RegWrite_INST_0))
          (portref I2 (instanceref WR_INST_0))
          (portref I3 (instanceref ALUC_2__INST_0_i_2))
          (portref I3 (instanceref ImmSel_reg_1__i_1))
          (portref I3 (instanceref Jump_INST_0))
          (portref I4 (instanceref DatatoReg_0__INST_0))
          (portref (member OPcode 1))
          )
         )
         (net (rename OPcode_4_ "OPcode[4]") (joined
          (portref D (instanceref ImmSel_reg_1_))
          (portref I0 (instanceref DatatoReg_0__INST_0))
          (portref I2 (instanceref ALUC_2__INST_0_i_2))
          (portref I2 (instanceref Branch_INST_0))
          (portref I2 (instanceref CPU_MIO_INST_0))
          (portref I2 (instanceref ImmSel_reg_0__i_1))
          (portref I2 (instanceref ImmSel_reg_1__i_1))
          (portref I2 (instanceref Jump_INST_0))
          (portref I3 (instanceref RegWrite_INST_0))
          (portref I4 (instanceref ALUC_2__INST_0_i_1))
          (portref I4 (instanceref ALUSrc_B_INST_0))
          (portref I4 (instanceref WR_INST_0))
          (portref (member OPcode 0))
          )
         )
         (net RegWrite (joined
          (portref O (instanceref RegWrite_INST_0))
          (portref RegWrite)
          )
         )
         (net VCC_2 (joined
          (portref GE (instanceref ImmSel_reg_0_))
          (portref GE (instanceref ImmSel_reg_1_))
          (portref P (instanceref VCC_1))
          )
         )
         (net WR (joined
          (portref O (instanceref WR_INST_0))
          (portref WR)
          )
         )
         (net clk (joined
          (portref I0 (instanceref ALE_INST_0))
          (portref clk)
          )
         )
       )
     )
   )
  )
(comment "Reference To The Cell Of Highest Level")

  (design RSCU9
    (cellref RSCU9 (libraryref work))
    (property XLNX_PROJ_DIR (string "D:/FPGA_work/ORGV20VI/RCSTE-HDL9"))
    (property part (string "xc7k160tffg676-2L"))
  )
)
