// Seed: 2086845894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge 1 or posedge 1'b0 & 1) begin : LABEL_0
    id_10.id_9 = id_1;
  end
  wire id_13;
  assign id_5 = 1'b0;
  assign id_5 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1
);
  wire id_3;
  timeprecision 1ps;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
