// Seed: 2496096838
module module_0 (
    output uwire id_0,
    input  uwire id_1
);
  assign id_0 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    output tri id_7,
    output supply0 id_8,
    output wand id_9,
    input wor id_10,
    output wire id_11,
    input supply1 id_12,
    input wire id_13,
    output tri0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    output tri id_18,
    output supply0 id_19,
    input uwire id_20,
    input uwire id_21,
    output uwire id_22,
    inout wor id_23,
    input wor id_24,
    output uwire id_25,
    input uwire id_26,
    input tri id_27,
    input wand id_28
);
  wire id_30;
  xor (
      id_23,
      id_32,
      id_4,
      id_27,
      id_6,
      id_0,
      id_10,
      id_17,
      id_31,
      id_16,
      id_21,
      id_30,
      id_3,
      id_5,
      id_12,
      id_13,
      id_26,
      id_20,
      id_28,
      id_24,
      id_2,
      id_15
  );
  wire id_31;
  assign id_23 = 1'b0;
  wire id_32;
  module_0(
      id_22, id_23
  );
endmodule
