static T_1 F_1 ( volatile T_2 T_3 * V_1 ,
T_1 V_2 , T_1 V_3 )
{
T_1 V_4 [] = { 0xa0 , 0x80 , 0xa0 , 0xa0 , 0xa0 } ;
T_1 V_5 [] = { 0x8732 , 0x8732 , 0xa732 , 0xa732 , 0x8732 } ;
T_1 V_6 [] = { 0x87d2 , 0x87d2 , 0xa7d2 , 0x87d2 , 0xa7d2 } ;
T_1 V_7 [] = { 36 , 39 , 40 } ;
T_1 V_8 [] = { 110 , 120 , 125 } ;
T_1 V_9 ;
T_1 V_10 ;
V_9 = ( V_2 & 0x70 ) >> 4 ;
V_10 = ( V_2 & 0x180 ) >> 7 ;
if ( V_9 > 4 || V_10 > 2 )
return 0 ;
F_2 ( V_11 , V_4 [ V_9 ] ) ;
if ( V_3 < 5 ) {
F_2 ( V_12 , 0x49A1 ) ;
F_2 ( V_13 , V_5 [ V_9 ] ) ;
} else {
F_2 ( V_12 , 0x4DF1 ) ;
F_2 ( V_13 , V_6 [ V_9 ] ) ;
}
F_2 ( V_14 , 0x31 ) ;
F_2 ( V_15 , V_7 [ V_10 ] ) ;
return V_8 [ V_10 ] * 10000 ;
}
T_1 F_3 ( T_1 V_16 ,
T_1 V_17 ,
T_1 * V_18 , T_1 * V_19 , T_1 * V_20 )
{
T_1 V_21 = 0 , V_22 = 0 , V_23 = 0 , V_24 = 0 ;
T_1 V_25 = 0 , V_26 = 0 , V_27 = 0 ;
T_1 V_28 = 0 , V_29 = 0 , V_30 = 0 ;
T_1 V_31 , V_32 , V_33 ;
T_1 V_34 = 0 , V_35 ;
T_1 V_36 , V_37 , V_38 ;
T_1 V_39 [] = { 1 , 2 , 0 } ;
V_17 *= 100 ;
V_16 *= 1000 ;
V_37 = V_17 - ( V_17 >> 8 ) ;
V_38 = V_17 + ( V_17 >> 8 ) ;
V_36 = V_17 >> V_40 ;
for ( V_24 = 0 ; V_24 < 3 ; V_24 ++ ) {
V_23 = V_39 [ V_24 ] ;
V_21 = V_41 ;
while ( V_21 <= V_42 ) {
V_34 = V_21 * ( V_36 << V_23 ) ;
V_22 = ( T_1 ) ( V_34 / ( V_16 >> V_40 ) ) ;
if ( V_22 > V_43 )
V_22 -- ;
while ( ( V_22 >= V_43 ) &&
( V_22 <= V_44 ) ) {
V_35 = V_16 / V_21 ;
V_35 = V_22 * V_35 ;
if ( ( V_35 >= V_45 ) &&
( ( V_35 <= V_46 ) ||
( ( V_17 > V_46 )
&& ( V_35 <= V_47 ) ) ) ) {
V_34 = ( V_35 >> V_23 ) ;
if ( ( V_34 >= V_37 )
&& ( V_34 <= V_38 ) ) {
V_32 = ( ( ( V_16 / V_21 ) - ( V_16 / V_42 ) ) ) / ( ( V_16 - ( V_16 / V_42 ) ) >> 10 ) ;
V_33 = ( ( V_35 - V_45 ) ) / ( ( V_46 - V_45 ) >> 10 ) ;
V_31 = V_32 + V_33 ;
if ( ! V_30 ) {
V_28 = V_35 ;
V_27 = V_23 ;
V_26 = V_22 ;
V_25 = V_21 ;
V_29 = V_34 ;
V_30 =
V_31 ;
}
if ( ( V_31 >= V_30 ) && ( V_23 > 0 ) ) {
V_28 = V_35 ;
V_27 = V_23 ;
V_26 = V_22 ;
V_25 = V_21 ;
V_29 = V_34 ;
V_30 =
V_31 ;
}
}
}
V_22 ++ ;
}
V_21 ++ ;
}
}
if ( V_30 ) {
* V_19 = V_25 ;
* V_18 = V_26 ;
if ( ( V_27 == 2 ) || ( V_27 == 3 ) ) {
* V_20 = 3 ;
} else
* V_20 = V_27 ;
}
return ( V_29 ) ;
}
int F_4 ( volatile T_2 T_3 * V_1 , struct V_48 * V_49 )
{
T_1 V_22 , V_21 , V_50 ;
T_4 V_51 = 0 , V_52 ;
T_1 V_53 ;
T_1 V_54 ;
T_1 V_55 ;
F_2 ( V_56 , 0xFFFF ) ;
V_54 = F_5 ( V_57 ) ;
F_6 ( 0 ) ;
F_2 ( V_57 , V_54 ) ;
V_54 = F_5 ( V_58 ) ;
F_6 ( 0 ) ;
F_2 ( V_58 , V_54 ) ;
F_2 ( V_59 ,
V_60 | V_61 ) ;
F_2 ( V_59 ,
V_60 | V_62 |
V_61 ) ;
F_2 ( V_63 , 0 ) ;
F_2 ( V_59 ,
V_60 | V_61 ) ;
F_2 ( V_59 ,
V_60 | V_62 |
V_61 ) ;
F_7 ( V_49 , V_64 , & V_52 ) ;
V_55 = F_1 ( V_1 , ( T_1 ) V_52 ,
( T_1 ) V_49 -> V_65 ) ;
if ( V_55 == 0 )
return - V_66 ;
V_53 = F_3 ( V_67 , V_68 , & V_22 , & V_21 , & V_50 ) ;
V_51 |= ( ( V_50 ) | ( ( V_22 - 2 ) << 2 ) | ( ( V_21 - 2 ) << 11 ) ) ;
V_54 = ( ( V_69 << 8 ) | ( V_51 & 0x00FF ) ) ;
F_8 ( V_49 , V_70 , V_54 ) ;
F_9 ( 1000000 ) ;
V_54 |= F_10 ( 14 ) ;
F_8 ( V_49 , V_70 , V_54 ) ;
F_9 ( 1000000 ) ;
V_54 =
( ( V_71 << 8 ) | ( ( V_51 & 0xFF00 ) >> 8 ) ) ;
F_8 ( V_49 , V_70 , V_54 ) ;
F_9 ( 1000000 ) ;
V_54 |= F_10 ( 14 ) ;
F_8 ( V_49 , V_70 , V_54 ) ;
F_9 ( 1000000 ) ;
F_2 ( V_59 , V_72 ) ;
#if 0
tmp = ((STG_READ_REG(Thread0Enable)) | SET_BIT(0));
STG_WRITE_REG(Thread0Enable, tmp);
tmp = ((STG_READ_REG(Thread1Enable)) | SET_BIT(0));
STG_WRITE_REG(Thread1Enable, tmp);
#endif
return 0 ;
}
