###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        59604   # Number of WRITE/WRITEP commands
num_reads_done                 =       470993   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       366037   # Number of read row buffer hits
num_read_cmds                  =       470993   # Number of READ/READP commands
num_writes_done                =        59604   # Number of read requests issued
num_write_row_hits             =        42255   # Number of write row buffer hits
num_act_cmds                   =       122689   # Number of ACT commands
num_pre_cmds                   =       122658   # Number of PRE commands
num_ondemand_pres              =       102046   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9099237   # Cyles of rank active rank.0
rank_active_cycles.1           =      8797067   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       900763   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1202933   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       489045   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6113   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3058   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6068   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5184   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          501   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          306   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          409   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          645   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          844   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18424   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           96   # Write cmd latency (cycles)
write_latency[40-59]           =          123   # Write cmd latency (cycles)
write_latency[60-79]           =          267   # Write cmd latency (cycles)
write_latency[80-99]           =          543   # Write cmd latency (cycles)
write_latency[100-119]         =          945   # Write cmd latency (cycles)
write_latency[120-139]         =         1805   # Write cmd latency (cycles)
write_latency[140-159]         =         2317   # Write cmd latency (cycles)
write_latency[160-179]         =         2996   # Write cmd latency (cycles)
write_latency[180-199]         =         3133   # Write cmd latency (cycles)
write_latency[200-]            =        47373   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       210807   # Read request latency (cycles)
read_latency[40-59]            =        60532   # Read request latency (cycles)
read_latency[60-79]            =        67885   # Read request latency (cycles)
read_latency[80-99]            =        24796   # Read request latency (cycles)
read_latency[100-119]          =        18152   # Read request latency (cycles)
read_latency[120-139]          =        14690   # Read request latency (cycles)
read_latency[140-159]          =         8574   # Read request latency (cycles)
read_latency[160-179]          =         6398   # Read request latency (cycles)
read_latency[180-199]          =         5205   # Read request latency (cycles)
read_latency[200-]             =        53954   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.97543e+08   # Write energy
read_energy                    =  1.89904e+09   # Read energy
act_energy                     =  3.35677e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.32366e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.77408e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.67792e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.48937e+09   # Active standby energy rank.1
average_read_latency           =      99.3874   # Average read request latency (cycles)
average_interarrival           =      18.8462   # Average request interarrival latency (cycles)
total_energy                   =   1.5414e+10   # Total energy (pJ)
average_power                  =       1541.4   # Average power (mW)
average_bandwidth              =      4.52776   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        74344   # Number of WRITE/WRITEP commands
num_reads_done                 =       519927   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       396093   # Number of read row buffer hits
num_read_cmds                  =       519926   # Number of READ/READP commands
num_writes_done                =        74344   # Number of read requests issued
num_write_row_hits             =        48213   # Number of write row buffer hits
num_act_cmds                   =       150549   # Number of ACT commands
num_pre_cmds                   =       150517   # Number of PRE commands
num_ondemand_pres              =       129265   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8951690   # Cyles of rank active rank.0
rank_active_cycles.1           =      8942214   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1048310   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1057786   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       554367   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4687   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3141   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6440   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4593   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          425   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          300   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          409   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          678   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          824   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18407   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           66   # Write cmd latency (cycles)
write_latency[40-59]           =           81   # Write cmd latency (cycles)
write_latency[60-79]           =          187   # Write cmd latency (cycles)
write_latency[80-99]           =          399   # Write cmd latency (cycles)
write_latency[100-119]         =          687   # Write cmd latency (cycles)
write_latency[120-139]         =         1422   # Write cmd latency (cycles)
write_latency[140-159]         =         1938   # Write cmd latency (cycles)
write_latency[160-179]         =         2629   # Write cmd latency (cycles)
write_latency[180-199]         =         3124   # Write cmd latency (cycles)
write_latency[200-]            =        63808   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       207691   # Read request latency (cycles)
read_latency[40-59]            =        63691   # Read request latency (cycles)
read_latency[60-79]            =        73180   # Read request latency (cycles)
read_latency[80-99]            =        29095   # Read request latency (cycles)
read_latency[100-119]          =        21894   # Read request latency (cycles)
read_latency[120-139]          =        17968   # Read request latency (cycles)
read_latency[140-159]          =        11539   # Read request latency (cycles)
read_latency[160-179]          =         8786   # Read request latency (cycles)
read_latency[180-199]          =         7156   # Read request latency (cycles)
read_latency[200-]             =        78926   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.71125e+08   # Write energy
read_energy                    =  2.09634e+09   # Read energy
act_energy                     =  4.11902e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.03189e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.07737e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.58585e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.57994e+09   # Active standby energy rank.1
average_read_latency           =      128.866   # Average read request latency (cycles)
average_interarrival           =      16.8269   # Average request interarrival latency (cycles)
total_energy                   =  1.57607e+10   # Total energy (pJ)
average_power                  =      1576.07   # Average power (mW)
average_bandwidth              =      5.07111   # Average bandwidth
