{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680210532964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680210532965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 17:08:52 2023 " "Processing started: Thu Mar 30 17:08:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680210532965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680210532965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgrewallab9Verilog -c rgrewallab9Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgrewallab9Verilog -c rgrewallab9Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680210532966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680210533563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680210533563 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rgrewallab9Verilog.v(24) " "Verilog HDL information at rgrewallab9Verilog.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1680210545123 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rgrewallab9Verilog.v(44) " "Verilog HDL information at rgrewallab9Verilog.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1680210545123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgrewallab9verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file rgrewallab9verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgrewallab9Verilog " "Found entity 1: rgrewallab9Verilog" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680210545125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680210545125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rgrewallab9Verilog " "Elaborating entity \"rgrewallab9Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680210545171 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rgrewallab9Verilog.v(90) " "Verilog HDL Case Statement information at rgrewallab9Verilog.v(90): all case item expressions in this case statement are onehot" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 90 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1680210545175 "|rgrewallab9Verilog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 rgrewallab9Verilog.v(25) " "Verilog HDL assignment warning at rgrewallab9Verilog.v(25): truncated value with size 32 to match size of target (27)" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680210545176 "|rgrewallab9Verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SwitchForTimer rgrewallab9Verilog.v(45) " "Verilog HDL Always Construct warning at rgrewallab9Verilog.v(45): variable \"SwitchForTimer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680210545177 "|rgrewallab9Verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "loadValue rgrewallab9Verilog.v(51) " "Verilog HDL Always Construct warning at rgrewallab9Verilog.v(51): variable \"loadValue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680210545177 "|rgrewallab9Verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "loadValue rgrewallab9Verilog.v(52) " "Verilog HDL Always Construct warning at rgrewallab9Verilog.v(52): variable \"loadValue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680210545177 "|rgrewallab9Verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "loadValue rgrewallab9Verilog.v(53) " "Verilog HDL Always Construct warning at rgrewallab9Verilog.v(53): variable \"loadValue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680210545177 "|rgrewallab9Verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "loadValue rgrewallab9Verilog.v(54) " "Verilog HDL Always Construct warning at rgrewallab9Verilog.v(54): variable \"loadValue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680210545178 "|rgrewallab9Verilog"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680210545734 "|rgrewallab9Verilog|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680210545734 "|rgrewallab9Verilog|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680210545734 "|rgrewallab9Verilog|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] VCC " "Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680210545734 "|rgrewallab9Verilog|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680210545734 "|rgrewallab9Verilog|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680210545734 "|rgrewallab9Verilog|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680210545734 "|rgrewallab9Verilog|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680210545734 "|rgrewallab9Verilog|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680210545734 "|rgrewallab9Verilog|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] VCC " "Pin \"hex4\[0\]\" is stuck at VCC" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680210545734 "|rgrewallab9Verilog|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680210545734 "|rgrewallab9Verilog|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "rgrewallab9Verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/rgrewallab9Verilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680210545734 "|rgrewallab9Verilog|hex4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680210545734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680210545828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/output_files/rgrewallab9Verilog.map.smsg " "Generated suppressed messages file C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 9/Verilog/output_files/rgrewallab9Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680210546055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680210546204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680210546204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680210546279 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680210546279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680210546279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680210546279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680210546301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 17:09:06 2023 " "Processing ended: Thu Mar 30 17:09:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680210546301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680210546301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680210546301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680210546301 ""}
