Vivado Simulator v2024.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_eth_mac_tx_behav xil_defaultlib.tb_eth_mac_tx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'o_valid' on this module [C:/Users/ros3142/Desktop/RTL Projects/ES91r_Mitchell_Sharum/ES91r_Mitchell_Sharum.srcs/sources_1/new/eth_mac_tx.sv:238]
ERROR: [VRFC 10-3180] cannot find port 'i_valid' on this module [C:/Users/ros3142/Desktop/RTL Projects/ES91r_Mitchell_Sharum/ES91r_Mitchell_Sharum.srcs/sources_1/new/eth_mac_tx.sv:236]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
