Classic Timing Analyzer report for AMaiorQueB
Tue Mar 29 13:39:21 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.066 ns   ; A[4] ; O[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 16.066 ns       ; A[4] ; O[2] ;
; N/A   ; None              ; 15.993 ns       ; A[4] ; O[1] ;
; N/A   ; None              ; 15.835 ns       ; B[0] ; O[2] ;
; N/A   ; None              ; 15.762 ns       ; B[0] ; O[1] ;
; N/A   ; None              ; 15.726 ns       ; A[1] ; O[2] ;
; N/A   ; None              ; 15.688 ns       ; B[4] ; O[2] ;
; N/A   ; None              ; 15.653 ns       ; A[1] ; O[1] ;
; N/A   ; None              ; 15.627 ns       ; A[0] ; O[2] ;
; N/A   ; None              ; 15.615 ns       ; B[4] ; O[1] ;
; N/A   ; None              ; 15.554 ns       ; A[0] ; O[1] ;
; N/A   ; None              ; 15.146 ns       ; A[4] ; O[4] ;
; N/A   ; None              ; 15.116 ns       ; A[4] ; O[3] ;
; N/A   ; None              ; 15.084 ns       ; A[2] ; O[2] ;
; N/A   ; None              ; 15.011 ns       ; A[2] ; O[1] ;
; N/A   ; None              ; 14.915 ns       ; B[0] ; O[4] ;
; N/A   ; None              ; 14.885 ns       ; B[0] ; O[3] ;
; N/A   ; None              ; 14.806 ns       ; A[1] ; O[4] ;
; N/A   ; None              ; 14.776 ns       ; A[1] ; O[3] ;
; N/A   ; None              ; 14.768 ns       ; B[4] ; O[4] ;
; N/A   ; None              ; 14.738 ns       ; B[4] ; O[3] ;
; N/A   ; None              ; 14.707 ns       ; A[0] ; O[4] ;
; N/A   ; None              ; 14.677 ns       ; A[0] ; O[3] ;
; N/A   ; None              ; 14.169 ns       ; A[3] ; O[2] ;
; N/A   ; None              ; 14.164 ns       ; A[2] ; O[4] ;
; N/A   ; None              ; 14.134 ns       ; A[2] ; O[3] ;
; N/A   ; None              ; 14.096 ns       ; A[3] ; O[1] ;
; N/A   ; None              ; 13.339 ns       ; A[4] ; O[5] ;
; N/A   ; None              ; 13.249 ns       ; A[3] ; O[4] ;
; N/A   ; None              ; 13.219 ns       ; A[3] ; O[3] ;
; N/A   ; None              ; 13.108 ns       ; B[0] ; O[5] ;
; N/A   ; None              ; 12.999 ns       ; A[1] ; O[5] ;
; N/A   ; None              ; 12.961 ns       ; B[4] ; O[5] ;
; N/A   ; None              ; 12.900 ns       ; A[0] ; O[5] ;
; N/A   ; None              ; 12.357 ns       ; A[2] ; O[5] ;
; N/A   ; None              ; 11.588 ns       ; B[2] ; O[2] ;
; N/A   ; None              ; 11.515 ns       ; B[2] ; O[1] ;
; N/A   ; None              ; 11.514 ns       ; B[1] ; O[2] ;
; N/A   ; None              ; 11.442 ns       ; A[3] ; O[5] ;
; N/A   ; None              ; 11.441 ns       ; B[1] ; O[1] ;
; N/A   ; None              ; 10.878 ns       ; A[0] ; O[0] ;
; N/A   ; None              ; 10.775 ns       ; B[0] ; O[0] ;
; N/A   ; None              ; 10.668 ns       ; B[2] ; O[4] ;
; N/A   ; None              ; 10.638 ns       ; B[2] ; O[3] ;
; N/A   ; None              ; 10.594 ns       ; B[1] ; O[4] ;
; N/A   ; None              ; 10.564 ns       ; B[1] ; O[3] ;
; N/A   ; None              ; 10.181 ns       ; B[3] ; O[2] ;
; N/A   ; None              ; 10.108 ns       ; B[3] ; O[1] ;
; N/A   ; None              ; 9.261 ns        ; B[3] ; O[4] ;
; N/A   ; None              ; 9.231 ns        ; B[3] ; O[3] ;
; N/A   ; None              ; 8.861 ns        ; B[2] ; O[5] ;
; N/A   ; None              ; 8.787 ns        ; B[1] ; O[5] ;
; N/A   ; None              ; 7.454 ns        ; B[3] ; O[5] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 29 13:39:21 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA -c AMaiorQueB --timing_analysis_only
Info: Longest tpd from source pin "A[4]" to destination pin "O[2]" is 16.066 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_72; Fanout = 9; PIN Node = 'A[4]'
    Info: 2: + IC(5.465 ns) + CELL(0.438 ns) = 6.733 ns; Loc. = LCCOMB_X22_Y4_N18; Fanout = 1; COMB Node = 'somador:inst5|fullAdder:inst1|inst~0'
    Info: 3: + IC(0.256 ns) + CELL(0.420 ns) = 7.409 ns; Loc. = LCCOMB_X22_Y4_N6; Fanout = 2; COMB Node = 'somador:inst5|fullAdder:inst1|inst~2'
    Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 7.806 ns; Loc. = LCCOMB_X22_Y4_N28; Fanout = 2; COMB Node = 'somador:inst5|fullAdder:inst2|inst~1'
    Info: 5: + IC(0.760 ns) + CELL(0.150 ns) = 8.716 ns; Loc. = LCCOMB_X21_Y5_N4; Fanout = 2; COMB Node = 'somador:inst5|fullAdder:inst3|inst~0'
    Info: 6: + IC(0.261 ns) + CELL(0.271 ns) = 9.248 ns; Loc. = LCCOMB_X21_Y5_N0; Fanout = 5; COMB Node = 'somador:inst5|fullAdder:inst4|inst~0'
    Info: 7: + IC(0.483 ns) + CELL(0.438 ns) = 10.169 ns; Loc. = LCCOMB_X21_Y5_N26; Fanout = 3; COMB Node = 'C2_5:inst2|inst1~2'
    Info: 8: + IC(0.740 ns) + CELL(0.438 ns) = 11.347 ns; Loc. = LCCOMB_X22_Y4_N8; Fanout = 1; COMB Node = 'C2_5:inst2|inst8'
    Info: 9: + IC(2.221 ns) + CELL(2.498 ns) = 16.066 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'O[2]'
    Info: Total cell delay = 5.633 ns ( 35.06 % )
    Info: Total interconnect delay = 10.433 ns ( 64.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Tue Mar 29 13:39:21 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


