

================================================================
== Vivado HLS Report for 'backward'
================================================================
* Date:           Fri Oct 23 11:08:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        kerneldl
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.316|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  624005|  624005|  624005|  624005|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  312001|  312001|         3|          1|          1|  312000|    yes   |
        |- Loop 2  |  312000|  312000|         2|          1|          1|  312000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      126|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |      555|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      123|    -|
|Register             |        -|      -|      139|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |      555|      0|      139|      249|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       38|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |       12|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------------+---------+---+----+-----+--------+-----+------+-------------+
    |  Memory |     Module     | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +---------+----------------+---------+---+----+-----+--------+-----+------+-------------+
    |tempp_U  |backward_tempp  |      555|  0|   0|    0|  312000|   32|     1|      9984000|
    +---------+----------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total    |                |      555|  0|   0|    0|  312000|   32|     1|      9984000|
    +---------+----------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_13_fu_142_p2           |     +    |      0|  0|  19|          19|           1|
    |i_fu_184_p2              |     +    |      0|  0|  19|          19|           1|
    |p_fu_162_p2              |     +    |      0|  0|  32|          32|           1|
    |icmp_ln537_fu_136_p2     |   icmp   |      0|  0|  20|          19|          19|
    |icmp_ln539_fu_153_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln550_fu_178_p2     |   icmp   |      0|  0|  20|          19|          19|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 126|         116|          49|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |dout_address0            |  15|          3|   15|         45|
    |i1_0_reg_120             |   9|          2|   19|         38|
    |i_0_reg_109              |   9|          2|   19|         38|
    |p_1_fu_34                |   9|          2|   32|         64|
    |tempp_address0           |  15|          3|   19|         57|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         25|  108|        255|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |i1_0_reg_120                      |  19|   0|   19|          0|
    |i_0_reg_109                       |  19|   0|   19|          0|
    |icmp_ln539_reg_222                |   1|   0|    1|          0|
    |icmp_ln550_reg_231                |   1|   0|    1|          0|
    |p_1_fu_34                         |  32|   0|   32|          0|
    |zext_ln539_reg_211                |  19|   0|   64|         45|
    |zext_ln539_reg_211_pp0_iter1_reg  |  19|   0|   64|         45|
    |zext_ln552_reg_240                |  19|   0|   64|         45|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 139|   0|  274|        135|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   backward   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   backward   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   backward   | return value |
|ap_done             | out |    1| ap_ctrl_hs |   backward   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   backward   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   backward   | return value |
|mpool_max_address0  | out |   19|  ap_memory |   mpool_max  |     array    |
|mpool_max_ce0       | out |    1|  ap_memory |   mpool_max  |     array    |
|mpool_max_q0        |  in |    2|  ap_memory |   mpool_max  |     array    |
|dout_address0       | out |   15|  ap_memory |     dout     |     array    |
|dout_ce0            | out |    1|  ap_memory |     dout     |     array    |
|dout_we0            | out |    1|  ap_memory |     dout     |     array    |
|dout_d0             | out |   32|  ap_memory |     dout     |     array    |
|dout_q0             |  in |   32|  ap_memory |     dout     |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

