$date
	Mon Jan 16 13:25:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module brailleToAsciiTb $end
$var wire 8 ! Y [7:0] $end
$var wire 1 " INV $end
$var reg 1 # CLK $end
$var reg 1 $ I $end
$var reg 1 % R $end
$scope module BTA $end
$var wire 1 # CLK $end
$var wire 1 $ I $end
$var wire 1 % R $end
$var wire 8 & Y [7:0] $end
$var reg 1 " INV $end
$var reg 5 ' ns [4:0] $end
$var reg 8 ( op [7:0] $end
$var reg 5 ) ps [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
bx (
bx '
bx &
0%
1$
1#
0"
bx !
$end
#5
0#
#10
b10 )
b0 !
b0 &
b0 (
b10 '
1#
1%
#15
0#
#20
b1000 )
b1000 '
1#
0$
#25
0#
#30
b1010 )
b1010 '
1#
#35
0#
#40
b1101 )
b1101 '
1#
1$
#45
0#
#50
b10001 )
b10001 '
1#
0$
#55
0#
#60
b0 )
b110011 !
b110011 &
b110011 (
b0 '
1#
#65
0#
#70
b10 )
b0 !
b0 &
b0 (
b10 '
1#
1$
#75
0#
#80
b1000 )
b1000 '
1#
0$
#85
0#
#90
b0 )
1"
b0 '
1#
1$
#95
0#
#100
b10 )
b10 '
0"
1#
#105
0#
#110
b1001 )
b1001 '
1#
#115
0#
#120
b1011 )
b1011 '
1#
0$
#125
0#
#130
b1110 )
b1110 '
1#
#135
0#
#140
b10101 )
b10101 '
1#
#145
0#
#150
b0 )
b110010 !
b110010 &
b110010 (
b0 '
1#
