Here is the complete Verilog code for the parallel-to-serial conversion module:

```
module parallel2serial (
    input clk,
    input rst_n,
    input [3:0] d,
    output valid_out,
    output reg dout
);

reg [3:0] data;
reg [1:0] cnt;
reg valid;

always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
        data <= 4'b0000;
        cnt <= 2'b00;
        valid <= 1'b0;
        dout <= 1'b0;
    end
    else begin
        if (cnt == 2'b11) begin
            data <= d;
            cnt <= 2'b00;
            valid <= 1'b1;
        end
        else begin
            cnt <= cnt + 1;
            valid <= 1'b0;
            data <= {data[2:0], data[3]};
        end
    end
end

assign dout = data[3];
assign valid_out = valid;

endmodule
```

This code defines a module `parallel2serial` with the specified input and output ports. The data input is converted to serial output based on the described logic, and the valid_out signal indicates the availability of valid serial output. The internal registers track the input data, counter, and valid signal as required for the conversion process.