{
    "id": "W2089626839",
    "doi": "https://doi.org/10.1016/j.procs.2013.05.349",
    "title": "implementation of intel restricted transactional memory isa extension in simics",
    "display_name": "Implementation of Intel Restricted Transactional Memory ISA Extension in Simics",
    "publication_year": 2013,
    "publication_date": "2013-01-01",
    "ids": "{'openalex': 'https://openalex.org/W2089626839', 'doi': 'https://doi.org/10.1016/j.procs.2013.05.349', 'mag': '2089626839'}",
    "language": "en",
    "primary_location": "{'is_oa': True, 'landing_page_url': 'https://doi.org/10.1016/j.procs.2013.05.349', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S120348307', 'display_name': 'Procedia Computer Science', 'issn_l': '1877-0509', 'issn': ['1877-0509'], 'is_oa': True, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}",
    "type": "article",
    "type_crossref": "journal-article",
    "indexed_in": "['crossref']",
    "open_access": "{'is_oa': True, 'oa_status': 'gold', 'oa_url': 'https://doi.org/10.1016/j.procs.2013.05.349', 'any_repository_has_fulltext': False}",
    "authorships": "[{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5054636816', 'display_name': 'Grigory Rechistov', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I153845743', 'display_name': 'Moscow Institute of Physics and Technology', 'ror': 'https://ror.org/00v0z9322', 'country_code': 'RU', 'type': 'education', 'lineage': ['https://openalex.org/I153845743']}, {'id': 'https://openalex.org/I4210158342', 'display_name': 'Intel (United Kingdom)', 'ror': 'https://ror.org/058cxws58', 'country_code': 'GB', 'type': 'company', 'lineage': ['https://openalex.org/I1343180700', 'https://openalex.org/I4210158342']}, {'id': 'https://openalex.org/I4210089467', 'display_name': 'Institute of Physics and Technology', 'ror': 'https://ror.org/005n3yy14', 'country_code': 'RU', 'type': 'facility', 'lineage': ['https://openalex.org/I1313323035', 'https://openalex.org/I4210089467']}], 'countries': ['GB', 'RU'], 'is_corresponding': False, 'raw_author_name': 'Grigory Rechistov', 'raw_affiliation_strings': ['Intel Corporation', 'Intel Supercomputer Applications Laboratory for Advanced Research, Moscow Institute of Physics and Technology, Russia'], 'affiliations': [{'raw_affiliation_string': 'Intel Supercomputer Applications Laboratory for Advanced Research, Moscow Institute of Physics and Technology, Russia', 'institution_ids': ['https://openalex.org/I153845743', 'https://openalex.org/I4210089467']}, {'raw_affiliation_string': 'Intel Corporation', 'institution_ids': ['https://openalex.org/I4210158342']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5031518022', 'display_name': 'Arnold Plotkin', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I153845743', 'display_name': 'Moscow Institute of Physics and Technology', 'ror': 'https://ror.org/00v0z9322', 'country_code': 'RU', 'type': 'education', 'lineage': ['https://openalex.org/I153845743']}, {'id': 'https://openalex.org/I4210158342', 'display_name': 'Intel (United Kingdom)', 'ror': 'https://ror.org/058cxws58', 'country_code': 'GB', 'type': 'company', 'lineage': ['https://openalex.org/I1343180700', 'https://openalex.org/I4210158342']}, {'id': 'https://openalex.org/I4210089467', 'display_name': 'Institute of Physics and Technology', 'ror': 'https://ror.org/005n3yy14', 'country_code': 'RU', 'type': 'facility', 'lineage': ['https://openalex.org/I1313323035', 'https://openalex.org/I4210089467']}], 'countries': ['GB', 'RU'], 'is_corresponding': False, 'raw_author_name': 'Arnold Plotkin', 'raw_affiliation_strings': ['Intel Corporation', 'Intel Supercomputer Applications Laboratory for Advanced Research, Moscow Institute of Physics and Technology, Russia'], 'affiliations': [{'raw_affiliation_string': 'Intel Supercomputer Applications Laboratory for Advanced Research, Moscow Institute of Physics and Technology, Russia', 'institution_ids': ['https://openalex.org/I153845743', 'https://openalex.org/I4210089467']}, {'raw_affiliation_string': 'Intel Corporation', 'institution_ids': ['https://openalex.org/I4210158342']}]}]",
    "countries_distinct_count": 2,
    "institutions_distinct_count": 3,
    "corresponding_author_ids": "[]",
    "corresponding_institution_ids": "[]",
    "apc_list": NaN,
    "apc_paid": NaN,
    "fwci": 0.0,
    "has_fulltext": true,
    "fulltext_origin": "ngrams",
    "cited_by_count": 2,
    "cited_by_percentile_year": "{'min': 74, 'max': 78}",
    "biblio": "{'volume': '18', 'issue': None, 'first_page': '1804', 'last_page': '1813'}",
    "is_retracted": false,
    "is_paratext": false,
    "primary_topic": "{'id': 'https://openalex.org/T10772', 'display_name': 'Distributed Fault Tolerance and Consistency in Systems', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}",
    "topics": "[{'id': 'https://openalex.org/T10772', 'display_name': 'Distributed Fault Tolerance and Consistency in Systems', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10054', 'display_name': 'Parallel Computing and Performance Optimization', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11181', 'display_name': 'Distributed Storage Systems and Network Coding', 'score': 0.9991, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}]",
    "keywords": "[{'id': 'https://openalex.org/keywords/transactional-memory', 'display_name': 'Transactional Memory', 'score': 0.557239}, {'id': 'https://openalex.org/keywords/performance-optimization', 'display_name': 'Performance Optimization', 'score': 0.510843}, {'id': 'https://openalex.org/keywords/parallel-computing', 'display_name': 'Parallel Computing', 'score': 0.506698}, {'id': 'https://openalex.org/keywords/simulation-platforms', 'display_name': 'Simulation Platforms', 'score': 0.504761}]",
    "concepts": "[{'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.92603266}, {'id': 'https://openalex.org/C134277064', 'wikidata': 'https://www.wikidata.org/wiki/Q878206', 'display_name': 'Transactional memory', 'level': 3, 'score': 0.79544175}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.69141513}, {'id': 'https://openalex.org/C168065819', 'wikidata': 'https://www.wikidata.org/wiki/Q845566', 'display_name': 'Debugging', 'level': 2, 'score': 0.6624572}, {'id': 'https://openalex.org/C107598950', 'wikidata': 'https://www.wikidata.org/wiki/Q259864', 'display_name': 'Microarchitecture', 'level': 2, 'score': 0.57844466}, {'id': 'https://openalex.org/C2780598303', 'wikidata': 'https://www.wikidata.org/wiki/Q65921492', 'display_name': 'Flexibility (engineering)', 'level': 2, 'score': 0.49245152}, {'id': 'https://openalex.org/C2778562939', 'wikidata': 'https://www.wikidata.org/wiki/Q1298791', 'display_name': 'Synchronization (alternating current)', 'level': 3, 'score': 0.48293608}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.46375895}, {'id': 'https://openalex.org/C167149655', 'wikidata': 'https://www.wikidata.org/wiki/Q1189004', 'display_name': 'Software transactional memory', 'level': 4, 'score': 0.45658678}, {'id': 'https://openalex.org/C202491316', 'wikidata': 'https://www.wikidata.org/wiki/Q272683', 'display_name': 'Instruction set', 'level': 2, 'score': 0.4506632}, {'id': 'https://openalex.org/C2777904410', 'wikidata': 'https://www.wikidata.org/wiki/Q7397', 'display_name': 'Software', 'level': 2, 'score': 0.44871855}, {'id': 'https://openalex.org/C123657996', 'wikidata': 'https://www.wikidata.org/wiki/Q12271', 'display_name': 'Architecture', 'level': 2, 'score': 0.43911752}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.42901164}, {'id': 'https://openalex.org/C177264268', 'wikidata': 'https://www.wikidata.org/wiki/Q1514741', 'display_name': 'Set (abstract data type)', 'level': 2, 'score': 0.4255859}, {'id': 'https://openalex.org/C75949130', 'wikidata': 'https://www.wikidata.org/wiki/Q848010', 'display_name': 'Database transaction', 'level': 2, 'score': 0.3943447}, {'id': 'https://openalex.org/C173608175', 'wikidata': 'https://www.wikidata.org/wiki/Q232661', 'display_name': 'Parallel computing', 'level': 1, 'score': 0.3440566}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.22285357}, {'id': 'https://openalex.org/C142362112', 'wikidata': 'https://www.wikidata.org/wiki/Q735', 'display_name': 'Art', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C31258907', 'wikidata': 'https://www.wikidata.org/wiki/Q1301371', 'display_name': 'Computer network', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C127162648', 'wikidata': 'https://www.wikidata.org/wiki/Q16858953', 'display_name': 'Channel (broadcasting)', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C105795698', 'wikidata': 'https://www.wikidata.org/wiki/Q12483', 'display_name': 'Statistics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C153349607', 'wikidata': 'https://www.wikidata.org/wiki/Q36649', 'display_name': 'Visual arts', 'level': 1, 'score': 0.0}]",
    "mesh": "[]",
    "locations_count": 1,
    "locations": "[{'is_oa': True, 'landing_page_url': 'https://doi.org/10.1016/j.procs.2013.05.349', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S120348307', 'display_name': 'Procedia Computer Science', 'issn_l': '1877-0509', 'issn': ['1877-0509'], 'is_oa': True, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}]",
    "best_oa_location": "{'is_oa': True, 'landing_page_url': 'https://doi.org/10.1016/j.procs.2013.05.349', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S120348307', 'display_name': 'Procedia Computer Science', 'issn_l': '1877-0509', 'issn': ['1877-0509'], 'is_oa': True, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}",
    "sustainable_development_goals": "[{'id': 'https://metadata.un.org/sdg/7', 'score': 0.54, 'display_name': 'Affordable and clean energy'}]",
    "grants": "[]",
    "datasets": "[]",
    "versions": "[]",
    "referenced_works_count": 7,
    "referenced_works": "['https://openalex.org/W2009891800', 'https://openalex.org/W2113751407', 'https://openalex.org/W2120635877', 'https://openalex.org/W2135026800', 'https://openalex.org/W2164264749', 'https://openalex.org/W2592799925', 'https://openalex.org/W3044736293']",
    "related_works": "['https://openalex.org/W924353067', 'https://openalex.org/W4252722439', 'https://openalex.org/W2992926879', 'https://openalex.org/W2152491655', 'https://openalex.org/W2104221844', 'https://openalex.org/W2088444093', 'https://openalex.org/W2076409732', 'https://openalex.org/W133473147', 'https://openalex.org/W120707803', 'https://openalex.org/W1144911151']",
    "abstract_inverted_index": "{'Hardware': [0], 'transactional': [1, 19, 83], 'memory': [2, 84], 'is': [3, 60, 139, 145], 'finally': [4], 'becoming': [5], 'available': [6, 25, 52], 'in': [7, 26, 95], 'products': [8], 'from': [9], 'major': [10], 'vendors.': [11], 'Recently': [12], 'Intel': [13], 'announced': [14], 'that': [15, 47, 61, 137], 'a': [16, 62, 89], 'set': [17], 'of': [18, 35, 38, 80, 91, 111, 118], 'synchronization': [20], 'extensions': [21], '(TSX)': [22], 'will': [23, 41], 'be': [24], 'its': [27], 'next': [28], 'processor': [29], 'microarchitecture,': [30], 'codenamed': [31], 'Haswell.': [32], 'The': [33, 56], 'benefits': [34], 'software': [36, 150], 'simulation': [37, 63, 135], 'this': [39, 59, 74], 'technology': [40], 'remain': [42], 'significant': [43], 'even': [44], 'after': [45], 'processors': [46], 'support': [48], 'new': [49, 113], 'instructions': [50, 114], 'are': [51, 88], 'on': [53], 'the': [54, 92, 96, 128, 133], 'market.': [55], 'reason': [57], 'for': [58], 'often': [64], 'provides': [65], 'more': [66], 'flexibility': [67], 'during': [68, 115], 'debugging': [69], 'and': [70, 122, 126], 'architecture': [71], 'exploration.': [72], 'In': [73], 'paper': [75], 'we': [76], 'describe': [77], 'an': [78], 'implementation': [79], 'Intel\u00ae': [81, 93], 'restricted': [82], '(RTM)': [85], 'instructions,': [86], 'which': [87], 'part': [90], 'TSX,': [94], 'full': [97], 'system': [98, 120], 'functional': [99], 'simulator': [100], 'Wind': [101], 'River\u00ae': [102], 'Simics.': [103], 'Our': [104], 'goal': [105], 'was': [106], 'to': [107, 131, 141, 147], 'enable': [108, 148], 'correct': [109], 'execution': [110, 125], 'these': [112], 'all': [116], 'stages': [117], 'operating': [119], 'boot': [121], 'user-level': [123], 'application': [124], 'at': [127], 'same': [129], 'time': [130], 'keep': [132], 'high': [134], 'speed': [136], 'Simics': [138], 'able': [140], 'demonstrate.': [142], 'This': [143], 'model': [144], 'used': [146], 'pre-silicon': [149], 'development.': [151]}",
    "cited_by_api_url": "https://api.openalex.org/works?filter=cites:W2089626839",
    "counts_by_year": "[{'year': 2020, 'cited_by_count': 2}]",
    "updated_date": "2024-07-29T00:41:07.631221",
    "created_date": "2016-06-24",
    "institution_assertions": NaN,
    "citation_normalized_percentile": NaN
}