#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 8;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c0ef44cd80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c0ef44e900 .scope module, "testbench" "testbench" 3 5;
 .timescale -7 -8;
v000001c0ef4cb190_0 .var "clki", 0 0;
v000001c0ef4cb550_0 .var "clkihf", 0 0;
v000001c0ef4cb230_0 .net "clko", 0 0, L_000001c0ef46b0d0;  1 drivers
v000001c0ef4cb2d0_0 .var "conv", 0 0;
v000001c0ef4cb5f0_0 .net "conv2", 0 0, L_000001c0ef46b6f0;  1 drivers
v000001c0ef4cb370_0 .net "cs", 3 0, v000001c0ef4cb410_0;  1 drivers
v000001c0ef4cab50_0 .var "datas", 11 0;
v000001c0ef4cb690_0 .net "en", 0 0, v000001c0ef454fd0_0;  1 drivers
v000001c0ef4cb730_0 .net "rd", 0 0, v000001c0ef4ca970_0;  1 drivers
S_000001c0ef408020 .scope module, "DUT1" "ad7864Drv" 3 17, 4 7 0, S_000001c0ef44e900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkin";
    .port_info 1 /INPUT 1 "dsp_conv_bar";
    .port_info 2 /OUTPUT 1 "clkout";
    .port_info 3 /OUTPUT 1 "ad_conv_bar";
    .port_info 4 /OUTPUT 1 "db_rdy";
L_000001c0ef46b6f0 .functor BUFZ 1, v000001c0ef4cb2d0_0, C4<0>, C4<0>, C4<0>;
L_000001c0ef46b060 .functor AND 1, v000001c0ef4cb190_0, v000001c0ef44ea90_0, C4<1>, C4<1>;
L_000001c0ef46b0d0 .functor AND 1, L_000001c0ef46b060, v000001c0ef4081b0_0, C4<1>, C4<1>;
v000001c0ef44c3b0_0 .net *"_ivl_3", 0 0, L_000001c0ef46b060;  1 drivers
v000001c0ef46c040_0 .net "ad_conv_bar", 0 0, L_000001c0ef46b6f0;  alias, 1 drivers
v000001c0ef44ea90_0 .var "adcen", 0 0;
v000001c0ef4081b0_0 .var "clken", 0 0;
v000001c0ef408250_0 .net "clkin", 0 0, v000001c0ef4cb190_0;  1 drivers
v000001c0ef454e90_0 .net "clkout", 0 0, L_000001c0ef46b0d0;  alias, 1 drivers
v000001c0ef454f30_0 .var "cnter", 6 0;
v000001c0ef454fd0_0 .var "db_rdy", 0 0;
v000001c0ef455070_0 .net "dsp_conv_bar", 0 0, v000001c0ef4cb2d0_0;  1 drivers
E_000001c0ef450b40 .event anyedge, v000001c0ef408250_0;
S_000001c0ef458500 .scope module, "DUT2" "Parallel2Serial" 3 23, 5 7 0, S_000001c0ef44e900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkin";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 12 "db";
    .port_info 3 /OUTPUT 4 "cs_bar";
    .port_info 4 /OUTPUT 1 "rd_bar";
    .port_info 5 /OUTPUT 1 "sclk";
    .port_info 6 /OUTPUT 1 "mosi";
v000001c0ef4cac90_0 .net "clkin", 0 0, v000001c0ef4cb550_0;  1 drivers
v000001c0ef4cafb0_0 .var "cnter", 6 0;
v000001c0ef4cb410_0 .var "cs_bar", 3 0;
v000001c0ef4ca8d0_0 .net "db", 11 0, v000001c0ef4cab50_0;  1 drivers
v000001c0ef4cb050_0 .var "dbrdy", 0 0;
v000001c0ef4cabf0_0 .var "dbreg", 11 0;
v000001c0ef4cad30_0 .var "en", 0 0;
v000001c0ef4cb0f0_0 .net "enable", 0 0, v000001c0ef454fd0_0;  alias, 1 drivers
v000001c0ef4cadd0_0 .var "enspi", 0 0;
v000001c0ef4cb7d0_0 .var "mosi", 0 0;
v000001c0ef4ca970_0 .var "rd_bar", 0 0;
v000001c0ef4caf10_0 .var "reg_cs_bar", 3 0;
v000001c0ef4cb4b0_0 .var "sclk", 0 0;
v000001c0ef4cae70_0 .var "sel", 3 0;
E_000001c0ef450c00 .event posedge, v000001c0ef4cac90_0;
E_000001c0ef4507c0 .event anyedge, v000001c0ef4ca970_0;
E_000001c0ef450d00 .event anyedge, v000001c0ef4cac90_0;
    .scope S_000001c0ef408020;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001c0ef454f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ef44ea90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ef4081b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ef454fd0_0, 0;
    %end;
    .thread T_0;
    .scope S_000001c0ef408020;
T_1 ;
    %wait E_000001c0ef450b40;
    %load/vec4 v000001c0ef408250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001c0ef455070_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001c0ef454f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0ef44ea90_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001c0ef454f30_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001c0ef454f30_0, 0;
T_1.3 ;
    %load/vec4 v000001c0ef44ea90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001c0ef454f30_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0ef4081b0_0, 0;
T_1.6 ;
    %load/vec4 v000001c0ef454f30_0;
    %cmpi/e 17, 0, 7;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0ef454fd0_0, 0;
T_1.8 ;
    %load/vec4 v000001c0ef454f30_0;
    %cmpi/e 18, 0, 7;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ef454fd0_0, 0;
T_1.10 ;
    %load/vec4 v000001c0ef454f30_0;
    %cmpi/e 59, 0, 7;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ef44ea90_0, 0;
T_1.12 ;
T_1.4 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c0ef458500;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c0ef4cae70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001c0ef4cafb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ef4cad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0ef4cb4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0ef4ca970_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c0ef4caf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ef4cb050_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c0ef4cb410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0ef4cb7d0_0, 0;
    %end;
    .thread T_2;
    .scope S_000001c0ef458500;
T_3 ;
    %wait E_000001c0ef450d00;
    %load/vec4 v000001c0ef4cac90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001c0ef4cb0f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ef4cad30_0, 0, 1;
T_3.2 ;
    %load/vec4 v000001c0ef4cafb0_0;
    %pad/u 32;
    %cmpi/e 116, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ef4cad30_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001c0ef4cafb0_0, 0, 7;
T_3.4 ;
    %load/vec4 v000001c0ef4cad30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v000001c0ef4cafb0_0;
    %addi 1, 0, 7;
    %store/vec4 v000001c0ef4cafb0_0, 0, 7;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 27, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 53, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 79, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ef4ca970_0, 0, 1;
T_3.8 ;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 29, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 81, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ef4ca970_0, 0, 1;
T_3.10 ;
T_3.6 ;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 28, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 54, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 80, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 106, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ef4cadd0_0, 0, 1;
T_3.12 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c0ef4ca970_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ef4cb050_0, 0, 1;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ef4cb050_0, 0, 1;
T_3.15 ;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 29, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001c0ef4cafb0_0;
    %pushi/vec4 81, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ef4cadd0_0, 0, 1;
T_3.16 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c0ef458500;
T_4 ;
    %wait E_000001c0ef4507c0;
    %load/vec4 v000001c0ef4ca970_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001c0ef4caf10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c0ef4caf10_0, 0, 4;
    %load/vec4 v000001c0ef4caf10_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c0ef4caf10_0, 0, 4;
T_4.2 ;
    %load/vec4 v000001c0ef4caf10_0;
    %inv;
    %store/vec4 v000001c0ef4cb410_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c0ef4cb410_0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c0ef458500;
T_5 ;
    %wait E_000001c0ef450c00;
    %load/vec4 v000001c0ef4cb050_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c0ef4ca970_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001c0ef4ca8d0_0;
    %assign/vec4 v000001c0ef4cabf0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c0ef458500;
T_6 ;
    %wait E_000001c0ef450c00;
    %load/vec4 v000001c0ef4cadd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001c0ef4cb4b0_0;
    %inv;
    %store/vec4 v000001c0ef4cb4b0_0, 0, 1;
    %load/vec4 v000001c0ef4cb4b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000001c0ef4cabf0_0;
    %load/vec4 v000001c0ef4cae70_0;
    %part/u 1;
    %store/vec4 v000001c0ef4cb7d0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001c0ef4cae70_0;
    %addi 1, 0, 4;
    %store/vec4 v000001c0ef4cae70_0, 0, 4;
T_6.3 ;
T_6.0 ;
    %load/vec4 v000001c0ef4cae70_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c0ef4cae70_0, 0, 4;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c0ef44e900;
T_7 ;
    %vpi_call/w 3 32 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c0ef44e900 {0 0 0};
    %vpi_call/w 3 33 "$monitor", $time, "conv = %b, clki = %b", v000001c0ef4cb2d0_0, v000001c0ef4cb190_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ef4cb190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ef4cb550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ef4cb2d0_0, 0, 1;
    %pushi/vec4 1490, 0, 12;
    %store/vec4 v000001c0ef4cab50_0, 0, 12;
    %end;
    .thread T_7;
    .scope S_000001c0ef44e900;
T_8 ;
    %delay 80, 0;
    %load/vec4 v000001c0ef4cb190_0;
    %inv;
    %store/vec4 v000001c0ef4cb190_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c0ef44e900;
T_9 ;
    %delay 10, 0;
    %load/vec4 v000001c0ef4cb550_0;
    %inv;
    %store/vec4 v000001c0ef4cb550_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c0ef44e900;
T_10 ;
    %delay 20000, 0;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001c0ef44e900;
T_11 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0ef4cb2d0_0, 0, 1;
    %delay 160, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0ef4cb2d0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c0ef44e900;
T_12 ;
    %delay 500, 0;
    %load/vec4 v000001c0ef4cab50_0;
    %addi 1, 0, 12;
    %store/vec4 v000001c0ef4cab50_0, 0, 12;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "ad7864Drv.v";
    "Parallel2Serial.v";
