---
typora-copy-images-to: ./411图片文件夹
layout: post
title:  "411知识总结"
date:   2024-9-9 16:02:26 +0700
tags:
  - Others
---

关于MP_ Design Vision





**Design Vision**

<img src="https://raw.githubusercontent.com/Sylvanashub/Sylvanashub.github.io/main/img/202409101824289.png" alt="image-20240910163602649" style="zoom:33%;" />

<img src="https://raw.githubusercontent.com/Sylvanashub/Sylvanashub.github.io/main/img/202409101824290.png" alt="image-20240910162736960" style="zoom: 50%;" />

<img src="https://raw.githubusercontent.com/Sylvanashub/Sylvanashub.github.io/main/img/202409101824291.png" alt="image-20240910163739932" style="zoom: 33%;" />

找到对应的单元，然后进行优化

<img src="https://raw.githubusercontent.com/Sylvanashub/Sylvanashub.github.io/main/img/202409101824292.png" alt="image-20240910163814785" style="zoom:50%;" />

优化Delay的两种方法：

- 两个combinational logic之间均匀分布 
- 在combinational logic之间pipleline（加reg）

在后续设计中减少Area的方法：不用rst命令

![image-20240910182809158](https://raw.githubusercontent.com/Sylvanashub/Sylvanashub.github.io/main/img/202409101828198.png)



