***NOR gate analysis***

Vdd 5 0 dc 3v
.model nmod nmos level = 54 version = 4.7
m1 3 2 0 0 nmod w = 100u l = 10u
m2 3 1 0 0 nmod w = 100u l = 10u
.model pmod pmos level = 54 version = 4.7
m3 4 2 3 3 pmod w = 100u l = 10u
m4 5 1 4 4 pmod w = 100u l = 10u

v1 1 0 pulse(0 5 0 0 0 100 200)
V2 2 0 dc 0V    

.tran 0.1 400
.control 
run
plot v(1) v(3)
.endc
.end





