// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _layer7_HH_
#define _layer7_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "layer7_weights_labVr.h"
#include "layer7_biases_laybWr.h"
#include "layer1_correlate_fYi.h"
#include "layer2_out_layer_Aem.h"
#include "layer7_img_channebZs.h"
#include "layer7_img_channeb0s.h"
#include "layer2_channel_fryd2.h"
#include "layer1_out_layer_g8j.h"
#include "layer2_img_channesc4.h"

namespace ap_rtl {

struct layer7 : public sc_module {
    // Port declarations 52
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<1> > corr6_out_V_valid_V_dout;
    sc_in< sc_logic > corr6_out_V_valid_V_empty_n;
    sc_out< sc_logic > corr6_out_V_valid_V_read;
    sc_in< sc_lv<12> > corr6_out_V_data_V_dout;
    sc_in< sc_logic > corr6_out_V_data_V_empty_n;
    sc_out< sc_logic > corr6_out_V_data_V_read;
    sc_in< sc_lv<4> > corr6_out_V_keep_V_dout;
    sc_in< sc_logic > corr6_out_V_keep_V_empty_n;
    sc_out< sc_logic > corr6_out_V_keep_V_read;
    sc_in< sc_lv<1> > corr6_out_V_user_V_dout;
    sc_in< sc_logic > corr6_out_V_user_V_empty_n;
    sc_out< sc_logic > corr6_out_V_user_V_read;
    sc_in< sc_lv<1> > corr6_out_V_last_V_dout;
    sc_in< sc_logic > corr6_out_V_last_V_empty_n;
    sc_out< sc_logic > corr6_out_V_last_V_read;
    sc_in< sc_lv<1> > corr6_out_V_id_V_dout;
    sc_in< sc_logic > corr6_out_V_id_V_empty_n;
    sc_out< sc_logic > corr6_out_V_id_V_read;
    sc_in< sc_lv<1> > corr6_out_V_dest_V_dout;
    sc_in< sc_logic > corr6_out_V_dest_V_empty_n;
    sc_out< sc_logic > corr6_out_V_dest_V_read;
    sc_out< sc_lv<1> > corr7_out_V_valid_V_din;
    sc_in< sc_logic > corr7_out_V_valid_V_full_n;
    sc_out< sc_logic > corr7_out_V_valid_V_write;
    sc_out< sc_lv<12> > corr7_out_V_data_V_din;
    sc_in< sc_logic > corr7_out_V_data_V_full_n;
    sc_out< sc_logic > corr7_out_V_data_V_write;
    sc_out< sc_lv<4> > corr7_out_V_keep_V_din;
    sc_in< sc_logic > corr7_out_V_keep_V_full_n;
    sc_out< sc_logic > corr7_out_V_keep_V_write;
    sc_out< sc_lv<1> > corr7_out_V_user_V_din;
    sc_in< sc_logic > corr7_out_V_user_V_full_n;
    sc_out< sc_logic > corr7_out_V_user_V_write;
    sc_out< sc_lv<1> > corr7_out_V_last_V_din;
    sc_in< sc_logic > corr7_out_V_last_V_full_n;
    sc_out< sc_logic > corr7_out_V_last_V_write;
    sc_out< sc_lv<1> > corr7_out_V_id_V_din;
    sc_in< sc_logic > corr7_out_V_id_V_full_n;
    sc_out< sc_logic > corr7_out_V_id_V_write;
    sc_out< sc_lv<1> > corr7_out_V_dest_V_din;
    sc_in< sc_logic > corr7_out_V_dest_V_full_n;
    sc_out< sc_logic > corr7_out_V_dest_V_write;


    // Module declarations
    layer7(sc_module_name name);
    SC_HAS_PROCESS(layer7);

    ~layer7();

    sc_trace_file* mVcdFile;

    layer7_weights_labVr* weights_layer7_V_0_U;
    layer7_biases_laybWr* biases_layer7_V_U;
    layer1_correlate_fYi* correlate_img_V_assi_U;
    layer2_out_layer_Aem* img_channel_0_data_s_U;
    layer7_img_channebZs* img_channel_0_keep_s_U;
    layer7_img_channeb0s* img_channel_0_user_s_U;
    layer7_img_channeb0s* img_channel_0_last_s_U;
    layer7_img_channeb0s* img_channel_0_id_V_U;
    layer7_img_channeb0s* img_channel_0_dest_s_U;
    layer2_channel_fryd2* channel_from_prev_ou_U;
    layer1_out_layer_g8j* out_layer_valid_V_U;
    layer2_img_channesc4* out_layer_data_V_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<10> > weights_layer7_V_0_address0;
    sc_signal< sc_logic > weights_layer7_V_0_ce0;
    sc_signal< sc_lv<5> > weights_layer7_V_0_q0;
    sc_signal< sc_lv<6> > biases_layer7_V_address0;
    sc_signal< sc_logic > biases_layer7_V_ce0;
    sc_signal< sc_lv<3> > biases_layer7_V_q0;
    sc_signal< sc_logic > corr6_out_V_valid_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln965_reg_1225;
    sc_signal< sc_lv<1> > icmp_ln968_fu_904_p2;
    sc_signal< sc_lv<1> > icmp_ln987_fu_873_p2;
    sc_signal< sc_logic > corr6_out_V_data_V_blk_n;
    sc_signal< sc_logic > corr6_out_V_keep_V_blk_n;
    sc_signal< sc_logic > corr6_out_V_user_V_blk_n;
    sc_signal< sc_logic > corr6_out_V_last_V_blk_n;
    sc_signal< sc_logic > corr6_out_V_id_V_blk_n;
    sc_signal< sc_logic > corr6_out_V_dest_V_blk_n;
    sc_signal< sc_logic > corr7_out_V_valid_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > corr7_out_V_data_V_blk_n;
    sc_signal< sc_logic > corr7_out_V_keep_V_blk_n;
    sc_signal< sc_logic > corr7_out_V_user_V_blk_n;
    sc_signal< sc_logic > corr7_out_V_last_V_blk_n;
    sc_signal< sc_logic > corr7_out_V_id_V_blk_n;
    sc_signal< sc_logic > corr7_out_V_dest_V_blk_n;
    sc_signal< sc_lv<7> > row_idx_fu_787_p2;
    sc_signal< sc_lv<7> > row_idx_reg_1207;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > i_fu_799_p2;
    sc_signal< sc_lv<6> > i_reg_1215;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<13> > zext_ln946_fu_813_p1;
    sc_signal< sc_lv<13> > zext_ln946_reg_1220;
    sc_signal< sc_lv<1> > icmp_ln945_fu_793_p2;
    sc_signal< sc_lv<1> > icmp_ln965_fu_817_p2;
    sc_signal< sc_lv<7> > j_fu_829_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > current_input_channe_2_fu_855_p2;
    sc_signal< sc_lv<4> > current_input_channe_2_reg_1240;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<11> > zext_ln965_fu_869_p1;
    sc_signal< sc_lv<11> > zext_ln965_reg_1245;
    sc_signal< sc_lv<1> > icmp_ln950_fu_849_p2;
    sc_signal< sc_lv<7> > index_input_element_5_fu_879_p2;
    sc_signal< sc_logic > io_acc_block_signal_op100;
    sc_signal< bool > ap_predicate_op100_read_state6;
    sc_signal< sc_logic > io_acc_block_signal_op129;
    sc_signal< bool > ap_predicate_op129_read_state6;
    sc_signal< bool > ap_block_state6;
    sc_signal< sc_lv<7> > index_input_element_fu_910_p2;
    sc_signal< sc_lv<6> > current_filter_fu_941_p2;
    sc_signal< sc_lv<6> > current_filter_reg_1270;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<64> > zext_ln1028_fu_947_p1;
    sc_signal< sc_lv<64> > zext_ln1028_reg_1275;
    sc_signal< sc_lv<1> > icmp_ln1022_fu_935_p2;
    sc_signal< sc_lv<11> > zext_ln162_fu_951_p1;
    sc_signal< sc_lv<11> > zext_ln162_reg_1280;
    sc_signal< sc_lv<13> > zext_ln1024_fu_963_p1;
    sc_signal< sc_lv<13> > zext_ln1024_reg_1285;
    sc_signal< sc_lv<4> > current_input_channe_3_fu_973_p2;
    sc_signal< sc_lv<4> > current_input_channe_3_reg_1294;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<11> > zext_ln203_24_fu_987_p1;
    sc_signal< sc_lv<11> > zext_ln203_24_reg_1299;
    sc_signal< sc_lv<1> > icmp_ln1024_fu_967_p2;
    sc_signal< sc_lv<5> > subfilter_layer_0_V_reg_1314;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<7> > add_ln1033_fu_1025_p2;
    sc_signal< sc_lv<7> > add_ln1033_reg_1322;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > icmp_ln1033_fu_1019_p2;
    sc_signal< sc_lv<16> > sext_ln46_fu_1045_p1;
    sc_signal< sc_lv<16> > sext_ln46_reg_1332;
    sc_signal< sc_lv<7> > index_fu_1059_p2;
    sc_signal< sc_lv<7> > index_reg_1340;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > zext_ln62_fu_1065_p1;
    sc_signal< sc_lv<64> > zext_ln62_reg_1345;
    sc_signal< sc_lv<1> > icmp_ln46_fu_1053_p2;
    sc_signal< sc_lv<12> > channel_from_prev_ou_q0;
    sc_signal< sc_lv<12> > channel_from_prev_ou_2_reg_1355;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<7> > index_input_element_7_fu_1095_p2;
    sc_signal< sc_lv<7> > index_input_element_7_reg_1363;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<12> > out_layer_data_V_add_1_reg_1368;
    sc_signal< sc_lv<1> > icmp_ln1039_fu_1089_p2;
    sc_signal< sc_lv<12> > sext_ln1265_fu_1127_p1;
    sc_signal< sc_lv<12> > sext_ln1265_reg_1378;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<11> > sext_ln703_fu_1131_p1;
    sc_signal< sc_lv<11> > sext_ln703_reg_1383;
    sc_signal< sc_lv<7> > index_input_element_6_fu_1141_p2;
    sc_signal< sc_lv<7> > index_input_element_6_reg_1391;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<1> > icmp_ln1044_fu_1135_p2;
    sc_signal< sc_lv<12> > out_layer_data_V_add_2_reg_1401;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<11> > p_Val2_6_fu_1191_p3;
    sc_signal< sc_lv<11> > p_Val2_6_reg_1431;
    sc_signal< sc_lv<1> > out_layer_valid_V_q0;
    sc_signal< sc_lv<1> > tmp_valid_V_reg_1436;
    sc_signal< sc_lv<6> > correlate_img_V_assi_address0;
    sc_signal< sc_logic > correlate_img_V_assi_ce0;
    sc_signal< sc_logic > correlate_img_V_assi_we0;
    sc_signal< sc_lv<12> > correlate_img_V_assi_d0;
    sc_signal< sc_lv<12> > correlate_img_V_assi_q0;
    sc_signal< sc_lv<10> > img_channel_0_data_s_address0;
    sc_signal< sc_logic > img_channel_0_data_s_ce0;
    sc_signal< sc_logic > img_channel_0_data_s_we0;
    sc_signal< sc_lv<12> > img_channel_0_data_s_q0;
    sc_signal< sc_lv<10> > img_channel_0_keep_s_address0;
    sc_signal< sc_logic > img_channel_0_keep_s_ce0;
    sc_signal< sc_logic > img_channel_0_keep_s_we0;
    sc_signal< sc_lv<4> > img_channel_0_keep_s_q0;
    sc_signal< sc_lv<10> > img_channel_0_user_s_address0;
    sc_signal< sc_logic > img_channel_0_user_s_ce0;
    sc_signal< sc_logic > img_channel_0_user_s_we0;
    sc_signal< sc_lv<1> > img_channel_0_user_s_q0;
    sc_signal< sc_lv<10> > img_channel_0_last_s_address0;
    sc_signal< sc_logic > img_channel_0_last_s_ce0;
    sc_signal< sc_logic > img_channel_0_last_s_we0;
    sc_signal< sc_lv<1> > img_channel_0_last_s_q0;
    sc_signal< sc_lv<10> > img_channel_0_id_V_address0;
    sc_signal< sc_logic > img_channel_0_id_V_ce0;
    sc_signal< sc_logic > img_channel_0_id_V_we0;
    sc_signal< sc_lv<1> > img_channel_0_id_V_q0;
    sc_signal< sc_lv<10> > img_channel_0_dest_s_address0;
    sc_signal< sc_logic > img_channel_0_dest_s_ce0;
    sc_signal< sc_logic > img_channel_0_dest_s_we0;
    sc_signal< sc_lv<1> > img_channel_0_dest_s_q0;
    sc_signal< sc_lv<13> > channel_from_prev_ou_address0;
    sc_signal< sc_logic > channel_from_prev_ou_ce0;
    sc_signal< sc_logic > channel_from_prev_ou_we0;
    sc_signal< sc_lv<12> > out_layer_valid_V_address0;
    sc_signal< sc_logic > out_layer_valid_V_ce0;
    sc_signal< sc_lv<12> > out_layer_data_V_address0;
    sc_signal< sc_logic > out_layer_data_V_ce0;
    sc_signal< sc_logic > out_layer_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_data_V_q0;
    sc_signal< sc_lv<7> > row_idx_0_reg_616;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<6> > i_0_reg_628;
    sc_signal< sc_lv<1> > icmp_ln946_fu_823_p2;
    sc_signal< sc_lv<1> > icmp_ln942_fu_781_p2;
    sc_signal< sc_lv<7> > j_0_reg_639;
    sc_signal< sc_lv<4> > current_input_channe_reg_650;
    sc_signal< sc_lv<7> > index_input_element2_reg_661;
    sc_signal< sc_lv<7> > index_input_element1_reg_672;
    sc_signal< sc_lv<6> > current_filter_0_reg_683;
    sc_signal< sc_lv<4> > current_input_channe_4_reg_694;
    sc_signal< sc_lv<7> > index_input_element2_1_reg_705;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<7> > index_0_i_reg_717;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<7> > index_input_element2_2_reg_728;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<7> > index_input_element2_3_reg_739;
    sc_signal< sc_logic > io_acc_block_signal_op270;
    sc_signal< sc_lv<64> > zext_ln203_19_fu_844_p1;
    sc_signal< sc_lv<64> > zext_ln203_23_fu_894_p1;
    sc_signal< sc_lv<64> > zext_ln203_21_fu_925_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1014_p1;
    sc_signal< sc_lv<64> > zext_ln203_27_fu_1040_p1;
    sc_signal< sc_lv<64> > zext_ln1035_fu_1048_p1;
    sc_signal< sc_lv<64> > zext_ln1265_4_fu_1115_p1;
    sc_signal< sc_lv<64> > zext_ln1041_fu_1101_p1;
    sc_signal< sc_lv<64> > zext_ln162_1_fu_1156_p1;
    sc_signal< sc_lv<64> > zext_ln1046_fu_1162_p1;
    sc_signal< sc_lv<12> > tmp_data_V_6_fu_1199_p1;
    sc_signal< sc_lv<12> > add_ln703_fu_1120_p2;
    sc_signal< sc_lv<12> > tmp_s_fu_805_p3;
    sc_signal< sc_lv<13> > zext_ln203_fu_835_p1;
    sc_signal< sc_lv<13> > add_ln203_10_fu_839_p2;
    sc_signal< sc_lv<10> > tmp_40_fu_861_p3;
    sc_signal< sc_lv<11> > zext_ln203_22_fu_885_p1;
    sc_signal< sc_lv<11> > add_ln203_12_fu_889_p2;
    sc_signal< sc_lv<11> > zext_ln203_20_fu_916_p1;
    sc_signal< sc_lv<11> > add_ln203_11_fu_920_p2;
    sc_signal< sc_lv<12> > tmp_41_fu_955_p3;
    sc_signal< sc_lv<10> > tmp_42_fu_979_p3;
    sc_signal< sc_lv<7> > tmp_43_fu_991_p3;
    sc_signal< sc_lv<11> > zext_ln203_25_fu_999_p1;
    sc_signal< sc_lv<11> > sub_ln203_fu_1003_p2;
    sc_signal< sc_lv<11> > add_ln203_13_fu_1009_p2;
    sc_signal< sc_lv<11> > zext_ln203_26_fu_1031_p1;
    sc_signal< sc_lv<11> > add_ln203_14_fu_1035_p2;
    sc_signal< sc_lv<12> > r_V_fu_1073_p0;
    sc_signal< sc_lv<5> > r_V_fu_1073_p1;
    sc_signal< sc_lv<16> > r_V_fu_1073_p2;
    sc_signal< sc_lv<13> > zext_ln1265_fu_1106_p1;
    sc_signal< sc_lv<13> > add_ln1265_fu_1110_p2;
    sc_signal< sc_lv<3> > sext_ln1265_fu_1127_p0;
    sc_signal< sc_lv<3> > sext_ln703_fu_1131_p0;
    sc_signal< sc_lv<13> > zext_ln321_fu_1147_p1;
    sc_signal< sc_lv<13> > add_ln162_fu_1151_p2;
    sc_signal< sc_lv<11> > trunc_ln703_fu_1171_p1;
    sc_signal< sc_lv<12> > aux_sum_V_fu_1175_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1185_p2;
    sc_signal< sc_lv<11> > add_ln203_fu_1180_p2;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    sc_signal< bool > ap_condition_915;
    sc_signal< bool > ap_condition_919;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_state2;
    static const sc_lv<20> ap_ST_fsm_state3;
    static const sc_lv<20> ap_ST_fsm_state4;
    static const sc_lv<20> ap_ST_fsm_state5;
    static const sc_lv<20> ap_ST_fsm_state6;
    static const sc_lv<20> ap_ST_fsm_state7;
    static const sc_lv<20> ap_ST_fsm_state8;
    static const sc_lv<20> ap_ST_fsm_state9;
    static const sc_lv<20> ap_ST_fsm_state10;
    static const sc_lv<20> ap_ST_fsm_state11;
    static const sc_lv<20> ap_ST_fsm_state12;
    static const sc_lv<20> ap_ST_fsm_state13;
    static const sc_lv<20> ap_ST_fsm_state14;
    static const sc_lv<20> ap_ST_fsm_state15;
    static const sc_lv<20> ap_ST_fsm_state16;
    static const sc_lv<20> ap_ST_fsm_state17;
    static const sc_lv<20> ap_ST_fsm_state18;
    static const sc_lv<20> ap_ST_fsm_state19;
    static const sc_lv<20> ap_ST_fsm_state20;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_38;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<11> ap_const_lv11_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1033_fu_1025_p2();
    void thread_add_ln1265_fu_1110_p2();
    void thread_add_ln162_fu_1151_p2();
    void thread_add_ln203_10_fu_839_p2();
    void thread_add_ln203_11_fu_920_p2();
    void thread_add_ln203_12_fu_889_p2();
    void thread_add_ln203_13_fu_1009_p2();
    void thread_add_ln203_14_fu_1035_p2();
    void thread_add_ln203_fu_1180_p2();
    void thread_add_ln703_fu_1120_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state1();
    void thread_ap_block_state6();
    void thread_ap_condition_915();
    void thread_ap_condition_919();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_predicate_op100_read_state6();
    void thread_ap_predicate_op129_read_state6();
    void thread_ap_ready();
    void thread_aux_sum_V_fu_1175_p2();
    void thread_biases_layer7_V_address0();
    void thread_biases_layer7_V_ce0();
    void thread_channel_from_prev_ou_address0();
    void thread_channel_from_prev_ou_ce0();
    void thread_channel_from_prev_ou_we0();
    void thread_corr6_out_V_data_V_blk_n();
    void thread_corr6_out_V_data_V_read();
    void thread_corr6_out_V_dest_V_blk_n();
    void thread_corr6_out_V_dest_V_read();
    void thread_corr6_out_V_id_V_blk_n();
    void thread_corr6_out_V_id_V_read();
    void thread_corr6_out_V_keep_V_blk_n();
    void thread_corr6_out_V_keep_V_read();
    void thread_corr6_out_V_last_V_blk_n();
    void thread_corr6_out_V_last_V_read();
    void thread_corr6_out_V_user_V_blk_n();
    void thread_corr6_out_V_user_V_read();
    void thread_corr6_out_V_valid_V_blk_n();
    void thread_corr6_out_V_valid_V_read();
    void thread_corr7_out_V_data_V_blk_n();
    void thread_corr7_out_V_data_V_din();
    void thread_corr7_out_V_data_V_write();
    void thread_corr7_out_V_dest_V_blk_n();
    void thread_corr7_out_V_dest_V_din();
    void thread_corr7_out_V_dest_V_write();
    void thread_corr7_out_V_id_V_blk_n();
    void thread_corr7_out_V_id_V_din();
    void thread_corr7_out_V_id_V_write();
    void thread_corr7_out_V_keep_V_blk_n();
    void thread_corr7_out_V_keep_V_din();
    void thread_corr7_out_V_keep_V_write();
    void thread_corr7_out_V_last_V_blk_n();
    void thread_corr7_out_V_last_V_din();
    void thread_corr7_out_V_last_V_write();
    void thread_corr7_out_V_user_V_blk_n();
    void thread_corr7_out_V_user_V_din();
    void thread_corr7_out_V_user_V_write();
    void thread_corr7_out_V_valid_V_blk_n();
    void thread_corr7_out_V_valid_V_din();
    void thread_corr7_out_V_valid_V_write();
    void thread_correlate_img_V_assi_address0();
    void thread_correlate_img_V_assi_ce0();
    void thread_correlate_img_V_assi_d0();
    void thread_correlate_img_V_assi_we0();
    void thread_current_filter_fu_941_p2();
    void thread_current_input_channe_2_fu_855_p2();
    void thread_current_input_channe_3_fu_973_p2();
    void thread_i_fu_799_p2();
    void thread_icmp_ln1022_fu_935_p2();
    void thread_icmp_ln1024_fu_967_p2();
    void thread_icmp_ln1033_fu_1019_p2();
    void thread_icmp_ln1039_fu_1089_p2();
    void thread_icmp_ln1044_fu_1135_p2();
    void thread_icmp_ln1494_fu_1185_p2();
    void thread_icmp_ln46_fu_1053_p2();
    void thread_icmp_ln942_fu_781_p2();
    void thread_icmp_ln945_fu_793_p2();
    void thread_icmp_ln946_fu_823_p2();
    void thread_icmp_ln950_fu_849_p2();
    void thread_icmp_ln965_fu_817_p2();
    void thread_icmp_ln968_fu_904_p2();
    void thread_icmp_ln987_fu_873_p2();
    void thread_img_channel_0_data_s_address0();
    void thread_img_channel_0_data_s_ce0();
    void thread_img_channel_0_data_s_we0();
    void thread_img_channel_0_dest_s_address0();
    void thread_img_channel_0_dest_s_ce0();
    void thread_img_channel_0_dest_s_we0();
    void thread_img_channel_0_id_V_address0();
    void thread_img_channel_0_id_V_ce0();
    void thread_img_channel_0_id_V_we0();
    void thread_img_channel_0_keep_s_address0();
    void thread_img_channel_0_keep_s_ce0();
    void thread_img_channel_0_keep_s_we0();
    void thread_img_channel_0_last_s_address0();
    void thread_img_channel_0_last_s_ce0();
    void thread_img_channel_0_last_s_we0();
    void thread_img_channel_0_user_s_address0();
    void thread_img_channel_0_user_s_ce0();
    void thread_img_channel_0_user_s_we0();
    void thread_index_fu_1059_p2();
    void thread_index_input_element_5_fu_879_p2();
    void thread_index_input_element_6_fu_1141_p2();
    void thread_index_input_element_7_fu_1095_p2();
    void thread_index_input_element_fu_910_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op100();
    void thread_io_acc_block_signal_op129();
    void thread_io_acc_block_signal_op270();
    void thread_j_fu_829_p2();
    void thread_out_layer_data_V_address0();
    void thread_out_layer_data_V_ce0();
    void thread_out_layer_data_V_d0();
    void thread_out_layer_data_V_we0();
    void thread_out_layer_valid_V_address0();
    void thread_out_layer_valid_V_ce0();
    void thread_p_Val2_6_fu_1191_p3();
    void thread_r_V_fu_1073_p0();
    void thread_r_V_fu_1073_p1();
    void thread_r_V_fu_1073_p2();
    void thread_real_start();
    void thread_row_idx_fu_787_p2();
    void thread_sext_ln1265_fu_1127_p0();
    void thread_sext_ln1265_fu_1127_p1();
    void thread_sext_ln203_fu_1014_p1();
    void thread_sext_ln46_fu_1045_p1();
    void thread_sext_ln703_fu_1131_p0();
    void thread_sext_ln703_fu_1131_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln203_fu_1003_p2();
    void thread_tmp_40_fu_861_p3();
    void thread_tmp_41_fu_955_p3();
    void thread_tmp_42_fu_979_p3();
    void thread_tmp_43_fu_991_p3();
    void thread_tmp_data_V_6_fu_1199_p1();
    void thread_tmp_s_fu_805_p3();
    void thread_trunc_ln703_fu_1171_p1();
    void thread_weights_layer7_V_0_address0();
    void thread_weights_layer7_V_0_ce0();
    void thread_zext_ln1024_fu_963_p1();
    void thread_zext_ln1028_fu_947_p1();
    void thread_zext_ln1035_fu_1048_p1();
    void thread_zext_ln1041_fu_1101_p1();
    void thread_zext_ln1046_fu_1162_p1();
    void thread_zext_ln1265_4_fu_1115_p1();
    void thread_zext_ln1265_fu_1106_p1();
    void thread_zext_ln162_1_fu_1156_p1();
    void thread_zext_ln162_fu_951_p1();
    void thread_zext_ln203_19_fu_844_p1();
    void thread_zext_ln203_20_fu_916_p1();
    void thread_zext_ln203_21_fu_925_p1();
    void thread_zext_ln203_22_fu_885_p1();
    void thread_zext_ln203_23_fu_894_p1();
    void thread_zext_ln203_24_fu_987_p1();
    void thread_zext_ln203_25_fu_999_p1();
    void thread_zext_ln203_26_fu_1031_p1();
    void thread_zext_ln203_27_fu_1040_p1();
    void thread_zext_ln203_fu_835_p1();
    void thread_zext_ln321_fu_1147_p1();
    void thread_zext_ln62_fu_1065_p1();
    void thread_zext_ln946_fu_813_p1();
    void thread_zext_ln965_fu_869_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
