============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 20 2022  02:42:59 pm
  Module:                 busca_padrao
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-1766 ps) Setup Check with Pin EA_reg[1]/clk->d
          Group: C2C
     Startpoint: (R) address_reg[2]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) EA_reg[1]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-    2631                  
             Slack:=   -1766                  

#------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  address_reg[2]/clk -       -       R     (arrival)            8    -     0     -    1000 
  address_reg[2]/q   (u)     clk->q  F     unmapped_d_flop     18 26.5     0   329    1329 
  g4982/z            (u)     in_0->z R     unmapped_not         8 42.4     0    97    1426 
  g5056/z            (u)     in_0->z F     unmapped_nand2      12 63.6     0   145    1571 
  g5126/z            (u)     in_1->z R     unmapped_nor2        3 15.9     0    80    1651 
  g5127/z            (u)     in_0->z F     unmapped_not        12 63.6     0   121    1772 
  g5351/z            (u)     in_1->z R     unmapped_nor2        7 37.1     0   113    1886 
  g1403/z            (u)     in_0->z F     unmapped_nor2        1  5.3     0    60    1946 
  g5353/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    1983 
  g5777/z            (u)     in_3->z F     unmapped_nand4       1  5.3     0   145    2127 
  g5778/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    2164 
  g5779/z            (u)     in_1->z F     unmapped_nor2        1  5.3     0    60    2224 
  g5780/z            (u)     in_0->z R     unmapped_not         2 10.6     0    46    2270 
  g5783/z            (u)     in_2->z F     unmapped_nor3        1  5.3     0    89    2359 
  g5784/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    2395 
  g5785/z            (u)     in_1->z F     unmapped_nand2       1  5.3     0    60    2456 
  g5786/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    2492 
  g5787/z            (u)     in_3->z F     unmapped_nor4        1  5.3     0   145    2637 
  g12077/z           (u)     in_0->z R     unmapped_nand2       9 47.7     0   127    2764 
  g431/z             (u)     in_0->z F     unmapped_xnor2       1  5.3     0   138    2902 
  g436/z             (u)     in_0->z R     unmapped_nand4       1  5.3     0   145    3046 
  g437/z             (u)     in_0->z F     unmapped_nor2        1  5.3     0    60    3107 
  g5621/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    3143 
  g6009/z            (u)     in_0->z F     unmapped_nor2        1  5.3     0    60    3204 
  g6010/z            (u)     in_0->z R     unmapped_not         4 21.2     0    66    3269 
  g6055/z            (u)     in_3->z F     unmapped_nand4       1  5.3     0   145    3414 
  g6056/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    3450 
  g6057/z            (u)     in_3->z F     unmapped_nand4       1  5.3     0   145    3595 
  g2765/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    3631 
  EA_reg[1]/d        -       -       R     unmapped_d_flop      1    -     -     0    3631 
#------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-1682 ps) Setup Check with Pin EA_reg[3]/clk->d
          Group: C2C
     Startpoint: (R) address_reg[2]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) EA_reg[3]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-    2547                  
             Slack:=   -1682                  

#------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  address_reg[2]/clk -       -       R     (arrival)            8    -     0     -    1000 
  address_reg[2]/q   (u)     clk->q  F     unmapped_d_flop     18 26.5     0   329    1329 
  g4982/z            (u)     in_0->z R     unmapped_not         8 42.4     0    97    1426 
  g5056/z            (u)     in_0->z F     unmapped_nand2      12 63.6     0   145    1571 
  g5126/z            (u)     in_1->z R     unmapped_nor2        3 15.9     0    80    1651 
  g5127/z            (u)     in_0->z F     unmapped_not        12 63.6     0   121    1772 
  g5351/z            (u)     in_1->z R     unmapped_nor2        7 37.1     0   113    1886 
  g1403/z            (u)     in_0->z F     unmapped_nor2        1  5.3     0    60    1946 
  g5353/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    1983 
  g5777/z            (u)     in_3->z F     unmapped_nand4       1  5.3     0   145    2127 
  g5778/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    2164 
  g5779/z            (u)     in_1->z F     unmapped_nor2        1  5.3     0    60    2224 
  g5780/z            (u)     in_0->z R     unmapped_not         2 10.6     0    46    2270 
  g5783/z            (u)     in_2->z F     unmapped_nor3        1  5.3     0    89    2359 
  g5784/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    2395 
  g5785/z            (u)     in_1->z F     unmapped_nand2       1  5.3     0    60    2456 
  g5786/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    2492 
  g5787/z            (u)     in_3->z F     unmapped_nor4        1  5.3     0   145    2637 
  g12077/z           (u)     in_0->z R     unmapped_nand2       9 47.7     0   127    2764 
  g431/z             (u)     in_0->z F     unmapped_xnor2       1  5.3     0   138    2902 
  g436/z             (u)     in_0->z R     unmapped_nand4       1  5.3     0   145    3046 
  g437/z             (u)     in_0->z F     unmapped_nor2        1  5.3     0    60    3107 
  g5621/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    3143 
  g6009/z            (u)     in_0->z F     unmapped_nor2        1  5.3     0    60    3204 
  g6010/z            (u)     in_0->z R     unmapped_not         4 21.2     0    66    3269 
  g6066/z            (u)     in_1->z F     unmapped_nand4       1  5.3     0   145    3414 
  g6067/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    3450 
  g6068/z            (u)     in_1->z F     unmapped_nand2       1  5.3     0    60    3511 
  g2766/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    3547 
  EA_reg[3]/d        -       -       R     unmapped_d_flop      1    -     -     0    3547 
#------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-1674 ps) Setup Check with Pin EA_reg[0]/clk->d
          Group: C2C
     Startpoint: (R) address_reg[2]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) EA_reg[0]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-    2539                  
             Slack:=   -1674                  

#------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  address_reg[2]/clk -       -       R     (arrival)            8    -     0     -    1000 
  address_reg[2]/q   (u)     clk->q  F     unmapped_d_flop     18 26.5     0   329    1329 
  g4982/z            (u)     in_0->z R     unmapped_not         8 42.4     0    97    1426 
  g5056/z            (u)     in_0->z F     unmapped_nand2      12 63.6     0   145    1571 
  g5126/z            (u)     in_1->z R     unmapped_nor2        3 15.9     0    80    1651 
  g5127/z            (u)     in_0->z F     unmapped_not        12 63.6     0   121    1772 
  g5351/z            (u)     in_1->z R     unmapped_nor2        7 37.1     0   113    1886 
  g1403/z            (u)     in_0->z F     unmapped_nor2        1  5.3     0    60    1946 
  g5353/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    1983 
  g5777/z            (u)     in_3->z F     unmapped_nand4       1  5.3     0   145    2127 
  g5778/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    2164 
  g5779/z            (u)     in_1->z F     unmapped_nor2        1  5.3     0    60    2224 
  g5780/z            (u)     in_0->z R     unmapped_not         2 10.6     0    46    2270 
  g5783/z            (u)     in_2->z F     unmapped_nor3        1  5.3     0    89    2359 
  g5784/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    2395 
  g5785/z            (u)     in_1->z F     unmapped_nand2       1  5.3     0    60    2456 
  g5786/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    2492 
  g5787/z            (u)     in_3->z F     unmapped_nor4        1  5.3     0   145    2637 
  g12077/z           (u)     in_0->z R     unmapped_nand2       9 47.7     0   127    2764 
  g431/z             (u)     in_0->z R     unmapped_xnor2       1  5.3     0   138    2902 
  g436/z             (u)     in_0->z F     unmapped_nand4       1  5.3     0   145    3046 
  g437/z             (u)     in_0->z R     unmapped_nor2        1  5.3     0    60    3107 
  g5621/z            (u)     in_0->z F     unmapped_not         1  5.3     0    36    3143 
  g6009/z            (u)     in_0->z R     unmapped_nor2        1  5.3     0    60    3204 
  g6010/z            (u)     in_0->z F     unmapped_not         4 21.2     0    66    3269 
  g6038/z            (u)     in_1->z R     unmapped_nand4       1  5.3     0   145    3414 
  g6039/z            (u)     in_0->z F     unmapped_not         1  5.3     0    36    3450 
  g6040/z            (u)     in_2->z R     unmapped_nand3       1  5.3     0    89    3539 
  EA_reg[0]/d        -       -       R     unmapped_d_flop      1    -     -     0    3539 
#------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: VIOLATED (-1645 ps) Setup Check with Pin EA_reg[2]/clk->d
          Group: C2C
     Startpoint: (R) address_reg[2]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) EA_reg[2]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-    2511                  
             Slack:=   -1645                  

#------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  address_reg[2]/clk -       -       R     (arrival)            8    -     0     -    1000 
  address_reg[2]/q   (u)     clk->q  F     unmapped_d_flop     18 26.5     0   329    1329 
  g4982/z            (u)     in_0->z R     unmapped_not         8 42.4     0    97    1426 
  g5056/z            (u)     in_0->z F     unmapped_nand2      12 63.6     0   145    1571 
  g5126/z            (u)     in_1->z R     unmapped_nor2        3 15.9     0    80    1651 
  g5127/z            (u)     in_0->z F     unmapped_not        12 63.6     0   121    1772 
  g5351/z            (u)     in_1->z R     unmapped_nor2        7 37.1     0   113    1886 
  g1403/z            (u)     in_0->z F     unmapped_nor2        1  5.3     0    60    1946 
  g5353/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    1983 
  g5777/z            (u)     in_3->z F     unmapped_nand4       1  5.3     0   145    2127 
  g5778/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    2164 
  g5779/z            (u)     in_1->z F     unmapped_nor2        1  5.3     0    60    2224 
  g5780/z            (u)     in_0->z R     unmapped_not         2 10.6     0    46    2270 
  g5783/z            (u)     in_2->z F     unmapped_nor3        1  5.3     0    89    2359 
  g5784/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    2395 
  g5785/z            (u)     in_1->z F     unmapped_nand2       1  5.3     0    60    2456 
  g5786/z            (u)     in_0->z R     unmapped_not         1  5.3     0    36    2492 
  g5787/z            (u)     in_3->z F     unmapped_nor4        1  5.3     0   145    2637 
  g12077/z           (u)     in_0->z R     unmapped_nand2       9 47.7     0   127    2764 
  g431/z             (u)     in_0->z R     unmapped_xnor2       1  5.3     0   138    2902 
  g436/z             (u)     in_0->z F     unmapped_nand4       1  5.3     0   145    3046 
  g437/z             (u)     in_0->z R     unmapped_nor2        1  5.3     0    60    3107 
  g5621/z            (u)     in_0->z F     unmapped_not         1  5.3     0    36    3143 
  g6009/z            (u)     in_0->z R     unmapped_nor2        1  5.3     0    60    3204 
  g6010/z            (u)     in_0->z F     unmapped_not         4 21.2     0    66    3269 
  g6021/z            (u)     in_1->z R     unmapped_nand4       1  5.3     0   145    3414 
  g6022/z            (u)     in_0->z F     unmapped_not         1  5.3     0    36    3450 
  g6023/z            (u)     in_1->z R     unmapped_nand2       1  5.3     0    60    3511 
  EA_reg[2]/d        -       -       R     unmapped_d_flop      1    -     -     0    3511 
#------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: VIOLATED (-173 ps) Setup Check with Pin RC_CG_HIER_INST14/enl_reg/ena->d
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[2]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST14/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     185                  
     Required Time:=     815                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=    -173                  

#---------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  EA_reg[2]/clk               -       -       R     (arrival)           34    -     0     -       0 
  EA_reg[2]/q                 (u)     clk->q  R     unmapped_d_flop      6 31.8     0   300     300 
  g5002/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     336 
  g6003/z                     (u)     in_0->z R     unmapped_nor2        1  5.3     0    60     397 
  g6004/z                     (u)     in_0->z F     unmapped_not         3 15.9     0    56     453 
  g6005/z                     (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     513 
  g6006/z                     (u)     in_0->z F     unmapped_not         3 15.9     0    56     569 
  g6007/z                     (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     630 
  g6008/z                     (u)     in_0->z F     unmapped_not         3 15.9     0    56     686 
  g6138/z                     (u)     in_1->z R     unmapped_nand2       1  5.3     0    60     746 
  g6139/z                     (u)     in_0->z F     unmapped_not         1  5.3     0    36     782 
  g6166/z                     (u)     in_3->z R     unmapped_nand4       1  5.3     0   145     927 
  RC_CG_HIER_INST14/g1/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60     988 
  RC_CG_HIER_INST14/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     988 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: VIOLATED (-130 ps) Late External Delay Assertion at pin RC_CG_HIER_INST14/g4/in_1
          Group: Bus2IP_Clk
     Startpoint: (R) RC_CG_HIER_INST14/enl_reg/ena
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST14/g4/in_1
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-       0                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1130                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST14/enl_reg/ena -       -       R     (arrival)            -    -     -     -       0 
  -                             -       -       F     latch_d_arrival      -    -     -     -     815 
  RC_CG_HIER_INST14/enl_reg/q   (u)     -       F     unmapped_latch       1  5.3     0  1094    1094 
  RC_CG_HIER_INST14/g3/z        (u)     in_0->z R     unmapped_not         1  5.3     0    36    1130 
  RC_CG_HIER_INST14/g4/in_1     (b)     -       R     unmapped_or2         -    -     -     0    1130 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 7: VIOLATED (-71 ps) Setup Check with Pin address_reg[3]/clk->d
          Group: C2C
     Startpoint: (R) EA_reg[2]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) address_reg[3]/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     134                  
     Required Time:=     866                  
      Launch Clock:-       0                  
         Data Path:-     937                  
             Slack:=     -71                  

#----------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  EA_reg[2]/clk    -       -       R     (arrival)           34    -     0     -       0 
  EA_reg[2]/q      (u)     clk->q  R     unmapped_d_flop      6 31.8     0   300     300 
  g5002/z          (u)     in_0->z F     unmapped_not         1  5.3     0    36     336 
  g6003/z          (u)     in_0->z R     unmapped_nor2        1  5.3     0    60     397 
  g6004/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     453 
  g6005/z          (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     513 
  g6006/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     569 
  g6011/z          (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     630 
  g6012/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     686 
  g6158/z          (u)     in_2->z R     unmapped_nand3       4 21.2     0   118     804 
  g969/z           (u)     sel1->z R     unmapped_mux6        1  5.3     0   133     937 
  address_reg[3]/d -       -       R     unmapped_d_flop      1    -     -     0     937 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: VIOLATED (-71 ps) Setup Check with Pin address_reg[2]/clk->d
          Group: C2C
     Startpoint: (R) EA_reg[2]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) address_reg[2]/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     134                  
     Required Time:=     866                  
      Launch Clock:-       0                  
         Data Path:-     937                  
             Slack:=     -71                  

#----------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  EA_reg[2]/clk    -       -       R     (arrival)           34    -     0     -       0 
  EA_reg[2]/q      (u)     clk->q  R     unmapped_d_flop      6 31.8     0   300     300 
  g5002/z          (u)     in_0->z F     unmapped_not         1  5.3     0    36     336 
  g6003/z          (u)     in_0->z R     unmapped_nor2        1  5.3     0    60     397 
  g6004/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     453 
  g6005/z          (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     513 
  g6006/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     569 
  g6011/z          (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     630 
  g6012/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     686 
  g6158/z          (u)     in_2->z R     unmapped_nand3       4 21.2     0   118     804 
  g970/z           (u)     sel1->z R     unmapped_mux6        1  5.3     0   133     937 
  address_reg[2]/d -       -       R     unmapped_d_flop      1    -     -     0     937 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: VIOLATED (-71 ps) Setup Check with Pin address_reg[1]/clk->d
          Group: C2C
     Startpoint: (R) EA_reg[2]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) address_reg[1]/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     134                  
     Required Time:=     866                  
      Launch Clock:-       0                  
         Data Path:-     937                  
             Slack:=     -71                  

#----------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  EA_reg[2]/clk    -       -       R     (arrival)           34    -     0     -       0 
  EA_reg[2]/q      (u)     clk->q  R     unmapped_d_flop      6 31.8     0   300     300 
  g5002/z          (u)     in_0->z F     unmapped_not         1  5.3     0    36     336 
  g6003/z          (u)     in_0->z R     unmapped_nor2        1  5.3     0    60     397 
  g6004/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     453 
  g6005/z          (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     513 
  g6006/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     569 
  g6011/z          (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     630 
  g6012/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     686 
  g6158/z          (u)     in_2->z R     unmapped_nand3       4 21.2     0   118     804 
  g971/z           (u)     sel1->z R     unmapped_mux6        1  5.3     0   133     937 
  address_reg[1]/d -       -       R     unmapped_d_flop      1    -     -     0     937 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: VIOLATED (-71 ps) Setup Check with Pin address_reg[0]/clk->d
          Group: C2C
     Startpoint: (R) EA_reg[2]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) address_reg[0]/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     134                  
     Required Time:=     866                  
      Launch Clock:-       0                  
         Data Path:-     937                  
             Slack:=     -71                  

#----------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  EA_reg[2]/clk    -       -       R     (arrival)           34    -     0     -       0 
  EA_reg[2]/q      (u)     clk->q  R     unmapped_d_flop      6 31.8     0   300     300 
  g5002/z          (u)     in_0->z F     unmapped_not         1  5.3     0    36     336 
  g6003/z          (u)     in_0->z R     unmapped_nor2        1  5.3     0    60     397 
  g6004/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     453 
  g6005/z          (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     513 
  g6006/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     569 
  g6011/z          (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     630 
  g6012/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     686 
  g6158/z          (u)     in_2->z R     unmapped_nand3       4 21.2     0   118     804 
  g972/z           (u)     sel1->z R     unmapped_mux6        1  5.3     0   133     937 
  address_reg[0]/d -       -       R     unmapped_d_flop      1    -     -     0     937 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: VIOLATED (-20 ps) Late External Delay Assertion at pin RC_CG_HIER_INST16/g4/in_1
          Group: Bus2IP_Clk
     Startpoint: (R) RC_CG_HIER_INST16/enl_reg/ena
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST16/g4/in_1
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-       0                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1020                  
             Slack:=     -20                  

#-----------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST16/enl_reg/ena -       -       R     (arrival)            -    -     -     -       0 
  -                             -       -       F     latch_d_arrival      -    -     -     -     705 
  RC_CG_HIER_INST16/enl_reg/q   (u)     -       F     unmapped_latch       1  5.3     0   984     984 
  RC_CG_HIER_INST16/g3/z        (u)     in_0->z R     unmapped_not         1  5.3     0    36    1020 
  RC_CG_HIER_INST16/g4/in_1     (b)     -       R     unmapped_or2         -    -     -     0    1020 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 12: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST11/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1005                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  EA_reg[0]/clk               -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                 (u)     clk->q  R     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                     (u)     in_0->z F     unmapped_not         7 37.1     0    89     397 
  g5101/z                     (u)     in_0->z R     unmapped_nand4       4 21.2     0   174     571 
  g384/z                      (u)     in_0->z F     unmapped_not         4 21.2     0    66     636 
  g6100/z                     (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     697 
  g6101/z                     (u)     in_0->z F     unmapped_not         9 47.7     0   103     800 
  g6147/z                     (u)     in_3->z R     unmapped_nor4        1  5.3     0   145     944 
  RC_CG_HIER_INST11/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1005 
  RC_CG_HIER_INST11/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1005 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST10/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1005                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  EA_reg[0]/clk               -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                 (u)     clk->q  R     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                     (u)     in_0->z F     unmapped_not         7 37.1     0    89     397 
  g5101/z                     (u)     in_0->z R     unmapped_nand4       4 21.2     0   174     571 
  g384/z                      (u)     in_0->z F     unmapped_not         4 21.2     0    66     636 
  g6100/z                     (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     697 
  g6101/z                     (u)     in_0->z F     unmapped_not         9 47.7     0   103     800 
  g6146/z                     (u)     in_3->z R     unmapped_nor4        1  5.3     0   145     944 
  RC_CG_HIER_INST10/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1005 
  RC_CG_HIER_INST10/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1005 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST9/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1005                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  EA_reg[0]/clk              -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                (u)     clk->q  R     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                    (u)     in_0->z F     unmapped_not         7 37.1     0    89     397 
  g5101/z                    (u)     in_0->z R     unmapped_nand4       4 21.2     0   174     571 
  g384/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     636 
  g6100/z                    (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     697 
  g6101/z                    (u)     in_0->z F     unmapped_not         9 47.7     0   103     800 
  g6145/z                    (u)     in_3->z R     unmapped_nor4        1  5.3     0   145     944 
  RC_CG_HIER_INST9/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1005 
  RC_CG_HIER_INST9/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1005 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST8/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1005                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  EA_reg[0]/clk              -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                (u)     clk->q  R     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                    (u)     in_0->z F     unmapped_not         7 37.1     0    89     397 
  g5101/z                    (u)     in_0->z R     unmapped_nand4       4 21.2     0   174     571 
  g384/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     636 
  g6100/z                    (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     697 
  g6101/z                    (u)     in_0->z F     unmapped_not         9 47.7     0   103     800 
  g6144/z                    (u)     in_3->z R     unmapped_nor4        1  5.3     0   145     944 
  RC_CG_HIER_INST8/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1005 
  RC_CG_HIER_INST8/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1005 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST7/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1005                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  EA_reg[0]/clk              -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                (u)     clk->q  R     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                    (u)     in_0->z F     unmapped_not         7 37.1     0    89     397 
  g5101/z                    (u)     in_0->z R     unmapped_nand4       4 21.2     0   174     571 
  g384/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     636 
  g6100/z                    (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     697 
  g6101/z                    (u)     in_0->z F     unmapped_not         9 47.7     0   103     800 
  g6143/z                    (u)     in_3->z R     unmapped_nor4        1  5.3     0   145     944 
  RC_CG_HIER_INST7/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1005 
  RC_CG_HIER_INST7/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1005 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST6/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1005                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  EA_reg[0]/clk              -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                (u)     clk->q  R     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                    (u)     in_0->z F     unmapped_not         7 37.1     0    89     397 
  g5101/z                    (u)     in_0->z R     unmapped_nand4       4 21.2     0   174     571 
  g384/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     636 
  g6100/z                    (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     697 
  g6101/z                    (u)     in_0->z F     unmapped_not         9 47.7     0   103     800 
  g6142/z                    (u)     in_3->z R     unmapped_nor4        1  5.3     0   145     944 
  RC_CG_HIER_INST6/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1005 
  RC_CG_HIER_INST6/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1005 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST5/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1005                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  EA_reg[0]/clk              -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                (u)     clk->q  R     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                    (u)     in_0->z F     unmapped_not         7 37.1     0    89     397 
  g5101/z                    (u)     in_0->z R     unmapped_nand4       4 21.2     0   174     571 
  g384/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     636 
  g6100/z                    (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     697 
  g6101/z                    (u)     in_0->z F     unmapped_not         9 47.7     0   103     800 
  g6141/z                    (u)     in_3->z R     unmapped_nor4        1  5.3     0   145     944 
  RC_CG_HIER_INST5/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1005 
  RC_CG_HIER_INST5/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1005 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST2/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1005                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  EA_reg[0]/clk              -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                (u)     clk->q  R     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                    (u)     in_0->z F     unmapped_not         7 37.1     0    89     397 
  g5101/z                    (u)     in_0->z R     unmapped_nand4       4 21.2     0   174     571 
  g384/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     636 
  g6100/z                    (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     697 
  g6101/z                    (u)     in_0->z F     unmapped_not         9 47.7     0   103     800 
  g6152/z                    (u)     in_2->z R     unmapped_nor4        1  5.3     0   145     944 
  RC_CG_HIER_INST2/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1005 
  RC_CG_HIER_INST2/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1005 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST1/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1005                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  EA_reg[0]/clk              -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                (u)     clk->q  R     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                    (u)     in_0->z F     unmapped_not         7 37.1     0    89     397 
  g5101/z                    (u)     in_0->z R     unmapped_nand4       4 21.2     0   174     571 
  g384/z                     (u)     in_0->z F     unmapped_not         4 21.2     0    66     636 
  g6100/z                    (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     697 
  g6101/z                    (u)     in_0->z F     unmapped_not         9 47.7     0   103     800 
  g6140/z                    (u)     in_3->z R     unmapped_nor4        1  5.3     0   145     944 
  RC_CG_HIER_INST1/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60    1005 
  RC_CG_HIER_INST1/enl_reg/d -       -       R     unmapped_latch       1    -     -     0    1005 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST16/enl_reg/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     705                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  EA_reg[1]/clk               -       -       R     (arrival)           34    -     0     -       0 
  EA_reg[1]/q                 (u)     clk->q  R     unmapped_d_flop      5 26.5     0   292     292 
  g5003/z                     (u)     in_0->z F     unmapped_not         6 31.8     0    81     373 
  g6024/z                     (u)     in_1->z R     unmapped_nor4        2 10.6     0   154     528 
  g6025/z                     (u)     in_0->z F     unmapped_not         3 15.9     0    56     584 
  g6099/z                     (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     644 
  RC_CG_HIER_INST16/g1/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60     705 
  RC_CG_HIER_INST16/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     705 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[1]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST15/enl_reg/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  EA_reg[1]/clk               -       -       R     (arrival)           34    -     0     -       0 
  EA_reg[1]/q                 (u)     clk->q  R     unmapped_d_flop      5 26.5     0   292     292 
  g5003/z                     (u)     in_0->z F     unmapped_not         6 31.8     0    81     373 
  g6024/z                     (u)     in_1->z R     unmapped_nor4        2 10.6     0   154     528 
  RC_CG_HIER_INST15/g1/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60     588 
  RC_CG_HIER_INST15/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     588 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (36 ps) Setup Check with Pin address_reg[7]/clk->d
          Group: C2C
     Startpoint: (R) EA_reg[2]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) address_reg[7]/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     134                  
     Required Time:=     866                  
      Launch Clock:-       0                  
         Data Path:-     830                  
             Slack:=      36                  

#----------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  EA_reg[2]/clk    -       -       R     (arrival)           34    -     0     -       0 
  EA_reg[2]/q      (u)     clk->q  R     unmapped_d_flop      6 31.8     0   300     300 
  g5002/z          (u)     in_0->z F     unmapped_not         1  5.3     0    36     336 
  g6003/z          (u)     in_0->z R     unmapped_nor2        1  5.3     0    60     397 
  g6004/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     453 
  g6051/z          (u)     in_2->z R     unmapped_nor3        1  5.3     0    89     542 
  g6052/z          (u)     in_0->z F     unmapped_not         4 21.2     0    66     607 
  g6126/z          (u)     in_1->z R     unmapped_nand2       4 21.2     0    90     697 
  g973/z           (u)     sel2->z R     unmapped_mux6        1  5.3     0   133     830 
  address_reg[7]/d -       -       R     unmapped_d_flop      1    -     -     0     830 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (36 ps) Setup Check with Pin address_reg[6]/clk->d
          Group: C2C
     Startpoint: (R) EA_reg[2]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) address_reg[6]/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     134                  
     Required Time:=     866                  
      Launch Clock:-       0                  
         Data Path:-     830                  
             Slack:=      36                  

#----------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  EA_reg[2]/clk    -       -       R     (arrival)           34    -     0     -       0 
  EA_reg[2]/q      (u)     clk->q  R     unmapped_d_flop      6 31.8     0   300     300 
  g5002/z          (u)     in_0->z F     unmapped_not         1  5.3     0    36     336 
  g6003/z          (u)     in_0->z R     unmapped_nor2        1  5.3     0    60     397 
  g6004/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     453 
  g6051/z          (u)     in_2->z R     unmapped_nor3        1  5.3     0    89     542 
  g6052/z          (u)     in_0->z F     unmapped_not         4 21.2     0    66     607 
  g6126/z          (u)     in_1->z R     unmapped_nand2       4 21.2     0    90     697 
  g966/z           (u)     sel2->z R     unmapped_mux6        1  5.3     0   133     830 
  address_reg[6]/d -       -       R     unmapped_d_flop      1    -     -     0     830 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (36 ps) Setup Check with Pin address_reg[5]/clk->d
          Group: C2C
     Startpoint: (R) EA_reg[2]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) address_reg[5]/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     134                  
     Required Time:=     866                  
      Launch Clock:-       0                  
         Data Path:-     830                  
             Slack:=      36                  

#----------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  EA_reg[2]/clk    -       -       R     (arrival)           34    -     0     -       0 
  EA_reg[2]/q      (u)     clk->q  R     unmapped_d_flop      6 31.8     0   300     300 
  g5002/z          (u)     in_0->z F     unmapped_not         1  5.3     0    36     336 
  g6003/z          (u)     in_0->z R     unmapped_nor2        1  5.3     0    60     397 
  g6004/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     453 
  g6051/z          (u)     in_2->z R     unmapped_nor3        1  5.3     0    89     542 
  g6052/z          (u)     in_0->z F     unmapped_not         4 21.2     0    66     607 
  g6126/z          (u)     in_1->z R     unmapped_nand2       4 21.2     0    90     697 
  g967/z           (u)     sel2->z R     unmapped_mux6        1  5.3     0   133     830 
  address_reg[5]/d -       -       R     unmapped_d_flop      1    -     -     0     830 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (36 ps) Setup Check with Pin address_reg[4]/clk->d
          Group: C2C
     Startpoint: (R) EA_reg[2]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) address_reg[4]/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     134                  
     Required Time:=     866                  
      Launch Clock:-       0                  
         Data Path:-     830                  
             Slack:=      36                  

#----------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  EA_reg[2]/clk    -       -       R     (arrival)           34    -     0     -       0 
  EA_reg[2]/q      (u)     clk->q  R     unmapped_d_flop      6 31.8     0   300     300 
  g5002/z          (u)     in_0->z F     unmapped_not         1  5.3     0    36     336 
  g6003/z          (u)     in_0->z R     unmapped_nor2        1  5.3     0    60     397 
  g6004/z          (u)     in_0->z F     unmapped_not         3 15.9     0    56     453 
  g6051/z          (u)     in_2->z R     unmapped_nor3        1  5.3     0    89     542 
  g6052/z          (u)     in_0->z F     unmapped_not         4 21.2     0    66     607 
  g6126/z          (u)     in_1->z R     unmapped_nand2       4 21.2     0    90     697 
  g968/z           (u)     sel2->z R     unmapped_mux6        1  5.3     0   133     830 
  address_reg[4]/d -       -       R     unmapped_d_flop      1    -     -     0     830 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (97 ps) Late External Delay Assertion at pin RC_CG_HIER_INST15/g4/in_1
          Group: Bus2IP_Clk
     Startpoint: (R) RC_CG_HIER_INST15/enl_reg/ena
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST15/g4/in_1
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-       0                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     903                  
             Slack:=      97                  

#-----------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST15/enl_reg/ena -       -       R     (arrival)            -    -     -     -       0 
  -                             -       -       F     latch_d_arrival      -    -     -     -     588 
  RC_CG_HIER_INST15/enl_reg/q   (u)     -       F     unmapped_latch       1  5.3     0   867     867 
  RC_CG_HIER_INST15/g3/z        (u)     in_0->z R     unmapped_not         1  5.3     0    36     903 
  RC_CG_HIER_INST15/g4/in_1     (b)     -       R     unmapped_or2         -    -     -     0     903 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 28: MET (224 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST4/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     776                  
             Slack:=     224                  

#--------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  EA_reg[0]/clk              -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                (u)     clk->q  F     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                    (u)     in_0->z R     unmapped_not         7 37.1     0    89     397 
  g5101/z                    (u)     in_0->z F     unmapped_nand4       4 21.2     0   174     571 
  g6117/z                    (u)     in_1->z R     unmapped_nor4        1  5.3     0   145     715 
  RC_CG_HIER_INST4/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60     776 
  RC_CG_HIER_INST4/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     776 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (303 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST12/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     697                  
             Slack:=     303                  

#---------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  EA_reg[0]/clk               -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                 (u)     clk->q  F     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                     (u)     in_0->z R     unmapped_not         7 37.1     0    89     397 
  g5101/z                     (u)     in_0->z F     unmapped_nand4       4 21.2     0   174     571 
  g384/z                      (u)     in_0->z R     unmapped_not         4 21.2     0    66     636 
  RC_CG_HIER_INST12/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60     697 
  RC_CG_HIER_INST12/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     697 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (308 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST3/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     692                  
             Slack:=     308                  

#--------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  EA_reg[0]/clk              -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                (u)     clk->q  F     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                    (u)     in_0->z R     unmapped_not         7 37.1     0    89     397 
  g5101/z                    (u)     in_0->z F     unmapped_nand4       4 21.2     0   174     571 
  g610/z                     (u)     in_1->z R     unmapped_nor2        1  5.3     0    60     631 
  RC_CG_HIER_INST3/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60     692 
  RC_CG_HIER_INST3/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     692 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (369 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/clk
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST13/enl_reg/d
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     631                  
             Slack:=     369                  

#---------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  EA_reg[0]/clk               -       -       R     (arrival)            5    -     0     -       0 
  EA_reg[0]/q                 (u)     clk->q  R     unmapped_d_flop      7 37.1     0   308     308 
  g5004/z                     (u)     in_0->z F     unmapped_not         7 37.1     0    89     397 
  g5101/z                     (u)     in_0->z R     unmapped_nand4       4 21.2     0   174     571 
  RC_CG_HIER_INST13/g2/z      (u)     in_0->z R     unmapped_or2         1  5.3     0    60     631 
  RC_CG_HIER_INST13/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     631 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (544 ps) Setup Check with Pin slv_reg_reg[13][2]/clk->d
          Group: C2C
     Startpoint: (R) endx_reg[2]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[13][2]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     322                  
             Slack:=     544                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endx_reg[2]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endx_reg[2]/q        (u)     clk->q R     unmapped_d_flop      9 47.7     0   322    1322 
  slv_reg_reg[13][2]/d -       -      R     unmapped_d_flop      9    -     -     0    1322 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (544 ps) Setup Check with Pin slv_reg_reg[13][1]/clk->d
          Group: C2C
     Startpoint: (R) endx_reg[1]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[13][1]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     322                  
             Slack:=     544                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endx_reg[1]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endx_reg[1]/q        (u)     clk->q R     unmapped_d_flop      9 47.7     0   322    1322 
  slv_reg_reg[13][1]/d -       -      R     unmapped_d_flop      9    -     -     0    1322 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (544 ps) Setup Check with Pin slv_reg_reg[11][2]/clk->d
          Group: C2C
     Startpoint: (R) endx_reg[2]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[11][2]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     322                  
             Slack:=     544                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endx_reg[2]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endx_reg[2]/q        (u)     clk->q R     unmapped_d_flop      9 47.7     0   322    1322 
  slv_reg_reg[11][2]/d -       -      R     unmapped_d_flop      9    -     -     0    1322 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (544 ps) Setup Check with Pin slv_reg_reg[11][1]/clk->d
          Group: C2C
     Startpoint: (R) endx_reg[1]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[11][1]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     322                  
             Slack:=     544                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endx_reg[1]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endx_reg[1]/q        (u)     clk->q R     unmapped_d_flop      9 47.7     0   322    1322 
  slv_reg_reg[11][1]/d -       -      R     unmapped_d_flop      9    -     -     0    1322 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (550 ps) Setup Check with Pin slv_reg_reg[14][2]/clk->d
          Group: C2C
     Startpoint: (R) endy_reg[2]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[14][2]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     316                  
             Slack:=     550                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endy_reg[2]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endy_reg[2]/q        (u)     clk->q R     unmapped_d_flop      8 42.4     0   316    1316 
  slv_reg_reg[14][2]/d -       -      R     unmapped_d_flop      8    -     -     0    1316 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (550 ps) Setup Check with Pin slv_reg_reg[14][1]/clk->d
          Group: C2C
     Startpoint: (R) endy_reg[1]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[14][1]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     316                  
             Slack:=     550                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endy_reg[1]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endy_reg[1]/q        (u)     clk->q R     unmapped_d_flop      8 42.4     0   316    1316 
  slv_reg_reg[14][1]/d -       -      R     unmapped_d_flop      8    -     -     0    1316 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (550 ps) Setup Check with Pin slv_reg_reg[12][2]/clk->d
          Group: C2C
     Startpoint: (R) endy_reg[2]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[12][2]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     316                  
             Slack:=     550                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endy_reg[2]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endy_reg[2]/q        (u)     clk->q R     unmapped_d_flop      8 42.4     0   316    1316 
  slv_reg_reg[12][2]/d -       -      R     unmapped_d_flop      8    -     -     0    1316 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (550 ps) Setup Check with Pin slv_reg_reg[12][1]/clk->d
          Group: C2C
     Startpoint: (R) endy_reg[1]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[12][1]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     316                  
             Slack:=     550                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endy_reg[1]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endy_reg[1]/q        (u)     clk->q R     unmapped_d_flop      8 42.4     0   316    1316 
  slv_reg_reg[12][1]/d -       -      R     unmapped_d_flop      8    -     -     0    1316 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (558 ps) Setup Check with Pin slv_reg_reg[13][3]/clk->d
          Group: C2C
     Startpoint: (R) endx_reg[3]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[13][3]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     308                  
             Slack:=     558                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endx_reg[3]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endx_reg[3]/q        (u)     clk->q R     unmapped_d_flop      7 37.1     0   308    1308 
  slv_reg_reg[13][3]/d -       -      R     unmapped_d_flop      7    -     -     0    1308 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (558 ps) Setup Check with Pin slv_reg_reg[13][0]/clk->d
          Group: C2C
     Startpoint: (R) endx_reg[0]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[13][0]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     308                  
             Slack:=     558                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endx_reg[0]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endx_reg[0]/q        (u)     clk->q R     unmapped_d_flop      7 37.1     0   308    1308 
  slv_reg_reg[13][0]/d -       -      R     unmapped_d_flop      7    -     -     0    1308 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (558 ps) Setup Check with Pin slv_reg_reg[11][3]/clk->d
          Group: C2C
     Startpoint: (R) endx_reg[3]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[11][3]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     308                  
             Slack:=     558                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endx_reg[3]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endx_reg[3]/q        (u)     clk->q R     unmapped_d_flop      7 37.1     0   308    1308 
  slv_reg_reg[11][3]/d -       -      R     unmapped_d_flop      7    -     -     0    1308 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (558 ps) Setup Check with Pin slv_reg_reg[11][0]/clk->d
          Group: C2C
     Startpoint: (R) endx_reg[0]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[11][0]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     308                  
             Slack:=     558                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endx_reg[0]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endx_reg[0]/q        (u)     clk->q R     unmapped_d_flop      7 37.1     0   308    1308 
  slv_reg_reg[11][0]/d -       -      R     unmapped_d_flop      7    -     -     0    1308 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (566 ps) Setup Check with Pin slv_reg_reg[14][3]/clk->d
          Group: C2C
     Startpoint: (R) endy_reg[3]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[14][3]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     300                  
             Slack:=     566                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endy_reg[3]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endy_reg[3]/q        (u)     clk->q R     unmapped_d_flop      6 31.8     0   300    1300 
  slv_reg_reg[14][3]/d -       -      R     unmapped_d_flop      6    -     -     0    1300 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (566 ps) Setup Check with Pin slv_reg_reg[14][0]/clk->d
          Group: C2C
     Startpoint: (R) endy_reg[0]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[14][0]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     300                  
             Slack:=     566                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endy_reg[0]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endy_reg[0]/q        (u)     clk->q R     unmapped_d_flop      6 31.8     0   300    1300 
  slv_reg_reg[14][0]/d -       -      R     unmapped_d_flop      6    -     -     0    1300 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (566 ps) Setup Check with Pin slv_reg_reg[12][3]/clk->d
          Group: C2C
     Startpoint: (R) endy_reg[3]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[12][3]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     300                  
             Slack:=     566                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endy_reg[3]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endy_reg[3]/q        (u)     clk->q R     unmapped_d_flop      6 31.8     0   300    1300 
  slv_reg_reg[12][3]/d -       -      R     unmapped_d_flop      6    -     -     0    1300 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (566 ps) Setup Check with Pin slv_reg_reg[12][0]/clk->d
          Group: C2C
     Startpoint: (R) endy_reg[0]/clk
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) slv_reg_reg[12][0]/d
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     134                  
     Required Time:=    1866                  
      Launch Clock:-    1000                  
         Data Path:-     300                  
             Slack:=     566                  

#-------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  endy_reg[0]/clk      -       -      R     (arrival)            4    -     0     -    1000 
  endy_reg[0]/q        (u)     clk->q R     unmapped_d_flop      6 31.8     0   300    1300 
  slv_reg_reg[12][0]/d -       -      R     unmapped_d_flop      6    -     -     0    1300 
#-------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (716 ps) Late External Delay Assertion at pin RC_CG_HIER_INST11/g4/in_1
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST11/enl_reg/ena
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST11/g4/in_1
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     284                  
             Slack:=     716                  

#---------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST11/enl_reg/ena -       -     F     (arrival)            -    -     -     -    1000 
  -                             -       -     R     latch_d_arrival      -    -     -     -    1005 
  RC_CG_HIER_INST11/enl_reg/q   (u)     -     R     unmapped_latch       1  5.3     0   284    1284 
  RC_CG_HIER_INST11/g4/in_1     (b)     -     R     unmapped_and2        -    -     -     0    1284 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 49: MET (716 ps) Late External Delay Assertion at pin RC_CG_HIER_INST10/g4/in_1
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST10/enl_reg/ena
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST10/g4/in_1
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     284                  
             Slack:=     716                  

#---------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST10/enl_reg/ena -       -     F     (arrival)            -    -     -     -    1000 
  -                             -       -     R     latch_d_arrival      -    -     -     -    1005 
  RC_CG_HIER_INST10/enl_reg/q   (u)     -     R     unmapped_latch       1  5.3     0   284    1284 
  RC_CG_HIER_INST10/g4/in_1     (b)     -     R     unmapped_and2        -    -     -     0    1284 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 50: MET (716 ps) Late External Delay Assertion at pin RC_CG_HIER_INST9/g4/in_1
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST9/enl_reg/ena
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST9/g4/in_1
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     284                  
             Slack:=     716                  

#--------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST9/enl_reg/ena -       -     F     (arrival)            -    -     -     -    1000 
  -                            -       -     R     latch_d_arrival      -    -     -     -    1005 
  RC_CG_HIER_INST9/enl_reg/q   (u)     -     R     unmapped_latch       1  5.3     0   284    1284 
  RC_CG_HIER_INST9/g4/in_1     (b)     -     R     unmapped_and2        -    -     -     0    1284 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

