<use f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='95' u='c' c='_ZNK4llvm10VirtRegMap7hasPhysEj'/>
<def f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='100' ll='103' type='unsigned int llvm::VirtRegMap::getPhys(unsigned int virtReg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='98'>/// returns the physical register mapped to the specified
    /// virtual register</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1545' u='c' c='_ZN12_GLOBAL__N_116HoistSpillHelper19LRE_DidCloneVirtRegEjj'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='1169' u='c' c='_ZN12_GLOBAL__N_19UserValue16rewriteLocationsERN4llvm10VirtRegMapERKNS1_15MachineFunctionERKNS1_15TargetInstrInfoERKNS1_18TargetRegisterInfoERNS1_8Den6267754'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='1173' u='c' c='_ZN12_GLOBAL__N_19UserValue16rewriteLocationsERN4llvm10VirtRegMapERKNS1_15MachineFunctionERKNS1_15TargetInstrInfoERKNS1_18TargetRegisterInfoERNS1_8Den6267754'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='701' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='121' u='c' c='_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2671' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2886' u='c' c='_ZN12_GLOBAL__N_18RAGreedy15collectHintInfoEjRN4llvm11SmallVectorINS0_8HintInfoELj4EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2922' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2943' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='413' u='c' c='_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='107' u='c' c='_ZN4llvm10VirtRegMap16hasPreferredPhysEj'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='108' u='c' c='_ZN4llvm10VirtRegMap16hasPreferredPhysEj'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='323' u='c' c='_ZN12_GLOBAL__N_115VirtRegRewriter13addMBBLiveInsEv'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='519' u='c' c='_ZN12_GLOBAL__N_115VirtRegRewriter7rewriteEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='180' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='287' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='300' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='425' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='654' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='134' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs11rewriteRegsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='152' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs11rewriteRegsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1182' u='c' c='_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='44' u='c' c='_ZL7getRC32RN4llvm14MachineOperandEPKNS_10VirtRegMapEPKNS_19MachineRegisterInfoE'/>
