/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [16:0] _03_;
  reg [23:0] _04_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_15z & celloutsig_1_14z);
  assign celloutsig_0_8z = ~(celloutsig_0_3z[1] & in_data[67]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[82]);
  assign celloutsig_0_15z = ~(celloutsig_0_8z & celloutsig_0_6z);
  assign celloutsig_0_17z = ~(celloutsig_0_15z & celloutsig_0_14z[2]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z & in_data[141]);
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_4z) & celloutsig_1_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_2z) & celloutsig_0_4z[13]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[2] | in_data[159]) & celloutsig_1_3z[1]);
  assign celloutsig_1_15z = ~(celloutsig_1_3z[1] ^ celloutsig_1_7z);
  assign celloutsig_1_19z = ~(celloutsig_1_0z ^ celloutsig_1_15z);
  assign celloutsig_0_2z = ~(in_data[21] ^ celloutsig_0_1z);
  reg [16:0] _17_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 17'h00000;
    else _17_ <= in_data[41:25];
  assign { _03_[16:15], _00_, _03_[13:11], _02_, _03_[9:2], _01_, _03_[0] } = _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 24'h000000;
    else _04_ <= { celloutsig_0_13z[3], _03_[16:15], _00_, _03_[13:11], _02_, _03_[9:2], _01_, _03_[0], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_4z = { in_data[85:76], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[20:15], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_9z = { _00_, _03_[13:11], _02_, _03_[9:4] } % { 1'h1, _03_[13:11], _02_, _03_[9:5], in_data[0] };
  assign celloutsig_0_13z = { celloutsig_0_5z[18:14], celloutsig_0_1z } % { 1'h1, _03_[5:2], celloutsig_0_8z };
  assign celloutsig_0_14z = celloutsig_0_4z[3:1] % { 1'h1, celloutsig_0_9z[4:3] };
  assign celloutsig_0_22z = { celloutsig_0_15z, _03_[16:15], _00_, _03_[13:11], _02_, _03_[9:2], _01_, _03_[0], celloutsig_0_8z } % { 1'h1, celloutsig_0_3z[3:0], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_25z = in_data[19:10] % { 1'h1, _04_[6:1], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[132:129], celloutsig_1_0z } % { 1'h1, in_data[123], celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[39], celloutsig_0_0z, celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_0z = | in_data[38:24];
  assign celloutsig_1_14z = | in_data[112:109];
  assign celloutsig_0_26z = | celloutsig_0_22z[18:9];
  assign celloutsig_1_0z = | in_data[98:96];
  assign celloutsig_1_2z = | in_data[146:143];
  assign celloutsig_0_5z = { in_data[20:16], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z } - { in_data[57:37], celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[186:183], celloutsig_1_2z } - { in_data[160:157], celloutsig_1_0z };
  assign { _03_[14], _03_[10], _03_[1] } = { _00_, _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
