

================================================================
== Vivado HLS Report for 'subconv_3x3_16_no_re'
================================================================
* Date:           Sat Dec 15 03:40:51 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  467761|  467761|  467761|  467761|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  467760|  467760|     19490|          -|          -|    24|    no    |
        | + Loop 1.1              |   19488|   19488|      1218|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1216|    1216|        76|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     705|    487|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     227|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     932|    615|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_5_fu_479_p2              |     *    |      0|   0|  62|           8|           8|
    |co_6_fu_218_p2                  |     +    |      0|  20|  10|           5|           1|
    |h_6_fu_332_p2                   |     +    |      0|  20|  10|           5|           1|
    |m_6_fu_344_p2                   |     +    |      0|  11|   8|           2|           1|
    |n_6_fu_424_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_38_fu_709_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_41_fu_505_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_43_fu_539_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_723_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp2_fu_359_p2                  |     +    |      0|  11|   8|           2|           2|
    |tmp3_fu_444_p2                  |     +    |      0|  11|   8|           2|           2|
    |tmp_110_fu_257_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_113_fu_295_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_115_fu_320_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_116_fu_788_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_117_fu_354_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_120_fu_379_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_122_fu_412_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_123_fu_434_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_124_fu_464_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_93_fu_369_p2                |     +    |      0|  20|  10|           5|           5|
    |tmp_96_fu_454_p2                |     +    |      0|  20|  10|           5|           5|
    |w_6_fu_798_p2                   |     +    |      0|  20|  10|           5|           1|
    |tmp_112_fu_275_p2               |     -    |      0|  29|  13|           8|           8|
    |tmp_119_fu_389_p2               |     -    |      0|  32|  14|           9|           9|
    |brmerge40_demorgan_i_fu_644_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_559_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_638_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_617_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_605_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_6_fu_742_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_661_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_582_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_587_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond3_fu_212_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond4_fu_285_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_326_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_338_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_418_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_756_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i6_fu_628_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_666_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_649_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_672_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_676_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_610_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_592_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_48_mux_fu_681_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_47_fu_687_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_768_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_761_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_693_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_747_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_751_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_622_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp4_fu_655_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_100_fu_553_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_101_fu_599_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_103_fu_633_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_90_fu_737_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 705| 487|         255|         289|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |co_reg_131         |   9|          2|    5|         10|
    |h_reg_142          |   9|          2|    5|         10|
    |m_reg_178          |   9|          2|    2|          4|
    |n_reg_201          |   9|          2|    2|          4|
    |p_Val2_40_reg_189  |   9|          2|    8|         16|
    |p_Val2_s_reg_166   |   9|          2|    8|         16|
    |w_reg_154          |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         30|   36|         86|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  15|   0|   15|          0|
    |bias_V_addr_reg_823           |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_964  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_974         |   1|   0|    1|          0|
    |carry_reg_941                 |   1|   0|    1|          0|
    |co_6_reg_807                  |   5|   0|    5|          0|
    |co_reg_131                    |   5|   0|    5|          0|
    |h_reg_142                     |   5|   0|    5|          0|
    |input_V_load_reg_902          |   8|   0|    8|          0|
    |isneg_reg_984                 |   1|   0|    1|          0|
    |m_6_reg_847                   |   2|   0|    2|          0|
    |m_reg_178                     |   2|   0|    2|          0|
    |n_6_reg_877                   |   2|   0|    2|          0|
    |n_reg_201                     |   2|   0|    2|          0|
    |newsignbit_6_reg_997          |   1|   0|    1|          0|
    |newsignbit_reg_935            |   1|   0|    1|          0|
    |p_38_i_i_reg_954              |   1|   0|    1|          0|
    |p_Val2_40_reg_189             |   8|   0|    8|          0|
    |p_Val2_41_reg_917             |  16|   0|   16|          0|
    |p_Val2_43_reg_929             |   8|   0|    8|          0|
    |p_Val2_5_reg_907              |  16|   0|   16|          0|
    |p_Val2_s_reg_166              |   8|   0|    8|          0|
    |result_V_reg_991              |   8|   0|    8|          0|
    |signbit_reg_922               |   1|   0|    1|          0|
    |tmp_102_reg_948               |   2|   0|    2|          0|
    |tmp_103_reg_959               |   1|   0|    1|          0|
    |tmp_110_reg_812               |   9|   0|   10|          1|
    |tmp_115_reg_831               |  13|   0|   14|          1|
    |tmp_117_reg_852               |   9|   0|    9|          0|
    |tmp_119_reg_864               |   9|   0|    9|          0|
    |tmp_120_reg_858               |  10|   0|   10|          0|
    |tmp_122_reg_869               |  13|   0|   14|          1|
    |tmp_124_reg_887               |  14|   0|   14|          0|
    |tmp_126_reg_912               |   1|   0|    1|          0|
    |tmp_127_cast_reg_818          |   9|   0|    9|          0|
    |underflow_reg_969             |   1|   0|    1|          0|
    |w_reg_154                     |   5|   0|    5|          0|
    |weight_V_load_reg_897         |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 227|   0|  230|          3|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|input_V_address0   | out |   13|  ap_memory |        input_V       |     array    |
|input_V_ce0        | out |    1|  ap_memory |        input_V       |     array    |
|input_V_q0         |  in |    8|  ap_memory |        input_V       |     array    |
|weight_V_address0  | out |    8|  ap_memory |       weight_V       |     array    |
|weight_V_ce0       | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0        |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0    | out |    5|  ap_memory |        bias_V        |     array    |
|bias_V_ce0         | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0          |  in |    8|  ap_memory |        bias_V        |     array    |
|output_V_address0  | out |   13|  ap_memory |       output_V       |     array    |
|output_V_ce0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0        | out |    8|  ap_memory |       output_V       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond5)
	3  / (exitcond5)
5 --> 
	6  / (!exitcond6)
	14  / (exitcond6)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:95
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_6, %.loopexit.loopexit ]

ST_2: exitcond3 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:95
.loopexit:1  %exitcond3 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_6 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:95
.loopexit:3  %co_6 = add i5 %co, 1

ST_2: StgValue_21 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:95
.loopexit:4  br i1 %exitcond3, label %2, label %.preheader47.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader47.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:95
.preheader47.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:95
.preheader47.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl1_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:95
.preheader47.preheader:3  %p_shl1_cast = zext i9 %tmp_s to i10

ST_2: tmp_109 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:95
.preheader47.preheader:4  %tmp_109 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl2_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader47.preheader:5  %p_shl2_cast = zext i6 %tmp_109 to i10

ST_2: tmp_110 (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader47.preheader:6  %tmp_110 = add i10 %p_shl2_cast, %p_shl1_cast

ST_2: tmp_111 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:95
.preheader47.preheader:7  %tmp_111 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader47.preheader:8  %p_shl_cast = zext i7 %tmp_111 to i8

ST_2: tmp_112 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader47.preheader:9  %tmp_112 = sub i8 %p_shl_cast, %tmp_cast

ST_2: tmp_127_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader47.preheader:10  %tmp_127_cast = sext i8 %tmp_112 to i9

ST_2: bias_V_addr (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104
.preheader47.preheader:11  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_34 (25)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:96
.preheader47.preheader:12  br label %.preheader47

ST_2: StgValue_35 (159)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:109
:0  ret void


 <State 3>: 4.67ns
ST_3: h (27)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_6, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond4 (28)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:96
.preheader47:1  %exitcond4 = icmp eq i5 %h, -15

ST_3: empty_42 (29)  [1/1] 0.00ns
.preheader47:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_39 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:96
.preheader47:3  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: tmp_cast_43 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
.preheader46.preheader:0  %tmp_cast_43 = zext i5 %h to i10

ST_3: tmp_113 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:105
.preheader46.preheader:1  %tmp_113 = add i10 %tmp_cast_43, %tmp_110

ST_3: p_shl3_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
.preheader46.preheader:2  %p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_113, i4 0)

ST_3: tmp_114 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
.preheader46.preheader:3  %tmp_114 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_113, i1 false)

ST_3: p_shl4_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
.preheader46.preheader:4  %p_shl4_cast = zext i11 %tmp_114 to i14

ST_3: tmp_115 (37)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:105
.preheader46.preheader:5  %tmp_115 = add i14 %p_shl3_cast, %p_shl4_cast

ST_3: StgValue_46 (38)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:97
.preheader46.preheader:6  br label %.preheader46

ST_3: StgValue_47 (157)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (40)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_6, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond5 (41)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:97
.preheader46:1  %exitcond5 = icmp eq i5 %w, -15

ST_4: empty_44 (42)  [1/1] 0.00ns
.preheader46:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_51 (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:97
.preheader46:3  br i1 %exitcond5, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_52 (45)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:99
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_6 (154)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:96
:0  %h_6 = add i5 %h, 1

ST_4: StgValue_54 (155)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:96
:1  br label %.preheader47


 <State 5>: 6.83ns
ST_5: p_Val2_s (47)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_40, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (48)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_6, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: exitcond6 (49)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:99
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %exitcond6 = icmp eq i2 %m, -1

ST_5: empty_45 (50)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_6 (51)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:99
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %m_6 = add i2 %m, 1

ST_5: StgValue_60 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:99
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br i1 %exitcond6, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_92_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:0  %tmp_92_cast = zext i2 %m to i9

ST_5: tmp_117 (55)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:1  %tmp_117 = add i9 %tmp_127_cast, %tmp_92_cast

ST_5: tmp2 (58)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:4  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i5

ST_5: tmp_93 (60)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:6  %tmp_93 = add i5 %h, %tmp2_cast

ST_5: tmp_94_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:7  %tmp_94_cast = zext i5 %tmp_93 to i10

ST_5: tmp_120 (62)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:8  %tmp_120 = add i10 %tmp_110, %tmp_94_cast

ST_5: p_Val2_37 (132)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:1  %p_Val2_37 = load i8* %bias_V_addr, align 1


 <State 6>: 2.34ns
ST_6: tmp_118 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node tmp_119)
.preheader.preheader:2  %tmp_118 = shl i9 %tmp_117, 2

ST_6: tmp_119 (57)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
.preheader.preheader:3  %tmp_119 = sub i9 %tmp_118, %tmp_117

ST_6: p_shl5_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:9  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_120, i4 0)

ST_6: tmp_121 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:10  %tmp_121 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_120, i1 false)

ST_6: p_shl6_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:11  %p_shl6_cast = zext i11 %tmp_121 to i14

ST_6: tmp_122 (66)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:101
.preheader.preheader:12  %tmp_122 = add i14 %p_shl6_cast, %p_shl5_cast

ST_6: StgValue_75 (67)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:100
.preheader.preheader:13  br label %.preheader


 <State 7>: 6.85ns
ST_7: p_Val2_40 (69)  [1/1] 0.00ns
.preheader:0  %p_Val2_40 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (70)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_6, %_ifconv ]

ST_7: exitcond (71)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:100
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_7: empty_46 (72)  [1/1] 0.00ns
.preheader:3  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_6 (73)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:100
.preheader:4  %n_6 = add i2 %n, 1

ST_7: StgValue_81 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:100
.preheader:5  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp_95_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:0  %tmp_95_cast = zext i2 %n to i9

ST_7: tmp_123 (77)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:1  %tmp_123 = add i9 %tmp_95_cast, %tmp_119

ST_7: tmp_140_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:2  %tmp_140_cast = zext i9 %tmp_123 to i64

ST_7: weight_V_addr (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:3  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i64 0, i64 %tmp_140_cast

ST_7: tmp3 (80)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:4  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i5

ST_7: tmp_96 (82)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:6  %tmp_96 = add i5 %tmp3_cast, %w

ST_7: tmp_97_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:7  %tmp_97_cast = zext i5 %tmp_96 to i14

ST_7: tmp_124 (84)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:8  %tmp_124 = add i14 %tmp_97_cast, %tmp_122

ST_7: weight_V_load (87)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_92 (129)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_141_cast (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:9  %tmp_141_cast = zext i14 %tmp_124 to i64

ST_8: input_V_addr (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:10  %input_V_addr = getelementptr [7776 x i8]* %input_V, i64 0, i64 %tmp_141_cast

ST_8: weight_V_load (87)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: input_V_load (89)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 9>: 3.25ns
ST_9: input_V_load (89)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 10>: 6.43ns
ST_10: OP1_V (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:12  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:14  %OP2_V = sext i8 %input_V_load to i16

ST_10: p_Val2_5 (91)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:15  %p_Val2_5 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_126 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:21  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_98 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:16  %tmp_98 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_40, i6 0)

ST_11: tmp_130_cast (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:17  %tmp_130_cast = sext i14 %tmp_98 to i16

ST_11: p_Val2_41 (94)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:18  %p_Val2_41 = add i16 %tmp_130_cast, %p_Val2_5

ST_11: signbit (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:19  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 15)

ST_11: p_Val2_42 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:20  %p_Val2_42 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_41, i32 6, i32 13)

ST_11: tmp_99 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:22  %tmp_99 = zext i1 %tmp_126 to i8

ST_11: tmp_127 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node carry)
_ifconv:23  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 13)

ST_11: p_Val2_43 (100)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:24  %p_Val2_43 = add i8 %p_Val2_42, %tmp_99

ST_11: newsignbit (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:25  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_43, i32 7)

ST_11: tmp_100 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node carry)
_ifconv:26  %tmp_100 = xor i1 %newsignbit, true

ST_11: carry (103)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
_ifconv:27  %carry = and i1 %tmp_127, %tmp_100

ST_11: tmp_102 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:29  %tmp_102 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_41, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_129 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 14)

ST_12: Range1_all_ones (106)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:30  %Range1_all_ones = icmp eq i2 %tmp_102, -1

ST_12: Range1_all_zeros (107)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:31  %Range1_all_zeros = icmp eq i2 %tmp_102, 0

ST_12: deleted_zeros (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:32  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_101 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:33  %tmp_101 = xor i1 %tmp_129, true

ST_12: p_41_i_i (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %p_41_i_i = and i1 %signbit, %tmp_101

ST_12: deleted_ones (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:35  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (112)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:36  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:37  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i6 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %brmerge_i_i6 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_103 (115)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101
_ifconv:39  %tmp_103 = xor i1 %signbit, true

ST_12: overflow (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:40  %overflow = and i1 %brmerge_i_i6, %tmp_103

ST_12: brmerge40_demorgan_i (117)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
_ifconv:41  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node underflow)
_ifconv:42  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node underflow)
_ifconv:43  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (120)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
_ifconv:44  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (121)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
_ifconv:45  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node sum_V)
_ifconv:46  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_103

ST_13: underflow_not (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node sum_V)
_ifconv:47  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_48_mux (124)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
_ifconv:48  %p_Val2_48_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_43

ST_13: p_Val2_s_47 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:101 (grouped into LUT with out node sum_V)
_ifconv:49  %p_Val2_s_47 = select i1 %underflow, i8 -128, i8 %p_Val2_43

ST_13: sum_V (126)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:101 (out node of the LUT)
_ifconv:50  %sum_V = select i1 %underflow_not, i8 %p_Val2_48_mux, i8 %p_Val2_s_47

ST_13: StgValue_136 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:100
_ifconv:51  br label %.preheader


 <State 14>: 4.64ns
ST_14: tmp_88 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:0  %tmp_88 = sext i8 %p_Val2_s to i9

ST_14: p_Val2_37 (132)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:1  %p_Val2_37 = load i8* %bias_V_addr, align 1

ST_14: tmp_89 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:2  %tmp_89 = sext i8 %p_Val2_37 to i9

ST_14: p_Val2_38 (134)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:3  %p_Val2_38 = add i9 %tmp_88, %tmp_89

ST_14: isneg (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_38, i32 8)

ST_14: result_V (136)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_37

ST_14: newsignbit_6 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104
_ifconv1:6  %newsignbit_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_90 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_90 = xor i1 %newsignbit_6, true

ST_15: underflow_6 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_6 = and i1 %isneg, %tmp_90

ST_15: brmerge_i_i (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_6

ST_15: isneg_not (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_6, %isneg_not

ST_15: result_V_mux (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:104 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (144)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:104 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_6, i8 -128, i8 %result_V

ST_15: result_1 (145)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:104 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: tmp_91_cast (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
_ifconv1:15  %tmp_91_cast = zext i5 %w to i14

ST_15: tmp_116 (147)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:105
_ifconv1:16  %tmp_116 = add i14 %tmp_115, %tmp_91_cast

ST_15: tmp_132_cast (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
_ifconv1:17  %tmp_132_cast = zext i14 %tmp_116 to i64

ST_15: output_V_addr (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:105
_ifconv1:18  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_132_cast

ST_15: StgValue_156 (150)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:105
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_6 (151)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:97
_ifconv1:20  %w_6 = add i5 %w, 1

ST_15: StgValue_158 (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:97
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16          (br               ) [ 0111111111111111]
co                   (phi              ) [ 0010000000000000]
exitcond3            (icmp             ) [ 0011111111111111]
empty                (speclooptripcount) [ 0000000000000000]
co_6                 (add              ) [ 0111111111111111]
StgValue_21          (br               ) [ 0000000000000000]
tmp                  (zext             ) [ 0000000000000000]
tmp_cast             (zext             ) [ 0000000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast          (zext             ) [ 0000000000000000]
tmp_109              (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast          (zext             ) [ 0000000000000000]
tmp_110              (add              ) [ 0001111111111111]
tmp_111              (bitconcatenate   ) [ 0000000000000000]
p_shl_cast           (zext             ) [ 0000000000000000]
tmp_112              (sub              ) [ 0000000000000000]
tmp_127_cast         (sext             ) [ 0001111111111111]
bias_V_addr          (getelementptr    ) [ 0001111111111111]
StgValue_34          (br               ) [ 0011111111111111]
StgValue_35          (ret              ) [ 0000000000000000]
h                    (phi              ) [ 0001111111111111]
exitcond4            (icmp             ) [ 0011111111111111]
empty_42             (speclooptripcount) [ 0000000000000000]
StgValue_39          (br               ) [ 0000000000000000]
tmp_cast_43          (zext             ) [ 0000000000000000]
tmp_113              (add              ) [ 0000000000000000]
p_shl3_cast          (bitconcatenate   ) [ 0000000000000000]
tmp_114              (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast          (zext             ) [ 0000000000000000]
tmp_115              (add              ) [ 0000111111111111]
StgValue_46          (br               ) [ 0011111111111111]
StgValue_47          (br               ) [ 0111111111111111]
w                    (phi              ) [ 0000111111111111]
exitcond5            (icmp             ) [ 0011111111111111]
empty_44             (speclooptripcount) [ 0000000000000000]
StgValue_51          (br               ) [ 0000000000000000]
StgValue_52          (br               ) [ 0011111111111111]
h_6                  (add              ) [ 0011111111111111]
StgValue_54          (br               ) [ 0011111111111111]
p_Val2_s             (phi              ) [ 0000011111111110]
m                    (phi              ) [ 0000010000000000]
exitcond6            (icmp             ) [ 0011111111111111]
empty_45             (speclooptripcount) [ 0000000000000000]
m_6                  (add              ) [ 0011111111111111]
StgValue_60          (br               ) [ 0000000000000000]
tmp_92_cast          (zext             ) [ 0000000000000000]
tmp_117              (add              ) [ 0000001000000000]
tmp2                 (add              ) [ 0000000000000000]
tmp2_cast            (sext             ) [ 0000000000000000]
tmp_93               (add              ) [ 0000000000000000]
tmp_94_cast          (zext             ) [ 0000000000000000]
tmp_120              (add              ) [ 0000001000000000]
tmp_118              (shl              ) [ 0000000000000000]
tmp_119              (sub              ) [ 0000000111111100]
p_shl5_cast          (bitconcatenate   ) [ 0000000000000000]
tmp_121              (bitconcatenate   ) [ 0000000000000000]
p_shl6_cast          (zext             ) [ 0000000000000000]
tmp_122              (add              ) [ 0000000111111100]
StgValue_75          (br               ) [ 0011111111111111]
p_Val2_40            (phi              ) [ 0011110111110011]
n                    (phi              ) [ 0000000100000000]
exitcond             (icmp             ) [ 0011111111111111]
empty_46             (speclooptripcount) [ 0000000000000000]
n_6                  (add              ) [ 0011111111111111]
StgValue_81          (br               ) [ 0000000000000000]
tmp_95_cast          (zext             ) [ 0000000000000000]
tmp_123              (add              ) [ 0000000000000000]
tmp_140_cast         (zext             ) [ 0000000000000000]
weight_V_addr        (getelementptr    ) [ 0000000010000000]
tmp3                 (add              ) [ 0000000000000000]
tmp3_cast            (sext             ) [ 0000000000000000]
tmp_96               (add              ) [ 0000000000000000]
tmp_97_cast          (zext             ) [ 0000000000000000]
tmp_124              (add              ) [ 0000000010000000]
StgValue_92          (br               ) [ 0011111111111111]
tmp_141_cast         (zext             ) [ 0000000000000000]
input_V_addr         (getelementptr    ) [ 0000000001000000]
weight_V_load        (load             ) [ 0000000001100000]
input_V_load         (load             ) [ 0000000000100000]
OP1_V                (sext             ) [ 0000000000000000]
OP2_V                (sext             ) [ 0000000000000000]
p_Val2_5             (mul              ) [ 0000000000010000]
tmp_126              (bitselect        ) [ 0000000000010000]
tmp_98               (bitconcatenate   ) [ 0000000000000000]
tmp_130_cast         (sext             ) [ 0000000000000000]
p_Val2_41            (add              ) [ 0000000000001000]
signbit              (bitselect        ) [ 0000000000001000]
p_Val2_42            (partselect       ) [ 0000000000000000]
tmp_99               (zext             ) [ 0000000000000000]
tmp_127              (bitselect        ) [ 0000000000000000]
p_Val2_43            (add              ) [ 0000000000001100]
newsignbit           (bitselect        ) [ 0000000000001000]
tmp_100              (xor              ) [ 0000000000000000]
carry                (and              ) [ 0000000000001000]
tmp_102              (partselect       ) [ 0000000000001000]
tmp_129              (bitselect        ) [ 0000000000000000]
Range1_all_ones      (icmp             ) [ 0000000000000000]
Range1_all_zeros     (icmp             ) [ 0000000000000000]
deleted_zeros        (select           ) [ 0000000000000000]
tmp_101              (xor              ) [ 0000000000000000]
p_41_i_i             (and              ) [ 0000000000000000]
deleted_ones         (select           ) [ 0000000000000000]
p_38_i_i             (and              ) [ 0000000000000100]
p_not_i_i            (xor              ) [ 0000000000000000]
brmerge_i_i6         (or               ) [ 0000000000000000]
tmp_103              (xor              ) [ 0000000000000100]
overflow             (and              ) [ 0000000000000000]
brmerge40_demorgan_i (and              ) [ 0000000000000100]
tmp4_demorgan        (or               ) [ 0000000000000000]
tmp4                 (xor              ) [ 0000000000000000]
underflow            (and              ) [ 0000000000000100]
brmerge_i_i_i        (or               ) [ 0000000000000100]
tmp5                 (or               ) [ 0000000000000000]
underflow_not        (or               ) [ 0000000000000000]
p_Val2_48_mux        (select           ) [ 0000000000000000]
p_Val2_s_47          (select           ) [ 0000000000000000]
sum_V                (select           ) [ 0011111111111111]
StgValue_136         (br               ) [ 0011111111111111]
tmp_88               (sext             ) [ 0000000000000000]
p_Val2_37            (load             ) [ 0000000000000000]
tmp_89               (sext             ) [ 0000000000000000]
p_Val2_38            (add              ) [ 0000000000000000]
isneg                (bitselect        ) [ 0000000000000001]
result_V             (add              ) [ 0000000000000001]
newsignbit_6         (bitselect        ) [ 0000000000000001]
tmp_90               (xor              ) [ 0000000000000000]
underflow_6          (and              ) [ 0000000000000000]
brmerge_i_i          (xor              ) [ 0000000000000000]
isneg_not            (xor              ) [ 0000000000000000]
brmerge9             (or               ) [ 0000000000000000]
result_V_mux         (select           ) [ 0000000000000000]
p_result_V           (select           ) [ 0000000000000000]
result_1             (select           ) [ 0000000000000000]
tmp_91_cast          (zext             ) [ 0000000000000000]
tmp_116              (add              ) [ 0000000000000000]
tmp_132_cast         (zext             ) [ 0000000000000000]
output_V_addr        (getelementptr    ) [ 0000000000000000]
StgValue_156         (store            ) [ 0000000000000000]
w_6                  (add              ) [ 0011111111111111]
StgValue_158         (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="bias_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="3"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_37/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="weight_V_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="9" slack="0"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/7 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="105" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="input_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="14" slack="0"/>
<pin id="111" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="117" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="output_V_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="14" slack="0"/>
<pin id="123" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/15 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_156_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_156/15 "/>
</bind>
</comp>

<comp id="131" class="1005" name="co_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="co_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="h_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="1"/>
<pin id="144" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="h_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="w_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="w_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="166" class="1005" name="p_Val2_s_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="1"/>
<pin id="168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_Val2_s_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="m_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="m_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="p_Val2_40_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_40 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_Val2_40_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="2"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="8" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_40/7 "/>
</bind>
</comp>

<comp id="201" class="1005" name="n_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="1"/>
<pin id="203" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="n_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="exitcond3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="co_6_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_6/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_s_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="5" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_shl1_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_109_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="5" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_109/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_shl2_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_110_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="0"/>
<pin id="260" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_110/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_111_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_111/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_shl_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_112_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_112/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_127_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_127_cast/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_cast_43_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_43/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_113_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="10" slack="1"/>
<pin id="298" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_shl3_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="0"/>
<pin id="302" dir="0" index="1" bw="10" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_114_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="0" index="1" bw="10" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_114/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_shl4_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_115_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="14" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="0"/>
<pin id="323" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_115/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="exitcond5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="h_6_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_6/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="exitcond6_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="0" index="1" bw="2" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="m_6_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_6/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_92_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_92_cast/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_117_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="3"/>
<pin id="356" dir="0" index="1" bw="2" slack="0"/>
<pin id="357" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_117/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="2" slack="0"/>
<pin id="362" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp2_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_93_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="2"/>
<pin id="371" dir="0" index="1" bw="2" slack="0"/>
<pin id="372" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_93/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_94_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_94_cast/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_120_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="3"/>
<pin id="381" dir="0" index="1" bw="5" slack="0"/>
<pin id="382" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_120/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_118_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="1"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_118/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_119_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="0"/>
<pin id="391" dir="0" index="1" bw="9" slack="1"/>
<pin id="392" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_119/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_shl5_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="0"/>
<pin id="396" dir="0" index="1" bw="10" slack="1"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_121_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="10" slack="1"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_121/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_shl6_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_122_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="11" slack="0"/>
<pin id="414" dir="0" index="1" bw="14" slack="0"/>
<pin id="415" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_122/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="exitcond_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="2" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="n_6_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_6/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_95_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="0"/>
<pin id="432" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_95_cast/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_123_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="0" index="1" bw="9" slack="1"/>
<pin id="437" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_123/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_140_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_140_cast/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp3_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="0"/>
<pin id="452" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_96_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="3"/>
<pin id="457" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_96/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_97_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_97_cast/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_124_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="14" slack="1"/>
<pin id="467" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_124/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_141_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="14" slack="1"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_141_cast/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="OP1_V_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="2"/>
<pin id="475" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/10 "/>
</bind>
</comp>

<comp id="476" class="1004" name="OP2_V_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="1"/>
<pin id="478" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/10 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_Val2_5_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="0"/>
<pin id="482" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_126_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="16" slack="0"/>
<pin id="488" dir="0" index="2" bw="4" slack="0"/>
<pin id="489" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_126/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_98_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="14" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="4"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_98/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_130_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="14" slack="0"/>
<pin id="503" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_130_cast/11 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_Val2_41_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="0"/>
<pin id="507" dir="0" index="1" bw="16" slack="1"/>
<pin id="508" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_41/11 "/>
</bind>
</comp>

<comp id="510" class="1004" name="signbit_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="0" index="2" bw="5" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/11 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_Val2_42_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="0" index="2" bw="4" slack="0"/>
<pin id="522" dir="0" index="3" bw="5" slack="0"/>
<pin id="523" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_42/11 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_99_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99/11 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_127_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="0" index="2" bw="5" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_127/11 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_Val2_43_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_43/11 "/>
</bind>
</comp>

<comp id="545" class="1004" name="newsignbit_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="0"/>
<pin id="548" dir="0" index="2" bw="4" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/11 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_100_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_100/11 "/>
</bind>
</comp>

<comp id="559" class="1004" name="carry_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/11 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_102_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="0" index="3" bw="5" slack="0"/>
<pin id="570" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_102/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_129_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="16" slack="1"/>
<pin id="578" dir="0" index="2" bw="5" slack="0"/>
<pin id="579" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_129/12 "/>
</bind>
</comp>

<comp id="582" class="1004" name="Range1_all_ones_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="1"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/12 "/>
</bind>
</comp>

<comp id="587" class="1004" name="Range1_all_zeros_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="2" slack="1"/>
<pin id="589" dir="0" index="1" bw="2" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="deleted_zeros_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/12 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_101_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_101/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_41_i_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/12 "/>
</bind>
</comp>

<comp id="610" class="1004" name="deleted_ones_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/12 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_38_i_i_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_not_i_i_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/12 "/>
</bind>
</comp>

<comp id="628" class="1004" name="brmerge_i_i6_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i6/12 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_103_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_103/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="overflow_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/12 "/>
</bind>
</comp>

<comp id="644" class="1004" name="brmerge40_demorgan_i_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/12 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp4_demorgan_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/12 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="661" class="1004" name="underflow_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="brmerge_i_i_i_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/12 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp5_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="0" index="1" bw="1" slack="1"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="underflow_not_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="1"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/13 "/>
</bind>
</comp>

<comp id="681" class="1004" name="p_Val2_48_mux_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="0" index="2" bw="8" slack="2"/>
<pin id="685" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_48_mux/13 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_Val2_s_47_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="0" index="1" bw="8" slack="0"/>
<pin id="690" dir="0" index="2" bw="8" slack="2"/>
<pin id="691" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_47/13 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sum_V_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="8" slack="0"/>
<pin id="696" dir="0" index="2" bw="8" slack="0"/>
<pin id="697" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/13 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_88_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="1"/>
<pin id="703" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_88/14 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_89_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_89/14 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_Val2_38_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="8" slack="0"/>
<pin id="712" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_38/14 "/>
</bind>
</comp>

<comp id="715" class="1004" name="isneg_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="9" slack="0"/>
<pin id="718" dir="0" index="2" bw="5" slack="0"/>
<pin id="719" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/14 "/>
</bind>
</comp>

<comp id="723" class="1004" name="result_V_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="1"/>
<pin id="725" dir="0" index="1" bw="8" slack="0"/>
<pin id="726" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/14 "/>
</bind>
</comp>

<comp id="729" class="1004" name="newsignbit_6_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="0" index="2" bw="4" slack="0"/>
<pin id="733" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_6/14 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_90_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="1"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_90/15 "/>
</bind>
</comp>

<comp id="742" class="1004" name="underflow_6_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_6/15 "/>
</bind>
</comp>

<comp id="747" class="1004" name="brmerge_i_i_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="0" index="1" bw="1" slack="1"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/15 "/>
</bind>
</comp>

<comp id="751" class="1004" name="isneg_not_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/15 "/>
</bind>
</comp>

<comp id="756" class="1004" name="brmerge9_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/15 "/>
</bind>
</comp>

<comp id="761" class="1004" name="result_V_mux_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="0"/>
<pin id="764" dir="0" index="2" bw="8" slack="1"/>
<pin id="765" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/15 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_result_V_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="8" slack="0"/>
<pin id="771" dir="0" index="2" bw="8" slack="1"/>
<pin id="772" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/15 "/>
</bind>
</comp>

<comp id="775" class="1004" name="result_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="8" slack="0"/>
<pin id="778" dir="0" index="2" bw="8" slack="0"/>
<pin id="779" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/15 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_91_cast_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="5" slack="3"/>
<pin id="786" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_91_cast/15 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_116_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="14" slack="4"/>
<pin id="790" dir="0" index="1" bw="5" slack="0"/>
<pin id="791" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116/15 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_132_cast_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="14" slack="0"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_132_cast/15 "/>
</bind>
</comp>

<comp id="798" class="1004" name="w_6_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="5" slack="3"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_6/15 "/>
</bind>
</comp>

<comp id="807" class="1005" name="co_6_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="0"/>
<pin id="809" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_6 "/>
</bind>
</comp>

<comp id="812" class="1005" name="tmp_110_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="10" slack="1"/>
<pin id="814" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_110 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_127_cast_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="9" slack="3"/>
<pin id="820" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_127_cast "/>
</bind>
</comp>

<comp id="823" class="1005" name="bias_V_addr_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="5" slack="3"/>
<pin id="825" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_115_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="14" slack="4"/>
<pin id="833" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_115 "/>
</bind>
</comp>

<comp id="839" class="1005" name="h_6_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="1"/>
<pin id="841" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_6 "/>
</bind>
</comp>

<comp id="847" class="1005" name="m_6_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="0"/>
<pin id="849" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_6 "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_117_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="9" slack="1"/>
<pin id="854" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_117 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_120_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="10" slack="1"/>
<pin id="860" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_120 "/>
</bind>
</comp>

<comp id="864" class="1005" name="tmp_119_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="9" slack="1"/>
<pin id="866" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="869" class="1005" name="tmp_122_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="14" slack="1"/>
<pin id="871" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122 "/>
</bind>
</comp>

<comp id="877" class="1005" name="n_6_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="2" slack="0"/>
<pin id="879" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_6 "/>
</bind>
</comp>

<comp id="882" class="1005" name="weight_V_addr_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="1"/>
<pin id="884" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_124_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="14" slack="1"/>
<pin id="889" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124 "/>
</bind>
</comp>

<comp id="892" class="1005" name="input_V_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="13" slack="1"/>
<pin id="894" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="weight_V_load_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="2"/>
<pin id="899" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="902" class="1005" name="input_V_load_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="1"/>
<pin id="904" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="907" class="1005" name="p_Val2_5_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_126_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_126 "/>
</bind>
</comp>

<comp id="917" class="1005" name="p_Val2_41_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="1"/>
<pin id="919" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_41 "/>
</bind>
</comp>

<comp id="922" class="1005" name="signbit_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="929" class="1005" name="p_Val2_43_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="2"/>
<pin id="931" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_43 "/>
</bind>
</comp>

<comp id="935" class="1005" name="newsignbit_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="1"/>
<pin id="937" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="941" class="1005" name="carry_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="1"/>
<pin id="943" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_102_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="2" slack="1"/>
<pin id="950" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="954" class="1005" name="p_38_i_i_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="1"/>
<pin id="956" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="959" class="1005" name="tmp_103_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="964" class="1005" name="brmerge40_demorgan_i_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="969" class="1005" name="underflow_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="974" class="1005" name="brmerge_i_i_i_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="1"/>
<pin id="976" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="979" class="1005" name="sum_V_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="1"/>
<pin id="981" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="984" class="1005" name="isneg_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="991" class="1005" name="result_V_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="1"/>
<pin id="993" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="997" class="1005" name="newsignbit_6_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="1"/>
<pin id="999" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_6 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="w_6_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="5" slack="1"/>
<pin id="1006" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="199"><net_src comp="166" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="135" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="135" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="135" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="232"><net_src comp="135" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="135" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="135" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="241" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="135" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="229" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="146" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="146" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="295" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="300" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="158" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="142" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="16" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="182" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="182" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="182" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="182" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="142" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="48" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="36" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="20" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="24" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="411"><net_src comp="401" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="394" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="205" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="42" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="205" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="46" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="205" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="448"><net_src comp="205" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="42" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="154" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="469" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="50" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="52" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="498"><net_src comp="54" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="189" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="56" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="50" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="524"><net_src comp="60" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="505" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="62" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="64" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="536"><net_src comp="50" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="505" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="64" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="518" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="528" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="66" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="68" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="70" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="531" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="553" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="72" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="505" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="74" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="58" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="580"><net_src comp="50" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="74" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="42" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="28" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="582" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="592" pin=2"/></net>

<net id="603"><net_src comp="575" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="70" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="616"><net_src comp="582" pin="2"/><net_sink comp="610" pin=2"/></net>

<net id="621"><net_src comp="582" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="592" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="70" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="70" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="628" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="610" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="617" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="70" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="655" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="638" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="686"><net_src comp="76" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="78" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="676" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="681" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="687" pin="3"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="166" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="91" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="701" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="80" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="709" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="82" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="727"><net_src comp="166" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="91" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="734"><net_src comp="66" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="723" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="68" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="70" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="737" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="755"><net_src comp="70" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="751" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="747" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="76" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="773"><net_src comp="742" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="78" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="780"><net_src comp="756" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="761" pin="3"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="768" pin="3"/><net_sink comp="775" pin=2"/></net>

<net id="783"><net_src comp="775" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="787"><net_src comp="154" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="796"><net_src comp="788" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="802"><net_src comp="154" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="16" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="810"><net_src comp="218" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="815"><net_src comp="257" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="821"><net_src comp="281" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="826"><net_src comp="84" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="834"><net_src comp="320" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="842"><net_src comp="332" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="850"><net_src comp="344" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="855"><net_src comp="354" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="861"><net_src comp="379" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="867"><net_src comp="389" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="872"><net_src comp="412" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="880"><net_src comp="424" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="885"><net_src comp="95" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="890"><net_src comp="464" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="895"><net_src comp="107" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="900"><net_src comp="102" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="905"><net_src comp="114" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="910"><net_src comp="479" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="915"><net_src comp="485" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="920"><net_src comp="505" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="925"><net_src comp="510" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="928"><net_src comp="922" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="932"><net_src comp="539" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="938"><net_src comp="545" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="944"><net_src comp="559" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="947"><net_src comp="941" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="951"><net_src comp="565" pin="4"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="957"><net_src comp="617" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="962"><net_src comp="633" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="967"><net_src comp="644" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="972"><net_src comp="661" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="977"><net_src comp="666" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="982"><net_src comp="693" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="987"><net_src comp="715" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="990"><net_src comp="984" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="994"><net_src comp="723" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="1000"><net_src comp="729" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1003"><net_src comp="997" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1007"><net_src comp="798" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V | {}
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {15 }
 - Input state : 
	Port: subconv_3x3_16_no_re : input_V | {8 9 }
	Port: subconv_3x3_16_no_re : weight_V | {7 8 }
	Port: subconv_3x3_16_no_re : bias_V | {5 14 }
	Port: subconv_3x3_16_no_re : output_V | {}
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		co_6 : 1
		StgValue_21 : 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 1
		p_shl1_cast : 2
		tmp_109 : 1
		p_shl2_cast : 2
		tmp_110 : 3
		tmp_111 : 1
		p_shl_cast : 2
		tmp_112 : 3
		tmp_127_cast : 4
		bias_V_addr : 2
	State 3
		exitcond4 : 1
		StgValue_39 : 2
		tmp_cast_43 : 1
		tmp_113 : 2
		p_shl3_cast : 3
		tmp_114 : 3
		p_shl4_cast : 4
		tmp_115 : 5
	State 4
		exitcond5 : 1
		StgValue_51 : 2
	State 5
		exitcond6 : 1
		m_6 : 1
		StgValue_60 : 2
		tmp_92_cast : 1
		tmp_117 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_93 : 3
		tmp_94_cast : 4
		tmp_120 : 5
	State 6
		p_shl6_cast : 1
		tmp_122 : 2
	State 7
		exitcond : 1
		n_6 : 1
		StgValue_81 : 2
		tmp_95_cast : 1
		tmp_123 : 2
		tmp_140_cast : 3
		weight_V_addr : 4
		tmp3 : 1
		tmp3_cast : 2
		tmp_96 : 3
		tmp_97_cast : 4
		tmp_124 : 5
		weight_V_load : 5
	State 8
		input_V_addr : 1
		input_V_load : 2
	State 9
	State 10
		p_Val2_5 : 1
		tmp_126 : 2
	State 11
		tmp_130_cast : 1
		p_Val2_41 : 2
		signbit : 3
		p_Val2_42 : 3
		tmp_127 : 3
		p_Val2_43 : 4
		newsignbit : 5
		tmp_100 : 6
		carry : 6
		tmp_102 : 3
	State 12
		deleted_zeros : 1
		tmp_101 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i6 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 13
	State 14
		tmp_89 : 1
		p_Val2_38 : 2
		isneg : 3
		result_V : 1
		newsignbit_6 : 2
	State 15
		result_1 : 1
		tmp_116 : 1
		tmp_132_cast : 2
		output_V_addr : 3
		StgValue_156 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         co_6_fu_218         |    0    |    20   |    10   |
|          |        tmp_110_fu_257       |    0    |    32   |    14   |
|          |        tmp_113_fu_295       |    0    |    35   |    15   |
|          |        tmp_115_fu_320       |    0    |    47   |    19   |
|          |          h_6_fu_332         |    0    |    20   |    10   |
|          |          m_6_fu_344         |    0    |    11   |    8    |
|          |        tmp_117_fu_354       |    0    |    29   |    13   |
|          |         tmp2_fu_359         |    0    |    11   |    8    |
|          |        tmp_93_fu_369        |    0    |    20   |    10   |
|          |        tmp_120_fu_379       |    0    |    35   |    15   |
|    add   |        tmp_122_fu_412       |    0    |    47   |    19   |
|          |          n_6_fu_424         |    0    |    11   |    8    |
|          |        tmp_123_fu_434       |    0    |    32   |    14   |
|          |         tmp3_fu_444         |    0    |    11   |    8    |
|          |        tmp_96_fu_454        |    0    |    20   |    10   |
|          |        tmp_124_fu_464       |    0    |    47   |    19   |
|          |       p_Val2_41_fu_505      |    0    |    53   |    21   |
|          |       p_Val2_43_fu_539      |    0    |    29   |    13   |
|          |       p_Val2_38_fu_709      |    0    |    29   |    13   |
|          |       result_V_fu_723       |    0    |    29   |    13   |
|          |        tmp_116_fu_788       |    0    |    47   |    19   |
|          |          w_6_fu_798         |    0    |    20   |    10   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_112_fu_275       |    0    |    26   |    12   |
|          |        tmp_119_fu_389       |    0    |    32   |    14   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_5_fu_479       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_592    |    0    |    0    |    2    |
|          |     deleted_ones_fu_610     |    0    |    0    |    2    |
|          |     p_Val2_48_mux_fu_681    |    0    |    0    |    8    |
|  select  |      p_Val2_s_47_fu_687     |    0    |    0    |    8    |
|          |         sum_V_fu_693        |    0    |    0    |    8    |
|          |     result_V_mux_fu_761     |    0    |    0    |    8    |
|          |      p_result_V_fu_768      |    0    |    0    |    8    |
|          |       result_1_fu_775       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_100_fu_553       |    0    |    0    |    2    |
|          |        tmp_101_fu_599       |    0    |    0    |    2    |
|          |       p_not_i_i_fu_622      |    0    |    0    |    2    |
|    xor   |        tmp_103_fu_633       |    0    |    0    |    2    |
|          |         tmp4_fu_655         |    0    |    0    |    2    |
|          |        tmp_90_fu_737        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_747     |    0    |    0    |    2    |
|          |       isneg_not_fu_751      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_559        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_605       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_617       |    0    |    0    |    2    |
|    and   |       overflow_fu_638       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_644 |    0    |    0    |    2    |
|          |       underflow_fu_661      |    0    |    0    |    2    |
|          |      underflow_6_fu_742     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i6_fu_628     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_649    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_666    |    0    |    0    |    2    |
|          |         tmp5_fu_672         |    0    |    0    |    2    |
|          |     underflow_not_fu_676    |    0    |    0    |    2    |
|          |       brmerge9_fu_756       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond3_fu_212      |    0    |    0    |    2    |
|          |       exitcond4_fu_285      |    0    |    0    |    2    |
|          |       exitcond5_fu_326      |    0    |    0    |    2    |
|   icmp   |       exitcond6_fu_338      |    0    |    0    |    1    |
|          |       exitcond_fu_418       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_582   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_587   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_224         |    0    |    0    |    0    |
|          |       tmp_cast_fu_229       |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_241     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_253     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_271      |    0    |    0    |    0    |
|          |      tmp_cast_43_fu_291     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_316     |    0    |    0    |    0    |
|          |      tmp_92_cast_fu_350     |    0    |    0    |    0    |
|   zext   |      tmp_94_cast_fu_375     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_408     |    0    |    0    |    0    |
|          |      tmp_95_cast_fu_430     |    0    |    0    |    0    |
|          |     tmp_140_cast_fu_439     |    0    |    0    |    0    |
|          |      tmp_97_cast_fu_460     |    0    |    0    |    0    |
|          |     tmp_141_cast_fu_469     |    0    |    0    |    0    |
|          |        tmp_99_fu_528        |    0    |    0    |    0    |
|          |      tmp_91_cast_fu_784     |    0    |    0    |    0    |
|          |     tmp_132_cast_fu_793     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_233        |    0    |    0    |    0    |
|          |        tmp_109_fu_245       |    0    |    0    |    0    |
|          |        tmp_111_fu_263       |    0    |    0    |    0    |
|bitconcatenate|      p_shl3_cast_fu_300     |    0    |    0    |    0    |
|          |        tmp_114_fu_308       |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_394     |    0    |    0    |    0    |
|          |        tmp_121_fu_401       |    0    |    0    |    0    |
|          |        tmp_98_fu_493        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_127_cast_fu_281     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_365      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_450      |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_473        |    0    |    0    |    0    |
|          |         OP2_V_fu_476        |    0    |    0    |    0    |
|          |     tmp_130_cast_fu_501     |    0    |    0    |    0    |
|          |        tmp_88_fu_701        |    0    |    0    |    0    |
|          |        tmp_89_fu_705        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_118_fu_384       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_126_fu_485       |    0    |    0    |    0    |
|          |        signbit_fu_510       |    0    |    0    |    0    |
|          |        tmp_127_fu_531       |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_545      |    0    |    0    |    0    |
|          |        tmp_129_fu_575       |    0    |    0    |    0    |
|          |         isneg_fu_715        |    0    |    0    |    0    |
|          |     newsignbit_6_fu_729     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       p_Val2_42_fu_518      |    0    |    0    |    0    |
|          |        tmp_102_fu_565       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   693   |   481   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     bias_V_addr_reg_823    |    5   |
|brmerge40_demorgan_i_reg_964|    1   |
|    brmerge_i_i_i_reg_974   |    1   |
|        carry_reg_941       |    1   |
|        co_6_reg_807        |    5   |
|         co_reg_131         |    5   |
|         h_6_reg_839        |    5   |
|          h_reg_142         |    5   |
|    input_V_addr_reg_892    |   13   |
|    input_V_load_reg_902    |    8   |
|        isneg_reg_984       |    1   |
|         m_6_reg_847        |    2   |
|          m_reg_178         |    2   |
|         n_6_reg_877        |    2   |
|          n_reg_201         |    2   |
|    newsignbit_6_reg_997    |    1   |
|     newsignbit_reg_935     |    1   |
|      p_38_i_i_reg_954      |    1   |
|      p_Val2_40_reg_189     |    8   |
|      p_Val2_41_reg_917     |   16   |
|      p_Val2_43_reg_929     |    8   |
|      p_Val2_5_reg_907      |   16   |
|      p_Val2_s_reg_166      |    8   |
|      result_V_reg_991      |    8   |
|       signbit_reg_922      |    1   |
|        sum_V_reg_979       |    8   |
|       tmp_102_reg_948      |    2   |
|       tmp_103_reg_959      |    1   |
|       tmp_110_reg_812      |   10   |
|       tmp_115_reg_831      |   14   |
|       tmp_117_reg_852      |    9   |
|       tmp_119_reg_864      |    9   |
|       tmp_120_reg_858      |   10   |
|       tmp_122_reg_869      |   14   |
|       tmp_124_reg_887      |   14   |
|       tmp_126_reg_912      |    1   |
|    tmp_127_cast_reg_818    |    9   |
|      underflow_reg_969     |    1   |
|        w_6_reg_1004        |    5   |
|          w_reg_154         |    5   |
|    weight_V_addr_reg_882   |    8   |
|    weight_V_load_reg_897   |    8   |
+----------------------------+--------+
|            Total           |   254  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  13  |   26   ||    9    |
|     h_reg_142     |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_154     |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_166 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   78   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   693  |   481  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   254  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   947  |   526  |
+-----------+--------+--------+--------+--------+
