
BKIT_LAB1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078d8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003044  08007a60  08007a60  00008a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aaa4  0800aaa4  0000c050  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aaa4  0800aaa4  0000baa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aaac  0800aaac  0000c050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aaac  0800aaac  0000baac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aab0  0800aab0  0000bab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  0800aab4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c050  2**0
                  CONTENTS
 10 .bss          00000344  20000050  20000050  0000c050  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000394  20000394  0000c050  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c050  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017757  00000000  00000000  0000c080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d38  00000000  00000000  000237d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001628  00000000  00000000  00027510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001144  00000000  00000000  00028b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024658  00000000  00000000  00029c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cd18  00000000  00000000  0004e2d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4eb0  00000000  00000000  0006afec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013fe9c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005be4  00000000  00000000  0013fee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  00145ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000050 	.word	0x20000050
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007a48 	.word	0x08007a48

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000054 	.word	0x20000054
 80001c4:	08007a48 	.word	0x08007a48

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <buttonInit>:
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void buttonInit()
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80004f8:	2201      	movs	r2, #1
 80004fa:	2108      	movs	r1, #8
 80004fc:	4802      	ldr	r0, [pc, #8]	@ (8000508 <buttonInit+0x14>)
 80004fe:	f003 fad5 	bl	8003aac <HAL_GPIO_WritePin>
}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40020c00 	.word	0x40020c00

0800050c <buttonScan>:
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void buttonScan()
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000512:	2200      	movs	r2, #0
 8000514:	2108      	movs	r1, #8
 8000516:	483d      	ldr	r0, [pc, #244]	@ (800060c <buttonScan+0x100>)
 8000518:	f003 fac8 	bl	8003aac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800051c:	2201      	movs	r2, #1
 800051e:	2108      	movs	r1, #8
 8000520:	483a      	ldr	r0, [pc, #232]	@ (800060c <buttonScan+0x100>)
 8000522:	f003 fac3 	bl	8003aac <HAL_GPIO_WritePin>
    HAL_SPI_Receive(&hspi1, (void *)&buttonSpiBuffer, 2, 10);
 8000526:	230a      	movs	r3, #10
 8000528:	2202      	movs	r2, #2
 800052a:	4939      	ldr	r1, [pc, #228]	@ (8000610 <buttonScan+0x104>)
 800052c:	4839      	ldr	r0, [pc, #228]	@ (8000614 <buttonScan+0x108>)
 800052e:	f005 f94a 	bl	80057c6 <HAL_SPI_Receive>

    buttonInx = 0;
 8000532:	4b39      	ldr	r3, [pc, #228]	@ (8000618 <buttonScan+0x10c>)
 8000534:	2200      	movs	r2, #0
 8000536:	701a      	strb	r2, [r3, #0]
    uint16_t mask = 0x8000;
 8000538:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800053c:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 16; i++)
 800053e:	2300      	movs	r3, #0
 8000540:	603b      	str	r3, [r7, #0]
 8000542:	e059      	b.n	80005f8 <buttonScan+0xec>
    {
        if (i >= 0 && i <= 3)
 8000544:	683b      	ldr	r3, [r7, #0]
 8000546:	2b00      	cmp	r3, #0
 8000548:	db09      	blt.n	800055e <buttonScan+0x52>
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	2b03      	cmp	r3, #3
 800054e:	dc06      	bgt.n	800055e <buttonScan+0x52>
        {
            buttonInx = i + 4;
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	b2db      	uxtb	r3, r3
 8000554:	3304      	adds	r3, #4
 8000556:	b2da      	uxtb	r2, r3
 8000558:	4b2f      	ldr	r3, [pc, #188]	@ (8000618 <buttonScan+0x10c>)
 800055a:	701a      	strb	r2, [r3, #0]
 800055c:	e021      	b.n	80005a2 <buttonScan+0x96>
        }
        else if (i >= 4 && i <= 7)
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	2b03      	cmp	r3, #3
 8000562:	dd0a      	ble.n	800057a <buttonScan+0x6e>
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	2b07      	cmp	r3, #7
 8000568:	dc07      	bgt.n	800057a <buttonScan+0x6e>
        {
            buttonInx = 7 - i;
 800056a:	683b      	ldr	r3, [r7, #0]
 800056c:	b2db      	uxtb	r3, r3
 800056e:	f1c3 0307 	rsb	r3, r3, #7
 8000572:	b2da      	uxtb	r2, r3
 8000574:	4b28      	ldr	r3, [pc, #160]	@ (8000618 <buttonScan+0x10c>)
 8000576:	701a      	strb	r2, [r3, #0]
 8000578:	e013      	b.n	80005a2 <buttonScan+0x96>
        }
        else if (i >= 8 && i <= 11)
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	2b07      	cmp	r3, #7
 800057e:	dd09      	ble.n	8000594 <buttonScan+0x88>
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	2b0b      	cmp	r3, #11
 8000584:	dc06      	bgt.n	8000594 <buttonScan+0x88>
        {
            buttonInx = i + 4;
 8000586:	683b      	ldr	r3, [r7, #0]
 8000588:	b2db      	uxtb	r3, r3
 800058a:	3304      	adds	r3, #4
 800058c:	b2da      	uxtb	r2, r3
 800058e:	4b22      	ldr	r3, [pc, #136]	@ (8000618 <buttonScan+0x10c>)
 8000590:	701a      	strb	r2, [r3, #0]
 8000592:	e006      	b.n	80005a2 <buttonScan+0x96>
        }
        else
        {
            buttonInx = 23 - i;
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	b2db      	uxtb	r3, r3
 8000598:	f1c3 0317 	rsb	r3, r3, #23
 800059c:	b2da      	uxtb	r2, r3
 800059e:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <buttonScan+0x10c>)
 80005a0:	701a      	strb	r2, [r3, #0]
        }
        if (buttonSpiBuffer & mask)
 80005a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000610 <buttonScan+0x104>)
 80005a4:	881a      	ldrh	r2, [r3, #0]
 80005a6:	88fb      	ldrh	r3, [r7, #6]
 80005a8:	4013      	ands	r3, r2
 80005aa:	b29b      	uxth	r3, r3
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d013      	beq.n	80005d8 <buttonScan+0xcc>
        {
            buttonCount[buttonInx] = 0;
 80005b0:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <buttonScan+0x10c>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	461a      	mov	r2, r3
 80005b6:	4b19      	ldr	r3, [pc, #100]	@ (800061c <buttonScan+0x110>)
 80005b8:	2100      	movs	r1, #0
 80005ba:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            lastState[buttonInx] = 0;
 80005be:	4b16      	ldr	r3, [pc, #88]	@ (8000618 <buttonScan+0x10c>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	461a      	mov	r2, r3
 80005c4:	4b16      	ldr	r3, [pc, #88]	@ (8000620 <buttonScan+0x114>)
 80005c6:	2100      	movs	r1, #0
 80005c8:	5499      	strb	r1, [r3, r2]
            longPressFlag = 0;
 80005ca:	4b16      	ldr	r3, [pc, #88]	@ (8000624 <buttonScan+0x118>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	701a      	strb	r2, [r3, #0]
            longPressTrigger = 0;
 80005d0:	4b15      	ldr	r3, [pc, #84]	@ (8000628 <buttonScan+0x11c>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	701a      	strb	r2, [r3, #0]
 80005d6:	e009      	b.n	80005ec <buttonScan+0xe0>
        }
        else
            buttonCount[buttonInx]++;
 80005d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <buttonScan+0x10c>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	4a0f      	ldr	r2, [pc, #60]	@ (800061c <buttonScan+0x110>)
 80005de:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80005e2:	3201      	adds	r2, #1
 80005e4:	b291      	uxth	r1, r2
 80005e6:	4a0d      	ldr	r2, [pc, #52]	@ (800061c <buttonScan+0x110>)
 80005e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        mask = mask >> 1;
 80005ec:	88fb      	ldrh	r3, [r7, #6]
 80005ee:	085b      	lsrs	r3, r3, #1
 80005f0:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 16; i++)
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	3301      	adds	r3, #1
 80005f6:	603b      	str	r3, [r7, #0]
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	2b0f      	cmp	r3, #15
 80005fc:	dda2      	ble.n	8000544 <buttonScan+0x38>
    }
    checkLongPress(BUTTON_UP);
 80005fe:	200a      	movs	r0, #10
 8000600:	f000 f814 	bl	800062c <checkLongPress>
}
 8000604:	bf00      	nop
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40020c00 	.word	0x40020c00
 8000610:	2000009c 	.word	0x2000009c
 8000614:	2000023c 	.word	0x2000023c
 8000618:	2000009e 	.word	0x2000009e
 800061c:	2000006c 	.word	0x2000006c
 8000620:	2000008c 	.word	0x2000008c
 8000624:	2000009f 	.word	0x2000009f
 8000628:	200000a0 	.word	0x200000a0

0800062c <checkLongPress>:
 * @note   Gọi hàm này trong vòng lặp chính cho MỖI nút bạn muốn kiểm tra.
 * Ngưỡng long press: 40 * 50ms = 2 giây
 * Tốc độ lặp lại: 4 * 50ms = 200ms
 */
void checkLongPress(BUTTON pos)
{
 800062c:	b480      	push	{r7}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
 8000632:	4603      	mov	r3, r0
 8000634:	71fb      	strb	r3, [r7, #7]
    // --- SỬA LỖI 1: Lấy đúng index vật lý của nút ---
    uint8_t stateIndex = buttonPos[pos];
 8000636:	79fb      	ldrb	r3, [r7, #7]
 8000638:	4a1e      	ldr	r2, [pc, #120]	@ (80006b4 <checkLongPress+0x88>)
 800063a:	5cd3      	ldrb	r3, [r2, r3]
 800063c:	73fb      	strb	r3, [r7, #15]
    uint16_t upState = buttonCount[stateIndex];
 800063e:	7bfb      	ldrb	r3, [r7, #15]
 8000640:	4a1d      	ldr	r2, [pc, #116]	@ (80006b8 <checkLongPress+0x8c>)
 8000642:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000646:	81bb      	strh	r3, [r7, #12]

    // 1. Kiểm tra nếu nút được thả ra (upState == 0)
    if (upState == 0)
 8000648:	89bb      	ldrh	r3, [r7, #12]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d109      	bne.n	8000662 <checkLongPress+0x36>
    {
        g_longPressFlag[stateIndex] = 0;
 800064e:	7bfb      	ldrb	r3, [r7, #15]
 8000650:	4a1a      	ldr	r2, [pc, #104]	@ (80006bc <checkLongPress+0x90>)
 8000652:	2100      	movs	r1, #0
 8000654:	54d1      	strb	r1, [r2, r3]
        g_counterTime[stateIndex] = 0;
 8000656:	7bfb      	ldrb	r3, [r7, #15]
 8000658:	4a19      	ldr	r2, [pc, #100]	@ (80006c0 <checkLongPress+0x94>)
 800065a:	2100      	movs	r1, #0
 800065c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        return;
 8000660:	e023      	b.n	80006aa <checkLongPress+0x7e>
    }

    if (upState <= TIME_TO_LONG_PRESS)
 8000662:	89bb      	ldrh	r3, [r7, #12]
 8000664:	2b28      	cmp	r3, #40	@ 0x28
 8000666:	d91f      	bls.n	80006a8 <checkLongPress+0x7c>
    {
        return;
    }

    if (g_longPressFlag[stateIndex] == 0)
 8000668:	7bfb      	ldrb	r3, [r7, #15]
 800066a:	4a14      	ldr	r2, [pc, #80]	@ (80006bc <checkLongPress+0x90>)
 800066c:	5cd3      	ldrb	r3, [r2, r3]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d109      	bne.n	8000686 <checkLongPress+0x5a>
    {
        g_longPressFlag[stateIndex] = 1;
 8000672:	7bfb      	ldrb	r3, [r7, #15]
 8000674:	4a11      	ldr	r2, [pc, #68]	@ (80006bc <checkLongPress+0x90>)
 8000676:	2101      	movs	r1, #1
 8000678:	54d1      	strb	r1, [r2, r3]
        g_counterTime[stateIndex] = upState;
 800067a:	7bfb      	ldrb	r3, [r7, #15]
 800067c:	4910      	ldr	r1, [pc, #64]	@ (80006c0 <checkLongPress+0x94>)
 800067e:	89ba      	ldrh	r2, [r7, #12]
 8000680:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        return;
 8000684:	e011      	b.n	80006aa <checkLongPress+0x7e>
    }

    if (upState - g_counterTime[stateIndex] >= 4)
 8000686:	89bb      	ldrh	r3, [r7, #12]
 8000688:	7bfa      	ldrb	r2, [r7, #15]
 800068a:	490d      	ldr	r1, [pc, #52]	@ (80006c0 <checkLongPress+0x94>)
 800068c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000690:	1a9b      	subs	r3, r3, r2
 8000692:	2b03      	cmp	r3, #3
 8000694:	dd09      	ble.n	80006aa <checkLongPress+0x7e>
    {
        longPressTrigger = 1;                // Kích hoạt trigger lặp lại
 8000696:	4b0b      	ldr	r3, [pc, #44]	@ (80006c4 <checkLongPress+0x98>)
 8000698:	2201      	movs	r2, #1
 800069a:	701a      	strb	r2, [r3, #0]
        g_counterTime[stateIndex] = upState; // Reset mốc thời gian
 800069c:	7bfb      	ldrb	r3, [r7, #15]
 800069e:	4908      	ldr	r1, [pc, #32]	@ (80006c0 <checkLongPress+0x94>)
 80006a0:	89ba      	ldrh	r2, [r7, #12]
 80006a2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        return;
 80006a6:	e000      	b.n	80006aa <checkLongPress+0x7e>
        return;
 80006a8:	bf00      	nop
    }
}
 80006aa:	3714      	adds	r7, #20
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	20000000 	.word	0x20000000
 80006b8:	2000006c 	.word	0x2000006c
 80006bc:	200000a4 	.word	0x200000a4
 80006c0:	200000b4 	.word	0x200000b4
 80006c4:	200000a0 	.word	0x200000a0

080006c8 <buttonFirstPress>:
uint8_t buttonFirstPress(uint8_t pos)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b085      	sub	sp, #20
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	71fb      	strb	r3, [r7, #7]
    uint8_t stateIndex = buttonPos[pos];
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	4a0f      	ldr	r2, [pc, #60]	@ (8000714 <buttonFirstPress+0x4c>)
 80006d6:	5cd3      	ldrb	r3, [r2, r3]
 80006d8:	73fb      	strb	r3, [r7, #15]

    if (lastState[stateIndex] == 1)
 80006da:	7bfb      	ldrb	r3, [r7, #15]
 80006dc:	4a0e      	ldr	r2, [pc, #56]	@ (8000718 <buttonFirstPress+0x50>)
 80006de:	5cd3      	ldrb	r3, [r2, r3]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d101      	bne.n	80006e8 <buttonFirstPress+0x20>
        return 0;
 80006e4:	2300      	movs	r3, #0
 80006e6:	e00e      	b.n	8000706 <buttonFirstPress+0x3e>
    uint16_t nowState = buttonCount[stateIndex];
 80006e8:	7bfb      	ldrb	r3, [r7, #15]
 80006ea:	4a0c      	ldr	r2, [pc, #48]	@ (800071c <buttonFirstPress+0x54>)
 80006ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006f0:	81bb      	strh	r3, [r7, #12]
    if (nowState < 1)
 80006f2:	89bb      	ldrh	r3, [r7, #12]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d101      	bne.n	80006fc <buttonFirstPress+0x34>
        return 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	e004      	b.n	8000706 <buttonFirstPress+0x3e>
    lastState[stateIndex] = 1;
 80006fc:	7bfb      	ldrb	r3, [r7, #15]
 80006fe:	4a06      	ldr	r2, [pc, #24]	@ (8000718 <buttonFirstPress+0x50>)
 8000700:	2101      	movs	r1, #1
 8000702:	54d1      	strb	r1, [r2, r3]
    return 1;
 8000704:	2301      	movs	r3, #1
 8000706:	4618      	mov	r0, r3
 8000708:	3714      	adds	r7, #20
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	20000000 	.word	0x20000000
 8000718:	2000008c 	.word	0x2000008c
 800071c:	2000006c 	.word	0x2000006c

08000720 <ds3231_init>:
uint8_t ds3231_a2_hour;
uint8_t ds3231_a2_day;
uint8_t ds3231_a2_isDayOfWeek;

void ds3231_init()
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); // second
 8000724:	201e      	movs	r0, #30
 8000726:	f002 fd9b 	bl	8003260 <DEC2BCD>
 800072a:	4603      	mov	r3, r0
 800072c:	461a      	mov	r2, r3
 800072e:	4b1c      	ldr	r3, [pc, #112]	@ (80007a0 <ds3231_init+0x80>)
 8000730:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); // minute
 8000732:	2016      	movs	r0, #22
 8000734:	f002 fd94 	bl	8003260 <DEC2BCD>
 8000738:	4603      	mov	r3, r0
 800073a:	461a      	mov	r2, r3
 800073c:	4b18      	ldr	r3, [pc, #96]	@ (80007a0 <ds3231_init+0x80>)
 800073e:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); // hour
 8000740:	2015      	movs	r0, #21
 8000742:	f002 fd8d 	bl	8003260 <DEC2BCD>
 8000746:	4603      	mov	r3, r0
 8000748:	461a      	mov	r2, r3
 800074a:	4b15      	ldr	r3, [pc, #84]	@ (80007a0 <ds3231_init+0x80>)
 800074c:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);	// day
 800074e:	2006      	movs	r0, #6
 8000750:	f002 fd86 	bl	8003260 <DEC2BCD>
 8000754:	4603      	mov	r3, r0
 8000756:	461a      	mov	r2, r3
 8000758:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <ds3231_init+0x80>)
 800075a:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); // date
 800075c:	200f      	movs	r0, #15
 800075e:	f002 fd7f 	bl	8003260 <DEC2BCD>
 8000762:	4603      	mov	r3, r0
 8000764:	461a      	mov	r2, r3
 8000766:	4b0e      	ldr	r3, [pc, #56]	@ (80007a0 <ds3231_init+0x80>)
 8000768:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);	// month
 800076a:	2009      	movs	r0, #9
 800076c:	f002 fd78 	bl	8003260 <DEC2BCD>
 8000770:	4603      	mov	r3, r0
 8000772:	461a      	mov	r2, r3
 8000774:	4b0a      	ldr	r3, [pc, #40]	@ (80007a0 <ds3231_init+0x80>)
 8000776:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); // year
 8000778:	2017      	movs	r0, #23
 800077a:	f002 fd71 	bl	8003260 <DEC2BCD>
 800077e:	4603      	mov	r3, r0
 8000780:	461a      	mov	r2, r3
 8000782:	4b07      	ldr	r3, [pc, #28]	@ (80007a0 <ds3231_init+0x80>)
 8000784:	719a      	strb	r2, [r3, #6]
	if (HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK)
 8000786:	2332      	movs	r3, #50	@ 0x32
 8000788:	2203      	movs	r2, #3
 800078a:	21d0      	movs	r1, #208	@ 0xd0
 800078c:	4805      	ldr	r0, [pc, #20]	@ (80007a4 <ds3231_init+0x84>)
 800078e:	f003 fe17 	bl	80043c0 <HAL_I2C_IsDeviceReady>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <ds3231_init+0x7c>
	{
		while (1)
 8000798:	bf00      	nop
 800079a:	e7fd      	b.n	8000798 <ds3231_init+0x78>
			;
	};
}
 800079c:	bf00      	nop
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	200000d8 	.word	0x200000d8
 80007a4:	20000144 	.word	0x20000144

080007a8 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b088      	sub	sp, #32
 80007ac:	af04      	add	r7, sp, #16
 80007ae:	4603      	mov	r3, r0
 80007b0:	460a      	mov	r2, r1
 80007b2:	71fb      	strb	r3, [r7, #7]
 80007b4:	4613      	mov	r3, r2
 80007b6:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 80007b8:	79bb      	ldrb	r3, [r7, #6]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f002 fd50 	bl	8003260 <DEC2BCD>
 80007c0:	4603      	mov	r3, r0
 80007c2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1, 10);
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	b29a      	uxth	r2, r3
 80007c8:	230a      	movs	r3, #10
 80007ca:	9302      	str	r3, [sp, #8]
 80007cc:	2301      	movs	r3, #1
 80007ce:	9301      	str	r3, [sp, #4]
 80007d0:	f107 030f 	add.w	r3, r7, #15
 80007d4:	9300      	str	r3, [sp, #0]
 80007d6:	2301      	movs	r3, #1
 80007d8:	21d0      	movs	r1, #208	@ 0xd0
 80007da:	4803      	ldr	r0, [pc, #12]	@ (80007e8 <ds3231_Write+0x40>)
 80007dc:	f003 fac4 	bl	8003d68 <HAL_I2C_Mem_Write>
}
 80007e0:	bf00      	nop
 80007e2:	3710      	adds	r7, #16
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000144 	.word	0x20000144

080007ec <ds3231_ReadTime>:

void ds3231_ReadTime()
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b084      	sub	sp, #16
 80007f0:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 80007f2:	230a      	movs	r3, #10
 80007f4:	9302      	str	r3, [sp, #8]
 80007f6:	2307      	movs	r3, #7
 80007f8:	9301      	str	r3, [sp, #4]
 80007fa:	4b25      	ldr	r3, [pc, #148]	@ (8000890 <ds3231_ReadTime+0xa4>)
 80007fc:	9300      	str	r3, [sp, #0]
 80007fe:	2301      	movs	r3, #1
 8000800:	2200      	movs	r2, #0
 8000802:	21d0      	movs	r1, #208	@ 0xd0
 8000804:	4823      	ldr	r0, [pc, #140]	@ (8000894 <ds3231_ReadTime+0xa8>)
 8000806:	f003 fba9 	bl	8003f5c <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 800080a:	4b21      	ldr	r3, [pc, #132]	@ (8000890 <ds3231_ReadTime+0xa4>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	4618      	mov	r0, r3
 8000810:	f002 fd0c 	bl	800322c <BCD2DEC>
 8000814:	4603      	mov	r3, r0
 8000816:	461a      	mov	r2, r3
 8000818:	4b1f      	ldr	r3, [pc, #124]	@ (8000898 <ds3231_ReadTime+0xac>)
 800081a:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 800081c:	4b1c      	ldr	r3, [pc, #112]	@ (8000890 <ds3231_ReadTime+0xa4>)
 800081e:	785b      	ldrb	r3, [r3, #1]
 8000820:	4618      	mov	r0, r3
 8000822:	f002 fd03 	bl	800322c <BCD2DEC>
 8000826:	4603      	mov	r3, r0
 8000828:	461a      	mov	r2, r3
 800082a:	4b1c      	ldr	r3, [pc, #112]	@ (800089c <ds3231_ReadTime+0xb0>)
 800082c:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 800082e:	4b18      	ldr	r3, [pc, #96]	@ (8000890 <ds3231_ReadTime+0xa4>)
 8000830:	789b      	ldrb	r3, [r3, #2]
 8000832:	4618      	mov	r0, r3
 8000834:	f002 fcfa 	bl	800322c <BCD2DEC>
 8000838:	4603      	mov	r3, r0
 800083a:	461a      	mov	r2, r3
 800083c:	4b18      	ldr	r3, [pc, #96]	@ (80008a0 <ds3231_ReadTime+0xb4>)
 800083e:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 8000840:	4b13      	ldr	r3, [pc, #76]	@ (8000890 <ds3231_ReadTime+0xa4>)
 8000842:	78db      	ldrb	r3, [r3, #3]
 8000844:	4618      	mov	r0, r3
 8000846:	f002 fcf1 	bl	800322c <BCD2DEC>
 800084a:	4603      	mov	r3, r0
 800084c:	461a      	mov	r2, r3
 800084e:	4b15      	ldr	r3, [pc, #84]	@ (80008a4 <ds3231_ReadTime+0xb8>)
 8000850:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 8000852:	4b0f      	ldr	r3, [pc, #60]	@ (8000890 <ds3231_ReadTime+0xa4>)
 8000854:	791b      	ldrb	r3, [r3, #4]
 8000856:	4618      	mov	r0, r3
 8000858:	f002 fce8 	bl	800322c <BCD2DEC>
 800085c:	4603      	mov	r3, r0
 800085e:	461a      	mov	r2, r3
 8000860:	4b11      	ldr	r3, [pc, #68]	@ (80008a8 <ds3231_ReadTime+0xbc>)
 8000862:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 8000864:	4b0a      	ldr	r3, [pc, #40]	@ (8000890 <ds3231_ReadTime+0xa4>)
 8000866:	795b      	ldrb	r3, [r3, #5]
 8000868:	4618      	mov	r0, r3
 800086a:	f002 fcdf 	bl	800322c <BCD2DEC>
 800086e:	4603      	mov	r3, r0
 8000870:	461a      	mov	r2, r3
 8000872:	4b0e      	ldr	r3, [pc, #56]	@ (80008ac <ds3231_ReadTime+0xc0>)
 8000874:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 8000876:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <ds3231_ReadTime+0xa4>)
 8000878:	799b      	ldrb	r3, [r3, #6]
 800087a:	4618      	mov	r0, r3
 800087c:	f002 fcd6 	bl	800322c <BCD2DEC>
 8000880:	4603      	mov	r3, r0
 8000882:	461a      	mov	r2, r3
 8000884:	4b0a      	ldr	r3, [pc, #40]	@ (80008b0 <ds3231_ReadTime+0xc4>)
 8000886:	701a      	strb	r2, [r3, #0]
}
 8000888:	bf00      	nop
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	200000d8 	.word	0x200000d8
 8000894:	20000144 	.word	0x20000144
 8000898:	200000e1 	.word	0x200000e1
 800089c:	200000e0 	.word	0x200000e0
 80008a0:	200000df 	.word	0x200000df
 80008a4:	200000e3 	.word	0x200000e3
 80008a8:	200000e2 	.word	0x200000e2
 80008ac:	200000e4 	.word	0x200000e4
 80008b0:	200000e5 	.word	0x200000e5

080008b4 <ds3231_SetAlarm1>:

/**
 * @brief HÀM 1: GHI (Cài đặt) ALARM1
 */
void ds3231_SetAlarm1(uint8_t day, uint8_t isDayOfWeek, uint8_t hour, uint8_t minute, uint8_t second)
{
 80008b4:	b590      	push	{r4, r7, lr}
 80008b6:	b089      	sub	sp, #36	@ 0x24
 80008b8:	af04      	add	r7, sp, #16
 80008ba:	4604      	mov	r4, r0
 80008bc:	4608      	mov	r0, r1
 80008be:	4611      	mov	r1, r2
 80008c0:	461a      	mov	r2, r3
 80008c2:	4623      	mov	r3, r4
 80008c4:	71fb      	strb	r3, [r7, #7]
 80008c6:	4603      	mov	r3, r0
 80008c8:	71bb      	strb	r3, [r7, #6]
 80008ca:	460b      	mov	r3, r1
 80008cc:	717b      	strb	r3, [r7, #5]
 80008ce:	4613      	mov	r3, r2
 80008d0:	713b      	strb	r3, [r7, #4]
	// Mảng 4 byte để chứa dữ liệu 4 thanh ghi A1 (0x07 - 0x0A)
	uint8_t alarm_data[4];

	// 1. Xử lý Giây (Thanh ghi 0x07)
	if (second == ALARM_SKIP)
 80008d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80008d6:	2b63      	cmp	r3, #99	@ 0x63
 80008d8:	d102      	bne.n	80008e0 <ds3231_SetAlarm1+0x2c>
	{
		alarm_data[0] = 0x80; // Set Bit 7 (A1M1) để mask (bỏ qua)
 80008da:	2380      	movs	r3, #128	@ 0x80
 80008dc:	733b      	strb	r3, [r7, #12]
 80008de:	e009      	b.n	80008f4 <ds3231_SetAlarm1+0x40>
	}
	else
	{
		alarm_data[0] = DEC2BCD(second) & 0x7F; // Clear Bit 7 (A1M1)
 80008e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80008e4:	4618      	mov	r0, r3
 80008e6:	f002 fcbb 	bl	8003260 <DEC2BCD>
 80008ea:	4603      	mov	r3, r0
 80008ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	733b      	strb	r3, [r7, #12]
	}

	// 2. Xử lý Phút (Thanh ghi 0x08)
	if (minute == ALARM_SKIP)
 80008f4:	793b      	ldrb	r3, [r7, #4]
 80008f6:	2b63      	cmp	r3, #99	@ 0x63
 80008f8:	d102      	bne.n	8000900 <ds3231_SetAlarm1+0x4c>
	{
		alarm_data[1] = 0x80; // Set Bit 7 (A1M2)
 80008fa:	2380      	movs	r3, #128	@ 0x80
 80008fc:	737b      	strb	r3, [r7, #13]
 80008fe:	e008      	b.n	8000912 <ds3231_SetAlarm1+0x5e>
	}
	else
	{
		alarm_data[1] = DEC2BCD(minute) & 0x7F; // Clear Bit 7
 8000900:	793b      	ldrb	r3, [r7, #4]
 8000902:	4618      	mov	r0, r3
 8000904:	f002 fcac 	bl	8003260 <DEC2BCD>
 8000908:	4603      	mov	r3, r0
 800090a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800090e:	b2db      	uxtb	r3, r3
 8000910:	737b      	strb	r3, [r7, #13]
	}

	// 3. Xử lý Giờ (Thanh ghi 0x09) - Luôn ở chế độ 24h
	if (hour == ALARM_SKIP)
 8000912:	797b      	ldrb	r3, [r7, #5]
 8000914:	2b63      	cmp	r3, #99	@ 0x63
 8000916:	d102      	bne.n	800091e <ds3231_SetAlarm1+0x6a>
	{
		alarm_data[2] = 0x80; // Set Bit 7 (A1M3)
 8000918:	2380      	movs	r3, #128	@ 0x80
 800091a:	73bb      	strb	r3, [r7, #14]
 800091c:	e008      	b.n	8000930 <ds3231_SetAlarm1+0x7c>
	}
	else
	{
		alarm_data[2] = DEC2BCD(hour) & 0xBF; // Clear Bit 7 (A1M3) VÀ Bit 6 (chế độ 24h)
 800091e:	797b      	ldrb	r3, [r7, #5]
 8000920:	4618      	mov	r0, r3
 8000922:	f002 fc9d 	bl	8003260 <DEC2BCD>
 8000926:	4603      	mov	r3, r0
 8000928:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800092c:	b2db      	uxtb	r3, r3
 800092e:	73bb      	strb	r3, [r7, #14]
	}

	// 4. Xử lý Ngày/Thứ (Thanh ghi 0x0A)
	if (day == ALARM_SKIP)
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	2b63      	cmp	r3, #99	@ 0x63
 8000934:	d102      	bne.n	800093c <ds3231_SetAlarm1+0x88>
	{
		alarm_data[3] = 0x80; // Set Bit 7 (A1M4)
 8000936:	2380      	movs	r3, #128	@ 0x80
 8000938:	73fb      	strb	r3, [r7, #15]
 800093a:	e010      	b.n	800095e <ds3231_SetAlarm1+0xaa>
	}
	else
	{
		alarm_data[3] = DEC2BCD(day) & 0x7F; // Clear Bit 7 (A1M4)
 800093c:	79fb      	ldrb	r3, [r7, #7]
 800093e:	4618      	mov	r0, r3
 8000940:	f002 fc8e 	bl	8003260 <DEC2BCD>
 8000944:	4603      	mov	r3, r0
 8000946:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800094a:	b2db      	uxtb	r3, r3
 800094c:	73fb      	strb	r3, [r7, #15]
		if (isDayOfWeek)
 800094e:	79bb      	ldrb	r3, [r7, #6]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d004      	beq.n	800095e <ds3231_SetAlarm1+0xaa>
		{
			alarm_data[3] |= (1 << 6); // Set Bit 6 (DY/DT) để so khớp Thứ
 8000954:	7bfb      	ldrb	r3, [r7, #15]
 8000956:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800095a:	b2db      	uxtb	r3, r3
 800095c:	73fb      	strb	r3, [r7, #15]
		// (Nếu isDayOfWeek=0, bit 6 đã = 0, nên sẽ so khớp Ngày)
	}

	// 5. Ghi 4 byte dữ liệu vào DS3231 một lúc
	// Bắt đầu từ địa chỉ 0x07 (Thanh ghi Giây ALARM1)
	HAL_I2C_Mem_Write(&hi2c1,
 800095e:	2364      	movs	r3, #100	@ 0x64
 8000960:	9302      	str	r3, [sp, #8]
 8000962:	2304      	movs	r3, #4
 8000964:	9301      	str	r3, [sp, #4]
 8000966:	f107 030c 	add.w	r3, r7, #12
 800096a:	9300      	str	r3, [sp, #0]
 800096c:	2301      	movs	r3, #1
 800096e:	2207      	movs	r2, #7
 8000970:	21d0      	movs	r1, #208	@ 0xd0
 8000972:	4803      	ldr	r0, [pc, #12]	@ (8000980 <ds3231_SetAlarm1+0xcc>)
 8000974:	f003 f9f8 	bl	8003d68 <HAL_I2C_Mem_Write>
					  0x07, // Địa chỉ bắt đầu của ALARM1
					  I2C_MEMADD_SIZE_8BIT,
					  alarm_data,
					  4,	// Ghi 4 byte
					  100); // Timeout 100ms
}
 8000978:	bf00      	nop
 800097a:	3714      	adds	r7, #20
 800097c:	46bd      	mov	sp, r7
 800097e:	bd90      	pop	{r4, r7, pc}
 8000980:	20000144 	.word	0x20000144

08000984 <ds3231_ReadAlarmFlags>:

/**
 * @brief HÀM 2: ĐỌC "TÍN HIỆU" (Cờ báo)
 */
void ds3231_ReadAlarmFlags(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b086      	sub	sp, #24
 8000988:	af04      	add	r7, sp, #16
	uint8_t status_reg;

	// Đọc thanh ghi Status (địa chỉ 0x0F)
	HAL_I2C_Mem_Read(&hi2c1,
 800098a:	2364      	movs	r3, #100	@ 0x64
 800098c:	9302      	str	r3, [sp, #8]
 800098e:	2301      	movs	r3, #1
 8000990:	9301      	str	r3, [sp, #4]
 8000992:	1dfb      	adds	r3, r7, #7
 8000994:	9300      	str	r3, [sp, #0]
 8000996:	2301      	movs	r3, #1
 8000998:	220f      	movs	r2, #15
 800099a:	21d0      	movs	r1, #208	@ 0xd0
 800099c:	4809      	ldr	r0, [pc, #36]	@ (80009c4 <ds3231_ReadAlarmFlags+0x40>)
 800099e:	f003 fadd 	bl	8003f5c <HAL_I2C_Mem_Read>
					 &status_reg,
					 1,
					 100);

	// Cập nhật các biến "tín hiệu" toàn cục
	ds3231_alarm1_flag = (status_reg & 0x01); // Bit 0 là A1F
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	f003 0301 	and.w	r3, r3, #1
 80009a8:	b2da      	uxtb	r2, r3
 80009aa:	4b07      	ldr	r3, [pc, #28]	@ (80009c8 <ds3231_ReadAlarmFlags+0x44>)
 80009ac:	701a      	strb	r2, [r3, #0]
	ds3231_alarm2_flag = (status_reg & 0x02); // Bit 1 là A2F
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	f003 0302 	and.w	r3, r3, #2
 80009b4:	b2da      	uxtb	r2, r3
 80009b6:	4b05      	ldr	r3, [pc, #20]	@ (80009cc <ds3231_ReadAlarmFlags+0x48>)
 80009b8:	701a      	strb	r2, [r3, #0]
}
 80009ba:	bf00      	nop
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	20000144 	.word	0x20000144
 80009c8:	200000d4 	.word	0x200000d4
 80009cc:	200000d5 	.word	0x200000d5

080009d0 <ds3231_ClearAlarmFlags>:

/**
 * @brief HÀM 3: XÓA "TÍN HIỆU" (Cờ báo)
 */
void ds3231_ClearAlarmFlags(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af04      	add	r7, sp, #16
	uint8_t status_reg;

	// 1. Đọc giá trị hiện tại của thanh ghi Status
	HAL_I2C_Mem_Read(&hi2c1,
 80009d6:	2364      	movs	r3, #100	@ 0x64
 80009d8:	9302      	str	r3, [sp, #8]
 80009da:	2301      	movs	r3, #1
 80009dc:	9301      	str	r3, [sp, #4]
 80009de:	1dfb      	adds	r3, r7, #7
 80009e0:	9300      	str	r3, [sp, #0]
 80009e2:	2301      	movs	r3, #1
 80009e4:	220f      	movs	r2, #15
 80009e6:	21d0      	movs	r1, #208	@ 0xd0
 80009e8:	480b      	ldr	r0, [pc, #44]	@ (8000a18 <ds3231_ClearAlarmFlags+0x48>)
 80009ea:	f003 fab7 	bl	8003f5c <HAL_I2C_Mem_Read>
					 1,
					 100);

	// 2. Xóa Bit 0 (A1F) và Bit 1 (A2F)
	// Bằng cách ghi lại chính thanh ghi đó với 2 bit này = 0
	uint8_t new_status = status_reg & 0xFC; // 0xFC = 11111100
 80009ee:	79fb      	ldrb	r3, [r7, #7]
 80009f0:	f023 0303 	bic.w	r3, r3, #3
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	71bb      	strb	r3, [r7, #6]

	// 3. Ghi giá trị mới trở lại
	HAL_I2C_Mem_Write(&hi2c1,
 80009f8:	2364      	movs	r3, #100	@ 0x64
 80009fa:	9302      	str	r3, [sp, #8]
 80009fc:	2301      	movs	r3, #1
 80009fe:	9301      	str	r3, [sp, #4]
 8000a00:	1dbb      	adds	r3, r7, #6
 8000a02:	9300      	str	r3, [sp, #0]
 8000a04:	2301      	movs	r3, #1
 8000a06:	220f      	movs	r2, #15
 8000a08:	21d0      	movs	r1, #208	@ 0xd0
 8000a0a:	4803      	ldr	r0, [pc, #12]	@ (8000a18 <ds3231_ClearAlarmFlags+0x48>)
 8000a0c:	f003 f9ac 	bl	8003d68 <HAL_I2C_Mem_Write>
					  0x0F,
					  I2C_MEMADD_SIZE_8BIT,
					  &new_status,
					  1,
					  100);
}
 8000a10:	bf00      	nop
 8000a12:	3708      	adds	r7, #8
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	20000144 	.word	0x20000144

08000a1c <bcd2dec_hour_24h>:
/**
 * @brief Hàm phụ trợ: Chuyển đổi BCD của Giờ (chế độ 24h) sang Thập phân.
 * @note  Hàm BCD2DEC(val) thông thường SẼ BỊ LỖI với thanh ghi Giờ.
 */
uint8_t bcd2dec_hour_24h(uint8_t val)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b085      	sub	sp, #20
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	71fb      	strb	r3, [r7, #7]
	uint8_t hour = 0;
 8000a26:	2300      	movs	r3, #0
 8000a28:	73fb      	strb	r3, [r7, #15]
	val &= 0x3F; // Mask off Bit 7 (Mask) và Bit 6 (12/24)
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000a30:	71fb      	strb	r3, [r7, #7]

	hour = (val & 0x0F); // Hàng đơn vị (Bits 0-3)
 8000a32:	79fb      	ldrb	r3, [r7, #7]
 8000a34:	f003 030f 	and.w	r3, r3, #15
 8000a38:	73fb      	strb	r3, [r7, #15]

	if (val & 0x10) // Bit 4 (10 Giờ)
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	f003 0310 	and.w	r3, r3, #16
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d002      	beq.n	8000a4a <bcd2dec_hour_24h+0x2e>
		hour += 10;
 8000a44:	7bfb      	ldrb	r3, [r7, #15]
 8000a46:	330a      	adds	r3, #10
 8000a48:	73fb      	strb	r3, [r7, #15]
	if (val & 0x20) // Bit 5 (20 Giờ)
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	f003 0320 	and.w	r3, r3, #32
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d002      	beq.n	8000a5a <bcd2dec_hour_24h+0x3e>
		hour += 20;
 8000a54:	7bfb      	ldrb	r3, [r7, #15]
 8000a56:	3314      	adds	r3, #20
 8000a58:	73fb      	strb	r3, [r7, #15]

	return hour;
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3714      	adds	r7, #20
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr

08000a68 <ds3231_ReadAlarmSettings>:

/**
 * @brief HÀM MỚI: Đọc tất cả cài đặt của ALARM1 và ALARM2.
 */
void ds3231_ReadAlarmSettings(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b086      	sub	sp, #24
 8000a6c:	af04      	add	r7, sp, #16
	// Mảng 7 byte để đọc A1 (4 byte) và A2 (3 byte)
	uint8_t alarm_buffer[7];
	uint8_t temp;

	// Đọc một lúc 7 byte, bắt đầu từ địa chỉ 0x07 (A1 Giây)
	HAL_I2C_Mem_Read(&hi2c1,
 8000a6e:	2364      	movs	r3, #100	@ 0x64
 8000a70:	9302      	str	r3, [sp, #8]
 8000a72:	2307      	movs	r3, #7
 8000a74:	9301      	str	r3, [sp, #4]
 8000a76:	463b      	mov	r3, r7
 8000a78:	9300      	str	r3, [sp, #0]
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	2207      	movs	r2, #7
 8000a7e:	21d0      	movs	r1, #208	@ 0xd0
 8000a80:	4854      	ldr	r0, [pc, #336]	@ (8000bd4 <ds3231_ReadAlarmSettings+0x16c>)
 8000a82:	f003 fa6b 	bl	8003f5c <HAL_I2C_Mem_Read>
					 100);

	// --- Phân tích ALARM 1 (alarm_buffer[0] đến [3]) ---

	// A1 Giây (buffer[0])
	temp = alarm_buffer[0];
 8000a86:	783b      	ldrb	r3, [r7, #0]
 8000a88:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	da03      	bge.n	8000a9a <ds3231_ReadAlarmSettings+0x32>
		ds3231_a1_second = ALARM_SKIP; // Bị mask
 8000a92:	4b51      	ldr	r3, [pc, #324]	@ (8000bd8 <ds3231_ReadAlarmSettings+0x170>)
 8000a94:	2263      	movs	r2, #99	@ 0x63
 8000a96:	701a      	strb	r2, [r3, #0]
 8000a98:	e00a      	b.n	8000ab0 <ds3231_ReadAlarmSettings+0x48>
	else
		ds3231_a1_second = BCD2DEC(temp & 0x7F);
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f002 fbc2 	bl	800322c <BCD2DEC>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	461a      	mov	r2, r3
 8000aac:	4b4a      	ldr	r3, [pc, #296]	@ (8000bd8 <ds3231_ReadAlarmSettings+0x170>)
 8000aae:	701a      	strb	r2, [r3, #0]

	// A1 Phút (buffer[1])
	temp = alarm_buffer[1];
 8000ab0:	787b      	ldrb	r3, [r7, #1]
 8000ab2:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	da03      	bge.n	8000ac4 <ds3231_ReadAlarmSettings+0x5c>
		ds3231_a1_minute = ALARM_SKIP; // Bị mask
 8000abc:	4b47      	ldr	r3, [pc, #284]	@ (8000bdc <ds3231_ReadAlarmSettings+0x174>)
 8000abe:	2263      	movs	r2, #99	@ 0x63
 8000ac0:	701a      	strb	r2, [r3, #0]
 8000ac2:	e00a      	b.n	8000ada <ds3231_ReadAlarmSettings+0x72>
	else
		ds3231_a1_minute = BCD2DEC(temp & 0x7F);
 8000ac4:	79fb      	ldrb	r3, [r7, #7]
 8000ac6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	4618      	mov	r0, r3
 8000ace:	f002 fbad 	bl	800322c <BCD2DEC>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	4b41      	ldr	r3, [pc, #260]	@ (8000bdc <ds3231_ReadAlarmSettings+0x174>)
 8000ad8:	701a      	strb	r2, [r3, #0]

	// A1 Giờ (buffer[2])
	temp = alarm_buffer[2];
 8000ada:	78bb      	ldrb	r3, [r7, #2]
 8000adc:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	da03      	bge.n	8000aee <ds3231_ReadAlarmSettings+0x86>
		ds3231_a1_hour = ALARM_SKIP; // Bị mask
 8000ae6:	4b3e      	ldr	r3, [pc, #248]	@ (8000be0 <ds3231_ReadAlarmSettings+0x178>)
 8000ae8:	2263      	movs	r2, #99	@ 0x63
 8000aea:	701a      	strb	r2, [r3, #0]
 8000aec:	e007      	b.n	8000afe <ds3231_ReadAlarmSettings+0x96>
	else
		ds3231_a1_hour = bcd2dec_hour_24h(temp); // Dùng hàm helper mới
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff ff93 	bl	8000a1c <bcd2dec_hour_24h>
 8000af6:	4603      	mov	r3, r0
 8000af8:	461a      	mov	r2, r3
 8000afa:	4b39      	ldr	r3, [pc, #228]	@ (8000be0 <ds3231_ReadAlarmSettings+0x178>)
 8000afc:	701a      	strb	r2, [r3, #0]

	// A1 Ngày/Thứ (buffer[3])
	temp = alarm_buffer[3];
 8000afe:	78fb      	ldrb	r3, [r7, #3]
 8000b00:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	da06      	bge.n	8000b18 <ds3231_ReadAlarmSettings+0xb0>
	{
		ds3231_a1_day = ALARM_SKIP; // Bị mask
 8000b0a:	4b36      	ldr	r3, [pc, #216]	@ (8000be4 <ds3231_ReadAlarmSettings+0x17c>)
 8000b0c:	2263      	movs	r2, #99	@ 0x63
 8000b0e:	701a      	strb	r2, [r3, #0]
		ds3231_a1_isDayOfWeek = 0;	// Không quan trọng
 8000b10:	4b35      	ldr	r3, [pc, #212]	@ (8000be8 <ds3231_ReadAlarmSettings+0x180>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
 8000b16:	e012      	b.n	8000b3e <ds3231_ReadAlarmSettings+0xd6>
	}
	else
	{
		ds3231_a1_isDayOfWeek = (temp & 0x40) ? 1 : 0; // Kiểm tra bit 6 (DY/DT)
 8000b18:	79fb      	ldrb	r3, [r7, #7]
 8000b1a:	119b      	asrs	r3, r3, #6
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	b2da      	uxtb	r2, r3
 8000b24:	4b30      	ldr	r3, [pc, #192]	@ (8000be8 <ds3231_ReadAlarmSettings+0x180>)
 8000b26:	701a      	strb	r2, [r3, #0]
		ds3231_a1_day = BCD2DEC(temp & 0x3F);		   // Mask bit 7 và 6
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	4618      	mov	r0, r3
 8000b32:	f002 fb7b 	bl	800322c <BCD2DEC>
 8000b36:	4603      	mov	r3, r0
 8000b38:	461a      	mov	r2, r3
 8000b3a:	4b2a      	ldr	r3, [pc, #168]	@ (8000be4 <ds3231_ReadAlarmSettings+0x17c>)
 8000b3c:	701a      	strb	r2, [r3, #0]
	}

	// --- Phân tích ALARM 2 (alarm_buffer[4] đến [6]) ---

	// A2 Phút (buffer[4])
	temp = alarm_buffer[4];
 8000b3e:	793b      	ldrb	r3, [r7, #4]
 8000b40:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	da03      	bge.n	8000b52 <ds3231_ReadAlarmSettings+0xea>
		ds3231_a2_minute = ALARM_SKIP;
 8000b4a:	4b28      	ldr	r3, [pc, #160]	@ (8000bec <ds3231_ReadAlarmSettings+0x184>)
 8000b4c:	2263      	movs	r2, #99	@ 0x63
 8000b4e:	701a      	strb	r2, [r3, #0]
 8000b50:	e00a      	b.n	8000b68 <ds3231_ReadAlarmSettings+0x100>
	else
		ds3231_a2_minute = BCD2DEC(temp & 0x7F);
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f002 fb66 	bl	800322c <BCD2DEC>
 8000b60:	4603      	mov	r3, r0
 8000b62:	461a      	mov	r2, r3
 8000b64:	4b21      	ldr	r3, [pc, #132]	@ (8000bec <ds3231_ReadAlarmSettings+0x184>)
 8000b66:	701a      	strb	r2, [r3, #0]

	// A2 Giờ (buffer[5])
	temp = alarm_buffer[5];
 8000b68:	797b      	ldrb	r3, [r7, #5]
 8000b6a:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	da03      	bge.n	8000b7c <ds3231_ReadAlarmSettings+0x114>
		ds3231_a2_hour = ALARM_SKIP;
 8000b74:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf0 <ds3231_ReadAlarmSettings+0x188>)
 8000b76:	2263      	movs	r2, #99	@ 0x63
 8000b78:	701a      	strb	r2, [r3, #0]
 8000b7a:	e007      	b.n	8000b8c <ds3231_ReadAlarmSettings+0x124>
	else
		ds3231_a2_hour = bcd2dec_hour_24h(temp);
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f7ff ff4c 	bl	8000a1c <bcd2dec_hour_24h>
 8000b84:	4603      	mov	r3, r0
 8000b86:	461a      	mov	r2, r3
 8000b88:	4b19      	ldr	r3, [pc, #100]	@ (8000bf0 <ds3231_ReadAlarmSettings+0x188>)
 8000b8a:	701a      	strb	r2, [r3, #0]

	// A2 Ngày/Thứ (buffer[6])
	temp = alarm_buffer[6];
 8000b8c:	79bb      	ldrb	r3, [r7, #6]
 8000b8e:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	da06      	bge.n	8000ba6 <ds3231_ReadAlarmSettings+0x13e>
	{
		ds3231_a2_day = ALARM_SKIP;
 8000b98:	4b16      	ldr	r3, [pc, #88]	@ (8000bf4 <ds3231_ReadAlarmSettings+0x18c>)
 8000b9a:	2263      	movs	r2, #99	@ 0x63
 8000b9c:	701a      	strb	r2, [r3, #0]
		ds3231_a2_isDayOfWeek = 0;
 8000b9e:	4b16      	ldr	r3, [pc, #88]	@ (8000bf8 <ds3231_ReadAlarmSettings+0x190>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	701a      	strb	r2, [r3, #0]
	else
	{
		ds3231_a2_isDayOfWeek = (temp & 0x40) ? 1 : 0;
		ds3231_a2_day = BCD2DEC(temp & 0x3F);
	}
 8000ba4:	e012      	b.n	8000bcc <ds3231_ReadAlarmSettings+0x164>
		ds3231_a2_isDayOfWeek = (temp & 0x40) ? 1 : 0;
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	119b      	asrs	r3, r3, #6
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	f003 0301 	and.w	r3, r3, #1
 8000bb0:	b2da      	uxtb	r2, r3
 8000bb2:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <ds3231_ReadAlarmSettings+0x190>)
 8000bb4:	701a      	strb	r2, [r3, #0]
		ds3231_a2_day = BCD2DEC(temp & 0x3F);
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f002 fb34 	bl	800322c <BCD2DEC>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <ds3231_ReadAlarmSettings+0x18c>)
 8000bca:	701a      	strb	r2, [r3, #0]
 8000bcc:	bf00      	nop
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20000144 	.word	0x20000144
 8000bd8:	200000e6 	.word	0x200000e6
 8000bdc:	200000e7 	.word	0x200000e7
 8000be0:	200000e8 	.word	0x200000e8
 8000be4:	200000e9 	.word	0x200000e9
 8000be8:	200000ea 	.word	0x200000ea
 8000bec:	200000eb 	.word	0x200000eb
 8000bf0:	200000ec 	.word	0x200000ec
 8000bf4:	200000ed 	.word	0x200000ed
 8000bf8:	200000ee 	.word	0x200000ee

08000bfc <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08e      	sub	sp, #56	@ 0x38
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000c02:	f107 031c 	add.w	r3, r7, #28
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	605a      	str	r2, [r3, #4]
 8000c0c:	609a      	str	r2, [r3, #8]
 8000c0e:	60da      	str	r2, [r3, #12]
 8000c10:	611a      	str	r2, [r3, #16]
 8000c12:	615a      	str	r2, [r3, #20]
 8000c14:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000c16:	463b      	mov	r3, r7
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]
 8000c22:	611a      	str	r2, [r3, #16]
 8000c24:	615a      	str	r2, [r3, #20]
 8000c26:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000c28:	4b2f      	ldr	r3, [pc, #188]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c2a:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8000c2e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000c30:	4b2d      	ldr	r3, [pc, #180]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c32:	4a2e      	ldr	r2, [pc, #184]	@ (8000cec <MX_FSMC_Init+0xf0>)
 8000c34:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000c36:	4b2c      	ldr	r3, [pc, #176]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000c3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000c42:	4b29      	ldr	r3, [pc, #164]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000c48:	4b27      	ldr	r3, [pc, #156]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c4a:	2210      	movs	r2, #16
 8000c4c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000c4e:	4b26      	ldr	r3, [pc, #152]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000c54:	4b24      	ldr	r3, [pc, #144]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000c5a:	4b23      	ldr	r3, [pc, #140]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000c60:	4b21      	ldr	r3, [pc, #132]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000c66:	4b20      	ldr	r3, [pc, #128]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c68:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c6c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000c74:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c76:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000c82:	4b19      	ldr	r3, [pc, #100]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000c88:	4b17      	ldr	r3, [pc, #92]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000c8e:	230f      	movs	r3, #15
 8000c90:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000c92:	230f      	movs	r3, #15
 8000c94:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8000c96:	233c      	movs	r3, #60	@ 0x3c
 8000c98:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8000c9e:	2310      	movs	r3, #16
 8000ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8000ca2:	2311      	movs	r3, #17
 8000ca4:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000caa:	2308      	movs	r3, #8
 8000cac:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000cae:	230f      	movs	r3, #15
 8000cb0:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000cb2:	2309      	movs	r3, #9
 8000cb4:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 15;
 8000cb6:	230f      	movs	r3, #15
 8000cb8:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000cba:	2310      	movs	r3, #16
 8000cbc:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000cbe:	2311      	movs	r3, #17
 8000cc0:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000cc6:	463a      	mov	r2, r7
 8000cc8:	f107 031c 	add.w	r3, r7, #28
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4806      	ldr	r0, [pc, #24]	@ (8000ce8 <MX_FSMC_Init+0xec>)
 8000cd0:	f005 f97e 	bl	8005fd0 <HAL_SRAM_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000cda:	f001 fedd 	bl	8002a98 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000cde:	bf00      	nop
 8000ce0:	3738      	adds	r7, #56	@ 0x38
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200000f0 	.word	0x200000f0
 8000cec:	a0000104 	.word	0xa0000104

08000cf0 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000d04:	4b1c      	ldr	r3, [pc, #112]	@ (8000d78 <HAL_FSMC_MspInit+0x88>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d131      	bne.n	8000d70 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d78 <HAL_FSMC_MspInit+0x88>)
 8000d0e:	2201      	movs	r2, #1
 8000d10:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000d12:	2300      	movs	r3, #0
 8000d14:	603b      	str	r3, [r7, #0]
 8000d16:	4b19      	ldr	r3, [pc, #100]	@ (8000d7c <HAL_FSMC_MspInit+0x8c>)
 8000d18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d1a:	4a18      	ldr	r2, [pc, #96]	@ (8000d7c <HAL_FSMC_MspInit+0x8c>)
 8000d1c:	f043 0301 	orr.w	r3, r3, #1
 8000d20:	6393      	str	r3, [r2, #56]	@ 0x38
 8000d22:	4b16      	ldr	r3, [pc, #88]	@ (8000d7c <HAL_FSMC_MspInit+0x8c>)
 8000d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d26:	f003 0301 	and.w	r3, r3, #1
 8000d2a:	603b      	str	r3, [r7, #0]
 8000d2c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000d2e:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8000d32:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d34:	2302      	movs	r3, #2
 8000d36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d40:	230c      	movs	r3, #12
 8000d42:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	4619      	mov	r1, r3
 8000d48:	480d      	ldr	r0, [pc, #52]	@ (8000d80 <HAL_FSMC_MspInit+0x90>)
 8000d4a:	f002 fd13 	bl	8003774 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000d4e:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8000d52:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d54:	2302      	movs	r3, #2
 8000d56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d60:	230c      	movs	r3, #12
 8000d62:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d64:	1d3b      	adds	r3, r7, #4
 8000d66:	4619      	mov	r1, r3
 8000d68:	4806      	ldr	r0, [pc, #24]	@ (8000d84 <HAL_FSMC_MspInit+0x94>)
 8000d6a:	f002 fd03 	bl	8003774 <HAL_GPIO_Init>
 8000d6e:	e000      	b.n	8000d72 <HAL_FSMC_MspInit+0x82>
    return;
 8000d70:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000d72:	3718      	adds	r7, #24
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	20000140 	.word	0x20000140
 8000d7c:	40023800 	.word	0x40023800
 8000d80:	40021000 	.word	0x40021000
 8000d84:	40020c00 	.word	0x40020c00

08000d88 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000d90:	f7ff ffae 	bl	8000cf0 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000d94:	bf00      	nop
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08c      	sub	sp, #48	@ 0x30
 8000da0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da2:	f107 031c 	add.w	r3, r7, #28
 8000da6:	2200      	movs	r2, #0
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	605a      	str	r2, [r3, #4]
 8000dac:	609a      	str	r2, [r3, #8]
 8000dae:	60da      	str	r2, [r3, #12]
 8000db0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	61bb      	str	r3, [r7, #24]
 8000db6:	4b6f      	ldr	r3, [pc, #444]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	4a6e      	ldr	r2, [pc, #440]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000dbc:	f043 0310 	orr.w	r3, r3, #16
 8000dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc2:	4b6c      	ldr	r3, [pc, #432]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	f003 0310 	and.w	r3, r3, #16
 8000dca:	61bb      	str	r3, [r7, #24]
 8000dcc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	617b      	str	r3, [r7, #20]
 8000dd2:	4b68      	ldr	r3, [pc, #416]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	4a67      	ldr	r2, [pc, #412]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000dd8:	f043 0304 	orr.w	r3, r3, #4
 8000ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dde:	4b65      	ldr	r3, [pc, #404]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	f003 0304 	and.w	r3, r3, #4
 8000de6:	617b      	str	r3, [r7, #20]
 8000de8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dea:	2300      	movs	r3, #0
 8000dec:	613b      	str	r3, [r7, #16]
 8000dee:	4b61      	ldr	r3, [pc, #388]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	4a60      	ldr	r2, [pc, #384]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000df4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dfa:	4b5e      	ldr	r3, [pc, #376]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e02:	613b      	str	r3, [r7, #16]
 8000e04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e06:	2300      	movs	r3, #0
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	4b5a      	ldr	r3, [pc, #360]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0e:	4a59      	ldr	r2, [pc, #356]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000e10:	f043 0301 	orr.w	r3, r3, #1
 8000e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e16:	4b57      	ldr	r3, [pc, #348]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e22:	2300      	movs	r3, #0
 8000e24:	60bb      	str	r3, [r7, #8]
 8000e26:	4b53      	ldr	r3, [pc, #332]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	4a52      	ldr	r2, [pc, #328]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000e2c:	f043 0308 	orr.w	r3, r3, #8
 8000e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e32:	4b50      	ldr	r3, [pc, #320]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	f003 0308 	and.w	r3, r3, #8
 8000e3a:	60bb      	str	r3, [r7, #8]
 8000e3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	607b      	str	r3, [r7, #4]
 8000e42:	4b4c      	ldr	r3, [pc, #304]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	4a4b      	ldr	r2, [pc, #300]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000e48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4e:	4b49      	ldr	r3, [pc, #292]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e56:	607b      	str	r3, [r7, #4]
 8000e58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	603b      	str	r3, [r7, #0]
 8000e5e:	4b45      	ldr	r3, [pc, #276]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	4a44      	ldr	r2, [pc, #272]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000e64:	f043 0302 	orr.w	r3, r3, #2
 8000e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6a:	4b42      	ldr	r3, [pc, #264]	@ (8000f74 <MX_GPIO_Init+0x1d8>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6e:	f003 0302 	and.w	r3, r3, #2
 8000e72:	603b      	str	r3, [r7, #0]
 8000e74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2170      	movs	r1, #112	@ 0x70
 8000e7a:	483f      	ldr	r0, [pc, #252]	@ (8000f78 <MX_GPIO_Init+0x1dc>)
 8000e7c:	f002 fe16 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e86:	483d      	ldr	r0, [pc, #244]	@ (8000f7c <MX_GPIO_Init+0x1e0>)
 8000e88:	f002 fe10 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	2140      	movs	r1, #64	@ 0x40
 8000e90:	483b      	ldr	r0, [pc, #236]	@ (8000f80 <MX_GPIO_Init+0x1e4>)
 8000e92:	f002 fe0b 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000e96:	2200      	movs	r2, #0
 8000e98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e9c:	4839      	ldr	r0, [pc, #228]	@ (8000f84 <MX_GPIO_Init+0x1e8>)
 8000e9e:	f002 fe05 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2108      	movs	r1, #8
 8000ea6:	4838      	ldr	r0, [pc, #224]	@ (8000f88 <MX_GPIO_Init+0x1ec>)
 8000ea8:	f002 fe00 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin OUTPUT_Y0_Pin OUTPUT_Y1_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000eac:	2370      	movs	r3, #112	@ 0x70
 8000eae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ebc:	f107 031c 	add.w	r3, r7, #28
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	482d      	ldr	r0, [pc, #180]	@ (8000f78 <MX_GPIO_Init+0x1dc>)
 8000ec4:	f002 fc56 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000ec8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ecc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000eda:	f107 031c 	add.w	r3, r7, #28
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4826      	ldr	r0, [pc, #152]	@ (8000f7c <MX_GPIO_Init+0x1e0>)
 8000ee2:	f002 fc47 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUT_X0_Pin INPUT_X1_Pin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000ee6:	23c0      	movs	r3, #192	@ 0xc0
 8000ee8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eea:	2300      	movs	r3, #0
 8000eec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef2:	f107 031c 	add.w	r3, r7, #28
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4822      	ldr	r0, [pc, #136]	@ (8000f84 <MX_GPIO_Init+0x1e8>)
 8000efa:	f002 fc3b 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUT_X2_Pin PC5 */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|GPIO_PIN_5;
 8000efe:	2330      	movs	r3, #48	@ 0x30
 8000f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f02:	2300      	movs	r3, #0
 8000f04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f0a:	f107 031c 	add.w	r3, r7, #28
 8000f0e:	4619      	mov	r1, r3
 8000f10:	481a      	ldr	r0, [pc, #104]	@ (8000f7c <MX_GPIO_Init+0x1e0>)
 8000f12:	f002 fc2f 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_LATCH_Pin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000f16:	2340      	movs	r3, #64	@ 0x40
 8000f18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f22:	2300      	movs	r3, #0
 8000f24:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000f26:	f107 031c 	add.w	r3, r7, #28
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4814      	ldr	r0, [pc, #80]	@ (8000f80 <MX_GPIO_Init+0x1e4>)
 8000f2e:	f002 fc21 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_BLK_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000f32:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f40:	2300      	movs	r3, #0
 8000f42:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000f44:	f107 031c 	add.w	r3, r7, #28
 8000f48:	4619      	mov	r1, r3
 8000f4a:	480e      	ldr	r0, [pc, #56]	@ (8000f84 <MX_GPIO_Init+0x1e8>)
 8000f4c:	f002 fc12 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LOAD_Pin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000f50:	2308      	movs	r3, #8
 8000f52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f54:	2301      	movs	r3, #1
 8000f56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000f60:	f107 031c 	add.w	r3, r7, #28
 8000f64:	4619      	mov	r1, r3
 8000f66:	4808      	ldr	r0, [pc, #32]	@ (8000f88 <MX_GPIO_Init+0x1ec>)
 8000f68:	f002 fc04 	bl	8003774 <HAL_GPIO_Init>

}
 8000f6c:	bf00      	nop
 8000f6e:	3730      	adds	r7, #48	@ 0x30
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40023800 	.word	0x40023800
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	40020800 	.word	0x40020800
 8000f80:	40021800 	.word	0x40021800
 8000f84:	40020000 	.word	0x40020000
 8000f88:	40020c00 	.word	0x40020c00

08000f8c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f90:	4b12      	ldr	r3, [pc, #72]	@ (8000fdc <MX_I2C1_Init+0x50>)
 8000f92:	4a13      	ldr	r2, [pc, #76]	@ (8000fe0 <MX_I2C1_Init+0x54>)
 8000f94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f96:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <MX_I2C1_Init+0x50>)
 8000f98:	4a12      	ldr	r2, [pc, #72]	@ (8000fe4 <MX_I2C1_Init+0x58>)
 8000f9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fdc <MX_I2C1_Init+0x50>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fa2:	4b0e      	ldr	r3, [pc, #56]	@ (8000fdc <MX_I2C1_Init+0x50>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000fdc <MX_I2C1_Init+0x50>)
 8000faa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fdc <MX_I2C1_Init+0x50>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fb6:	4b09      	ldr	r3, [pc, #36]	@ (8000fdc <MX_I2C1_Init+0x50>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fbc:	4b07      	ldr	r3, [pc, #28]	@ (8000fdc <MX_I2C1_Init+0x50>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fc2:	4b06      	ldr	r3, [pc, #24]	@ (8000fdc <MX_I2C1_Init+0x50>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fc8:	4804      	ldr	r0, [pc, #16]	@ (8000fdc <MX_I2C1_Init+0x50>)
 8000fca:	f002 fd89 	bl	8003ae0 <HAL_I2C_Init>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fd4:	f001 fd60 	bl	8002a98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fd8:	bf00      	nop
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	20000144 	.word	0x20000144
 8000fe0:	40005400 	.word	0x40005400
 8000fe4:	000186a0 	.word	0x000186a0

08000fe8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08a      	sub	sp, #40	@ 0x28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff0:	f107 0314 	add.w	r3, r7, #20
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a19      	ldr	r2, [pc, #100]	@ (800106c <HAL_I2C_MspInit+0x84>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d12b      	bne.n	8001062 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	613b      	str	r3, [r7, #16]
 800100e:	4b18      	ldr	r3, [pc, #96]	@ (8001070 <HAL_I2C_MspInit+0x88>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	4a17      	ldr	r2, [pc, #92]	@ (8001070 <HAL_I2C_MspInit+0x88>)
 8001014:	f043 0302 	orr.w	r3, r3, #2
 8001018:	6313      	str	r3, [r2, #48]	@ 0x30
 800101a:	4b15      	ldr	r3, [pc, #84]	@ (8001070 <HAL_I2C_MspInit+0x88>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	f003 0302 	and.w	r3, r3, #2
 8001022:	613b      	str	r3, [r7, #16]
 8001024:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001026:	23c0      	movs	r3, #192	@ 0xc0
 8001028:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800102a:	2312      	movs	r3, #18
 800102c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001032:	2303      	movs	r3, #3
 8001034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001036:	2304      	movs	r3, #4
 8001038:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103a:	f107 0314 	add.w	r3, r7, #20
 800103e:	4619      	mov	r1, r3
 8001040:	480c      	ldr	r0, [pc, #48]	@ (8001074 <HAL_I2C_MspInit+0x8c>)
 8001042:	f002 fb97 	bl	8003774 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	4b09      	ldr	r3, [pc, #36]	@ (8001070 <HAL_I2C_MspInit+0x88>)
 800104c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104e:	4a08      	ldr	r2, [pc, #32]	@ (8001070 <HAL_I2C_MspInit+0x88>)
 8001050:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001054:	6413      	str	r3, [r2, #64]	@ 0x40
 8001056:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <HAL_I2C_MspInit+0x88>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001062:	bf00      	nop
 8001064:	3728      	adds	r7, #40	@ 0x28
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40005400 	.word	0x40005400
 8001070:	40023800 	.word	0x40023800
 8001074:	40020400 	.word	0x40020400

08001078 <initLab4>:
ALARM_STATE alarm_state = NO_ALARM;

uint8_t bufferTime[7] = {0};
uint8_t bufferAlarm[5] = {0};
void initLab4(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
    timer2Init();
 800107c:	f001 fd12 	bl	8002aa4 <timer2Init>
    lcd_init();
 8001080:	f001 fac4 	bl	800260c <lcd_init>
    buttonInit();
 8001084:	f7ff fa36 	bl	80004f4 <buttonInit>
    ds3231_init();
 8001088:	f7ff fb4a 	bl	8000720 <ds3231_init>
    lcd_clear(BLACK);
 800108c:	2000      	movs	r0, #0
 800108e:	f001 f8e7 	bl	8002260 <lcd_clear>
    timerInit(0, 200, 200, ds3231_ReadTime);
 8001092:	4b1d      	ldr	r3, [pc, #116]	@ (8001108 <initLab4+0x90>)
 8001094:	22c8      	movs	r2, #200	@ 0xc8
 8001096:	21c8      	movs	r1, #200	@ 0xc8
 8001098:	2000      	movs	r0, #0
 800109a:	f001 fd0d 	bl	8002ab8 <timerInit>
    timerInit(1, 1000, 1000, checkAlarm);
 800109e:	4b1b      	ldr	r3, [pc, #108]	@ (800110c <initLab4+0x94>)
 80010a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010a4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80010a8:	2001      	movs	r0, #1
 80010aa:	f001 fd05 	bl	8002ab8 <timerInit>
    timerInit(2, 50, 50, buttonScan);
 80010ae:	4b18      	ldr	r3, [pc, #96]	@ (8001110 <initLab4+0x98>)
 80010b0:	2232      	movs	r2, #50	@ 0x32
 80010b2:	2132      	movs	r1, #50	@ 0x32
 80010b4:	2002      	movs	r0, #2
 80010b6:	f001 fcff 	bl	8002ab8 <timerInit>
    timerInit(3, 100, 100, mainFsm);
 80010ba:	4b16      	ldr	r3, [pc, #88]	@ (8001114 <initLab4+0x9c>)
 80010bc:	2264      	movs	r2, #100	@ 0x64
 80010be:	2164      	movs	r1, #100	@ 0x64
 80010c0:	2003      	movs	r0, #3
 80010c2:	f001 fcf9 	bl	8002ab8 <timerInit>
    timerInit(4, 250, 250, blinkLed);
 80010c6:	4b14      	ldr	r3, [pc, #80]	@ (8001118 <initLab4+0xa0>)
 80010c8:	22fa      	movs	r2, #250	@ 0xfa
 80010ca:	21fa      	movs	r1, #250	@ 0xfa
 80010cc:	2004      	movs	r0, #4
 80010ce:	f001 fcf3 	bl	8002ab8 <timerInit>
    timerInit(5, 500, 500, updateTimeLCD);
 80010d2:	4b12      	ldr	r3, [pc, #72]	@ (800111c <initLab4+0xa4>)
 80010d4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80010d8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80010dc:	2005      	movs	r0, #5
 80010de:	f001 fceb 	bl	8002ab8 <timerInit>
    ds3231_ClearAlarmFlags();
 80010e2:	f7ff fc75 	bl	80009d0 <ds3231_ClearAlarmFlags>
    disableTask(4);
 80010e6:	2004      	movs	r0, #4
 80010e8:	f001 fd7c 	bl	8002be4 <disableTask>
    lab4_state = NORMAL;
 80010ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <initLab4+0xa8>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
    edit_time_state = TIME_SEC;
 80010f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001124 <initLab4+0xac>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]
    edit_alarm_state = EDIT_ALARM_SEC;
 80010f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001128 <initLab4+0xb0>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	701a      	strb	r2, [r3, #0]
    initNormal();
 80010fe:	f000 f9f7 	bl	80014f0 <initNormal>
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	080007ed 	.word	0x080007ed
 800110c:	0800112d 	.word	0x0800112d
 8001110:	0800050d 	.word	0x0800050d
 8001114:	08001711 	.word	0x08001711
 8001118:	080012c1 	.word	0x080012c1
 800111c:	08001429 	.word	0x08001429
 8001120:	200001a0 	.word	0x200001a0
 8001124:	200001a1 	.word	0x200001a1
 8001128:	200001a2 	.word	0x200001a2

0800112c <checkAlarm>:

void checkAlarm()
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af04      	add	r7, sp, #16
    ds3231_ReadAlarmFlags();
 8001132:	f7ff fc27 	bl	8000984 <ds3231_ReadAlarmFlags>
    switch (alarm_state)
 8001136:	4b21      	ldr	r3, [pc, #132]	@ (80011bc <checkAlarm+0x90>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d01e      	beq.n	800117c <checkAlarm+0x50>
 800113e:	2b01      	cmp	r3, #1
 8001140:	d135      	bne.n	80011ae <checkAlarm+0x82>
    {
    case NO_ALARM:
        /* code */
        if (ds3231_alarm1_flag == 1)
 8001142:	4b1f      	ldr	r3, [pc, #124]	@ (80011c0 <checkAlarm+0x94>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d133      	bne.n	80011b2 <checkAlarm+0x86>
        {
            alarm_state = ALARM;
 800114a:	4b1c      	ldr	r3, [pc, #112]	@ (80011bc <checkAlarm+0x90>)
 800114c:	2200      	movs	r2, #0
 800114e:	701a      	strb	r2, [r3, #0]
            lcd_show_string(0, 40, "ALARM!!!", RED, BLACK, 32, 0);
 8001150:	2300      	movs	r3, #0
 8001152:	9302      	str	r3, [sp, #8]
 8001154:	2320      	movs	r3, #32
 8001156:	9301      	str	r3, [sp, #4]
 8001158:	2300      	movs	r3, #0
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001160:	4a18      	ldr	r2, [pc, #96]	@ (80011c4 <checkAlarm+0x98>)
 8001162:	2128      	movs	r1, #40	@ 0x28
 8001164:	2000      	movs	r0, #0
 8001166:	f001 fbb1 	bl	80028cc <lcd_show_string>
            countAlarm = TIME_WARNING;
 800116a:	4b17      	ldr	r3, [pc, #92]	@ (80011c8 <checkAlarm+0x9c>)
 800116c:	220a      	movs	r2, #10
 800116e:	701a      	strb	r2, [r3, #0]
            ds3231_alarm1_flag = 0;
 8001170:	4b13      	ldr	r3, [pc, #76]	@ (80011c0 <checkAlarm+0x94>)
 8001172:	2200      	movs	r2, #0
 8001174:	701a      	strb	r2, [r3, #0]
            ds3231_ClearAlarmFlags();
 8001176:	f7ff fc2b 	bl	80009d0 <ds3231_ClearAlarmFlags>
        }
        break;
 800117a:	e01a      	b.n	80011b2 <checkAlarm+0x86>
    case ALARM:
        countAlarm--;
 800117c:	4b12      	ldr	r3, [pc, #72]	@ (80011c8 <checkAlarm+0x9c>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	3b01      	subs	r3, #1
 8001182:	b2da      	uxtb	r2, r3
 8001184:	4b10      	ldr	r3, [pc, #64]	@ (80011c8 <checkAlarm+0x9c>)
 8001186:	701a      	strb	r2, [r3, #0]
        if (countAlarm <= 0)
 8001188:	4b0f      	ldr	r3, [pc, #60]	@ (80011c8 <checkAlarm+0x9c>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d10e      	bne.n	80011ae <checkAlarm+0x82>
        {
            alarm_state = NO_ALARM;
 8001190:	4b0a      	ldr	r3, [pc, #40]	@ (80011bc <checkAlarm+0x90>)
 8001192:	2201      	movs	r2, #1
 8001194:	701a      	strb	r2, [r3, #0]
            lcd_show_string(0, 40, "ALARM!!!", BLACK, BLACK, 32, 0);
 8001196:	2300      	movs	r3, #0
 8001198:	9302      	str	r3, [sp, #8]
 800119a:	2320      	movs	r3, #32
 800119c:	9301      	str	r3, [sp, #4]
 800119e:	2300      	movs	r3, #0
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	2300      	movs	r3, #0
 80011a4:	4a07      	ldr	r2, [pc, #28]	@ (80011c4 <checkAlarm+0x98>)
 80011a6:	2128      	movs	r1, #40	@ 0x28
 80011a8:	2000      	movs	r0, #0
 80011aa:	f001 fb8f 	bl	80028cc <lcd_show_string>
        }
    default:
        break;
 80011ae:	bf00      	nop
 80011b0:	e000      	b.n	80011b4 <checkAlarm+0x88>
        break;
 80011b2:	bf00      	nop
    }
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000010 	.word	0x20000010
 80011c0:	200000d4 	.word	0x200000d4
 80011c4:	08007a60 	.word	0x08007a60
 80011c8:	2000019f 	.word	0x2000019f

080011cc <displayLCD>:
void displayLCD(uint8_t number, TIME_LAB4 pos, uint8_t hiden)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af04      	add	r7, sp, #16
 80011d2:	4603      	mov	r3, r0
 80011d4:	71fb      	strb	r3, [r7, #7]
 80011d6:	460b      	mov	r3, r1
 80011d8:	71bb      	strb	r3, [r7, #6]
 80011da:	4613      	mov	r3, r2
 80011dc:	717b      	strb	r3, [r7, #5]
    uint16_t x = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	81fb      	strh	r3, [r7, #14]
    uint16_t y = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	81bb      	strh	r3, [r7, #12]
    switch (pos)
 80011e6:	79bb      	ldrb	r3, [r7, #6]
 80011e8:	2b06      	cmp	r3, #6
 80011ea:	d834      	bhi.n	8001256 <displayLCD+0x8a>
 80011ec:	a201      	add	r2, pc, #4	@ (adr r2, 80011f4 <displayLCD+0x28>)
 80011ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011f2:	bf00      	nop
 80011f4:	08001211 	.word	0x08001211
 80011f8:	0800121b 	.word	0x0800121b
 80011fc:	08001225 	.word	0x08001225
 8001200:	0800122f 	.word	0x0800122f
 8001204:	0800124d 	.word	0x0800124d
 8001208:	08001239 	.word	0x08001239
 800120c:	08001243 	.word	0x08001243
    {
    case TIME_SEC:
        x = 70;
 8001210:	2346      	movs	r3, #70	@ 0x46
 8001212:	81fb      	strh	r3, [r7, #14]
        y = 100;
 8001214:	2364      	movs	r3, #100	@ 0x64
 8001216:	81bb      	strh	r3, [r7, #12]
        break;
 8001218:	e01e      	b.n	8001258 <displayLCD+0x8c>
    case TIME_MIN:
        /* code */
        x = 110;
 800121a:	236e      	movs	r3, #110	@ 0x6e
 800121c:	81fb      	strh	r3, [r7, #14]
        y = 100;
 800121e:	2364      	movs	r3, #100	@ 0x64
 8001220:	81bb      	strh	r3, [r7, #12]
        break;
 8001222:	e019      	b.n	8001258 <displayLCD+0x8c>
    case TIME_HOUR:
        x = 150;
 8001224:	2396      	movs	r3, #150	@ 0x96
 8001226:	81fb      	strh	r3, [r7, #14]
        y = 100;
 8001228:	2364      	movs	r3, #100	@ 0x64
 800122a:	81bb      	strh	r3, [r7, #12]
        /* code */
        break;
 800122c:	e014      	b.n	8001258 <displayLCD+0x8c>
    case TIME_DATE:
        x = 70;
 800122e:	2346      	movs	r3, #70	@ 0x46
 8001230:	81fb      	strh	r3, [r7, #14]
        y = 130;
 8001232:	2382      	movs	r3, #130	@ 0x82
 8001234:	81bb      	strh	r3, [r7, #12]
        /* code */
        break;
 8001236:	e00f      	b.n	8001258 <displayLCD+0x8c>
    case TIME_MONTH:
        /* code */
        x = 110;
 8001238:	236e      	movs	r3, #110	@ 0x6e
 800123a:	81fb      	strh	r3, [r7, #14]
        y = 130;
 800123c:	2382      	movs	r3, #130	@ 0x82
 800123e:	81bb      	strh	r3, [r7, #12]
        break;
 8001240:	e00a      	b.n	8001258 <displayLCD+0x8c>
    case TIME_YEAR:

        /* code */
        x = 150;
 8001242:	2396      	movs	r3, #150	@ 0x96
 8001244:	81fb      	strh	r3, [r7, #14]
        y = 130;
 8001246:	2382      	movs	r3, #130	@ 0x82
 8001248:	81bb      	strh	r3, [r7, #12]
        break;
 800124a:	e005      	b.n	8001258 <displayLCD+0x8c>
    case TIME_DAY:
        x = 20;
 800124c:	2314      	movs	r3, #20
 800124e:	81fb      	strh	r3, [r7, #14]
        y = 130;
 8001250:	2382      	movs	r3, #130	@ 0x82
 8001252:	81bb      	strh	r3, [r7, #12]
        break;
 8001254:	e000      	b.n	8001258 <displayLCD+0x8c>

    default:
        break;
 8001256:	bf00      	nop
    }
    if (hiden == 1)
 8001258:	797b      	ldrb	r3, [r7, #5]
 800125a:	2b01      	cmp	r3, #1
 800125c:	d10c      	bne.n	8001278 <displayLCD+0xac>
        lcd_show_string(x, y, "--", BLACK, BLACK, 24, 0);
 800125e:	89b9      	ldrh	r1, [r7, #12]
 8001260:	89f8      	ldrh	r0, [r7, #14]
 8001262:	2300      	movs	r3, #0
 8001264:	9302      	str	r3, [sp, #8]
 8001266:	2318      	movs	r3, #24
 8001268:	9301      	str	r3, [sp, #4]
 800126a:	2300      	movs	r3, #0
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2300      	movs	r3, #0
 8001270:	4a12      	ldr	r2, [pc, #72]	@ (80012bc <displayLCD+0xf0>)
 8001272:	f001 fb2b 	bl	80028cc <lcd_show_string>
    {
        lcd_show_int_num(x, y, number, 2, YELLOW, BLACK, 24);
        if (number == ALARM_SKIP)
            lcd_show_string(x, y, "--", YELLOW, BLACK, 24, 0);
    }
}
 8001276:	e01d      	b.n	80012b4 <displayLCD+0xe8>
        lcd_show_int_num(x, y, number, 2, YELLOW, BLACK, 24);
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	b29a      	uxth	r2, r3
 800127c:	89b9      	ldrh	r1, [r7, #12]
 800127e:	89f8      	ldrh	r0, [r7, #14]
 8001280:	2318      	movs	r3, #24
 8001282:	9302      	str	r3, [sp, #8]
 8001284:	2300      	movs	r3, #0
 8001286:	9301      	str	r3, [sp, #4]
 8001288:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800128c:	9300      	str	r3, [sp, #0]
 800128e:	2302      	movs	r3, #2
 8001290:	f001 f91c 	bl	80024cc <lcd_show_int_num>
        if (number == ALARM_SKIP)
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	2b63      	cmp	r3, #99	@ 0x63
 8001298:	d10c      	bne.n	80012b4 <displayLCD+0xe8>
            lcd_show_string(x, y, "--", YELLOW, BLACK, 24, 0);
 800129a:	89b9      	ldrh	r1, [r7, #12]
 800129c:	89f8      	ldrh	r0, [r7, #14]
 800129e:	2300      	movs	r3, #0
 80012a0:	9302      	str	r3, [sp, #8]
 80012a2:	2318      	movs	r3, #24
 80012a4:	9301      	str	r3, [sp, #4]
 80012a6:	2300      	movs	r3, #0
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80012ae:	4a03      	ldr	r2, [pc, #12]	@ (80012bc <displayLCD+0xf0>)
 80012b0:	f001 fb0c 	bl	80028cc <lcd_show_string>
}
 80012b4:	bf00      	nop
 80012b6:	3710      	adds	r7, #16
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	08007a6c 	.word	0x08007a6c

080012c0 <blinkLed>:
void blinkLed()
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af04      	add	r7, sp, #16
    if (lab4_state == NORMAL)
 80012c6:	4b51      	ldr	r3, [pc, #324]	@ (800140c <blinkLed+0x14c>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	f000 8098 	beq.w	8001400 <blinkLed+0x140>
        return;

    uint8_t number;
    TIME_LAB4 pos_to_blink;
    uint16_t x = 0, y = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	80bb      	strh	r3, [r7, #4]
 80012d4:	2300      	movs	r3, #0
 80012d6:	807b      	strh	r3, [r7, #2]

    if (lab4_state == EDIT_TIME)
 80012d8:	4b4c      	ldr	r3, [pc, #304]	@ (800140c <blinkLed+0x14c>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d107      	bne.n	80012f0 <blinkLed+0x30>
    {
        pos_to_blink = (TIME_LAB4)edit_time_state;
 80012e0:	4b4b      	ldr	r3, [pc, #300]	@ (8001410 <blinkLed+0x150>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	71bb      	strb	r3, [r7, #6]
        number = bufferTime[pos_to_blink];
 80012e6:	79bb      	ldrb	r3, [r7, #6]
 80012e8:	4a4a      	ldr	r2, [pc, #296]	@ (8001414 <blinkLed+0x154>)
 80012ea:	5cd3      	ldrb	r3, [r2, r3]
 80012ec:	71fb      	strb	r3, [r7, #7]
 80012ee:	e006      	b.n	80012fe <blinkLed+0x3e>
    }
    else
    {
        pos_to_blink = (TIME_LAB4)edit_alarm_state;
 80012f0:	4b49      	ldr	r3, [pc, #292]	@ (8001418 <blinkLed+0x158>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	71bb      	strb	r3, [r7, #6]
        number = bufferAlarm[pos_to_blink];
 80012f6:	79bb      	ldrb	r3, [r7, #6]
 80012f8:	4a48      	ldr	r2, [pc, #288]	@ (800141c <blinkLed+0x15c>)
 80012fa:	5cd3      	ldrb	r3, [r2, r3]
 80012fc:	71fb      	strb	r3, [r7, #7]
    }

    // *** LỖI CẦN SỬA: PHẢI LẤY TỌA ĐỘ X, Y ***
    switch (pos_to_blink)
 80012fe:	79bb      	ldrb	r3, [r7, #6]
 8001300:	2b06      	cmp	r3, #6
 8001302:	d87f      	bhi.n	8001404 <blinkLed+0x144>
 8001304:	a201      	add	r2, pc, #4	@ (adr r2, 800130c <blinkLed+0x4c>)
 8001306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800130a:	bf00      	nop
 800130c:	08001329 	.word	0x08001329
 8001310:	08001333 	.word	0x08001333
 8001314:	0800133d 	.word	0x0800133d
 8001318:	08001347 	.word	0x08001347
 800131c:	08001365 	.word	0x08001365
 8001320:	08001351 	.word	0x08001351
 8001324:	0800135b 	.word	0x0800135b
    {
    case TIME_SEC:
        x = 70;
 8001328:	2346      	movs	r3, #70	@ 0x46
 800132a:	80bb      	strh	r3, [r7, #4]
        y = 100;
 800132c:	2364      	movs	r3, #100	@ 0x64
 800132e:	807b      	strh	r3, [r7, #2]
        break;
 8001330:	e01d      	b.n	800136e <blinkLed+0xae>
    case TIME_MIN:
        x = 110;
 8001332:	236e      	movs	r3, #110	@ 0x6e
 8001334:	80bb      	strh	r3, [r7, #4]
        y = 100;
 8001336:	2364      	movs	r3, #100	@ 0x64
 8001338:	807b      	strh	r3, [r7, #2]
        break;
 800133a:	e018      	b.n	800136e <blinkLed+0xae>
    case TIME_HOUR:
        x = 150;
 800133c:	2396      	movs	r3, #150	@ 0x96
 800133e:	80bb      	strh	r3, [r7, #4]
        y = 100;
 8001340:	2364      	movs	r3, #100	@ 0x64
 8001342:	807b      	strh	r3, [r7, #2]
        break;
 8001344:	e013      	b.n	800136e <blinkLed+0xae>
    case TIME_DATE:
        x = 70;
 8001346:	2346      	movs	r3, #70	@ 0x46
 8001348:	80bb      	strh	r3, [r7, #4]
        y = 130;
 800134a:	2382      	movs	r3, #130	@ 0x82
 800134c:	807b      	strh	r3, [r7, #2]
        break;
 800134e:	e00e      	b.n	800136e <blinkLed+0xae>
    case TIME_MONTH:
        x = 110;
 8001350:	236e      	movs	r3, #110	@ 0x6e
 8001352:	80bb      	strh	r3, [r7, #4]
        y = 130;
 8001354:	2382      	movs	r3, #130	@ 0x82
 8001356:	807b      	strh	r3, [r7, #2]
        break;
 8001358:	e009      	b.n	800136e <blinkLed+0xae>
    case TIME_YEAR:
        x = 150;
 800135a:	2396      	movs	r3, #150	@ 0x96
 800135c:	80bb      	strh	r3, [r7, #4]
        y = 130;
 800135e:	2382      	movs	r3, #130	@ 0x82
 8001360:	807b      	strh	r3, [r7, #2]
        break;
 8001362:	e004      	b.n	800136e <blinkLed+0xae>
    case TIME_DAY:
        x = 20;
 8001364:	2314      	movs	r3, #20
 8001366:	80bb      	strh	r3, [r7, #4]
        y = 130;
 8001368:	2382      	movs	r3, #130	@ 0x82
 800136a:	807b      	strh	r3, [r7, #2]
        break;
 800136c:	bf00      	nop
    default:
        return;
    }

    Blink = 1 - Blink; // Lật cờ 0 -> 1 -> 0
 800136e:	4b2c      	ldr	r3, [pc, #176]	@ (8001420 <blinkLed+0x160>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	f1c3 0301 	rsb	r3, r3, #1
 8001376:	b2da      	uxtb	r2, r3
 8001378:	4b29      	ldr	r3, [pc, #164]	@ (8001420 <blinkLed+0x160>)
 800137a:	701a      	strb	r2, [r3, #0]

    if (Blink)
 800137c:	4b28      	ldr	r3, [pc, #160]	@ (8001420 <blinkLed+0x160>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d01f      	beq.n	80013c4 <blinkLed+0x104>
    {
        // Hiện: Vẽ màu VÀNG
        if (number == ALARM_SKIP)
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	2b63      	cmp	r3, #99	@ 0x63
 8001388:	d10d      	bne.n	80013a6 <blinkLed+0xe6>
            lcd_show_string(x, y, "--", YELLOW, BLACK, 24, 0);
 800138a:	8879      	ldrh	r1, [r7, #2]
 800138c:	88b8      	ldrh	r0, [r7, #4]
 800138e:	2300      	movs	r3, #0
 8001390:	9302      	str	r3, [sp, #8]
 8001392:	2318      	movs	r3, #24
 8001394:	9301      	str	r3, [sp, #4]
 8001396:	2300      	movs	r3, #0
 8001398:	9300      	str	r3, [sp, #0]
 800139a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800139e:	4a21      	ldr	r2, [pc, #132]	@ (8001424 <blinkLed+0x164>)
 80013a0:	f001 fa94 	bl	80028cc <lcd_show_string>
 80013a4:	e02f      	b.n	8001406 <blinkLed+0x146>
        else
            lcd_show_int_num(x, y, number, 2, YELLOW, BLACK, 24);
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	b29a      	uxth	r2, r3
 80013aa:	8879      	ldrh	r1, [r7, #2]
 80013ac:	88b8      	ldrh	r0, [r7, #4]
 80013ae:	2318      	movs	r3, #24
 80013b0:	9302      	str	r3, [sp, #8]
 80013b2:	2300      	movs	r3, #0
 80013b4:	9301      	str	r3, [sp, #4]
 80013b6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	2302      	movs	r3, #2
 80013be:	f001 f885 	bl	80024cc <lcd_show_int_num>
 80013c2:	e020      	b.n	8001406 <blinkLed+0x146>
    }
    else
    {
        // Ẩn: Vẽ màu ĐEN
        if (number == ALARM_SKIP)
 80013c4:	79fb      	ldrb	r3, [r7, #7]
 80013c6:	2b63      	cmp	r3, #99	@ 0x63
 80013c8:	d10c      	bne.n	80013e4 <blinkLed+0x124>
            lcd_show_string(x, y, "--", BLACK, BLACK, 24, 0);
 80013ca:	8879      	ldrh	r1, [r7, #2]
 80013cc:	88b8      	ldrh	r0, [r7, #4]
 80013ce:	2300      	movs	r3, #0
 80013d0:	9302      	str	r3, [sp, #8]
 80013d2:	2318      	movs	r3, #24
 80013d4:	9301      	str	r3, [sp, #4]
 80013d6:	2300      	movs	r3, #0
 80013d8:	9300      	str	r3, [sp, #0]
 80013da:	2300      	movs	r3, #0
 80013dc:	4a11      	ldr	r2, [pc, #68]	@ (8001424 <blinkLed+0x164>)
 80013de:	f001 fa75 	bl	80028cc <lcd_show_string>
 80013e2:	e010      	b.n	8001406 <blinkLed+0x146>
        else
            lcd_show_int_num(x, y, number, 2, BLACK, BLACK, 24);
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	8879      	ldrh	r1, [r7, #2]
 80013ea:	88b8      	ldrh	r0, [r7, #4]
 80013ec:	2318      	movs	r3, #24
 80013ee:	9302      	str	r3, [sp, #8]
 80013f0:	2300      	movs	r3, #0
 80013f2:	9301      	str	r3, [sp, #4]
 80013f4:	2300      	movs	r3, #0
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	2302      	movs	r3, #2
 80013fa:	f001 f867 	bl	80024cc <lcd_show_int_num>
 80013fe:	e002      	b.n	8001406 <blinkLed+0x146>
        return;
 8001400:	bf00      	nop
 8001402:	e000      	b.n	8001406 <blinkLed+0x146>
        return;
 8001404:	bf00      	nop
    }
}
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	200001a0 	.word	0x200001a0
 8001410:	200001a1 	.word	0x200001a1
 8001414:	200001a4 	.word	0x200001a4
 8001418:	200001a2 	.word	0x200001a2
 800141c:	200001ac 	.word	0x200001ac
 8001420:	20000198 	.word	0x20000198
 8001424:	08007a6c 	.word	0x08007a6c

08001428 <updateTimeLCD>:

void updateTimeLCD()
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
    ds3231_ReadTime();
 800142c:	f7ff f9de 	bl	80007ec <ds3231_ReadTime>
    bufferTime[TIME_SEC] = ds3231_sec;
 8001430:	4b27      	ldr	r3, [pc, #156]	@ (80014d0 <updateTimeLCD+0xa8>)
 8001432:	781a      	ldrb	r2, [r3, #0]
 8001434:	4b27      	ldr	r3, [pc, #156]	@ (80014d4 <updateTimeLCD+0xac>)
 8001436:	701a      	strb	r2, [r3, #0]
    bufferTime[TIME_MIN] = ds3231_min;
 8001438:	4b27      	ldr	r3, [pc, #156]	@ (80014d8 <updateTimeLCD+0xb0>)
 800143a:	781a      	ldrb	r2, [r3, #0]
 800143c:	4b25      	ldr	r3, [pc, #148]	@ (80014d4 <updateTimeLCD+0xac>)
 800143e:	705a      	strb	r2, [r3, #1]
    bufferTime[TIME_HOUR] = ds3231_hours;
 8001440:	4b26      	ldr	r3, [pc, #152]	@ (80014dc <updateTimeLCD+0xb4>)
 8001442:	781a      	ldrb	r2, [r3, #0]
 8001444:	4b23      	ldr	r3, [pc, #140]	@ (80014d4 <updateTimeLCD+0xac>)
 8001446:	709a      	strb	r2, [r3, #2]
    bufferTime[TIME_DATE] = ds3231_date;
 8001448:	4b25      	ldr	r3, [pc, #148]	@ (80014e0 <updateTimeLCD+0xb8>)
 800144a:	781a      	ldrb	r2, [r3, #0]
 800144c:	4b21      	ldr	r3, [pc, #132]	@ (80014d4 <updateTimeLCD+0xac>)
 800144e:	70da      	strb	r2, [r3, #3]
    bufferTime[TIME_MONTH] = ds3231_month;
 8001450:	4b24      	ldr	r3, [pc, #144]	@ (80014e4 <updateTimeLCD+0xbc>)
 8001452:	781a      	ldrb	r2, [r3, #0]
 8001454:	4b1f      	ldr	r3, [pc, #124]	@ (80014d4 <updateTimeLCD+0xac>)
 8001456:	715a      	strb	r2, [r3, #5]
    bufferTime[TIME_YEAR] = ds3231_year;
 8001458:	4b23      	ldr	r3, [pc, #140]	@ (80014e8 <updateTimeLCD+0xc0>)
 800145a:	781a      	ldrb	r2, [r3, #0]
 800145c:	4b1d      	ldr	r3, [pc, #116]	@ (80014d4 <updateTimeLCD+0xac>)
 800145e:	719a      	strb	r2, [r3, #6]
    bufferTime[TIME_DAY] = ds3231_day;
 8001460:	4b22      	ldr	r3, [pc, #136]	@ (80014ec <updateTimeLCD+0xc4>)
 8001462:	781a      	ldrb	r2, [r3, #0]
 8001464:	4b1b      	ldr	r3, [pc, #108]	@ (80014d4 <updateTimeLCD+0xac>)
 8001466:	711a      	strb	r2, [r3, #4]

    displayLCD(bufferTime[TIME_SEC], TIME_SEC, 0);
 8001468:	4b1a      	ldr	r3, [pc, #104]	@ (80014d4 <updateTimeLCD+0xac>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2200      	movs	r2, #0
 800146e:	2100      	movs	r1, #0
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff feab 	bl	80011cc <displayLCD>
    displayLCD(bufferTime[TIME_MIN], TIME_MIN, 0);
 8001476:	4b17      	ldr	r3, [pc, #92]	@ (80014d4 <updateTimeLCD+0xac>)
 8001478:	785b      	ldrb	r3, [r3, #1]
 800147a:	2200      	movs	r2, #0
 800147c:	2101      	movs	r1, #1
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fea4 	bl	80011cc <displayLCD>
    displayLCD(bufferTime[TIME_HOUR], TIME_HOUR, 0);
 8001484:	4b13      	ldr	r3, [pc, #76]	@ (80014d4 <updateTimeLCD+0xac>)
 8001486:	789b      	ldrb	r3, [r3, #2]
 8001488:	2200      	movs	r2, #0
 800148a:	2102      	movs	r1, #2
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fe9d 	bl	80011cc <displayLCD>
    displayLCD(bufferTime[TIME_DATE], TIME_DATE, 0);
 8001492:	4b10      	ldr	r3, [pc, #64]	@ (80014d4 <updateTimeLCD+0xac>)
 8001494:	78db      	ldrb	r3, [r3, #3]
 8001496:	2200      	movs	r2, #0
 8001498:	2103      	movs	r1, #3
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff fe96 	bl	80011cc <displayLCD>
    displayLCD(bufferTime[TIME_MONTH], TIME_MONTH, 0);
 80014a0:	4b0c      	ldr	r3, [pc, #48]	@ (80014d4 <updateTimeLCD+0xac>)
 80014a2:	795b      	ldrb	r3, [r3, #5]
 80014a4:	2200      	movs	r2, #0
 80014a6:	2105      	movs	r1, #5
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff fe8f 	bl	80011cc <displayLCD>
    displayLCD(bufferTime[TIME_YEAR], TIME_YEAR, 0);
 80014ae:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <updateTimeLCD+0xac>)
 80014b0:	799b      	ldrb	r3, [r3, #6]
 80014b2:	2200      	movs	r2, #0
 80014b4:	2106      	movs	r1, #6
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff fe88 	bl	80011cc <displayLCD>
    displayLCD(bufferTime[TIME_DAY], TIME_DAY, 0);
 80014bc:	4b05      	ldr	r3, [pc, #20]	@ (80014d4 <updateTimeLCD+0xac>)
 80014be:	791b      	ldrb	r3, [r3, #4]
 80014c0:	2200      	movs	r2, #0
 80014c2:	2104      	movs	r1, #4
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fe81 	bl	80011cc <displayLCD>
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	200000e1 	.word	0x200000e1
 80014d4:	200001a4 	.word	0x200001a4
 80014d8:	200000e0 	.word	0x200000e0
 80014dc:	200000df 	.word	0x200000df
 80014e0:	200000e2 	.word	0x200000e2
 80014e4:	200000e4 	.word	0x200000e4
 80014e8:	200000e5 	.word	0x200000e5
 80014ec:	200000e3 	.word	0x200000e3

080014f0 <initNormal>:

void initNormal(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af04      	add	r7, sp, #16

    lcd_show_string(0, 5, DELETE_FILL, BLACK, BLACK, 24, 0);
 80014f6:	2300      	movs	r3, #0
 80014f8:	9302      	str	r3, [sp, #8]
 80014fa:	2318      	movs	r3, #24
 80014fc:	9301      	str	r3, [sp, #4]
 80014fe:	2300      	movs	r3, #0
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	2300      	movs	r3, #0
 8001504:	4a0e      	ldr	r2, [pc, #56]	@ (8001540 <initNormal+0x50>)
 8001506:	2105      	movs	r1, #5
 8001508:	2000      	movs	r0, #0
 800150a:	f001 f9df 	bl	80028cc <lcd_show_string>
    lcd_show_string(0, 5, NORMAL_MODE, WHITE, BLACK, 24, 0);
 800150e:	2300      	movs	r3, #0
 8001510:	9302      	str	r3, [sp, #8]
 8001512:	2318      	movs	r3, #24
 8001514:	9301      	str	r3, [sp, #4]
 8001516:	2300      	movs	r3, #0
 8001518:	9300      	str	r3, [sp, #0]
 800151a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800151e:	4a09      	ldr	r2, [pc, #36]	@ (8001544 <initNormal+0x54>)
 8001520:	2105      	movs	r1, #5
 8001522:	2000      	movs	r0, #0
 8001524:	f001 f9d2 	bl	80028cc <lcd_show_string>
    updateTimeLCD();
 8001528:	f7ff ff7e 	bl	8001428 <updateTimeLCD>
    enableTask(5);  // enable task update information every seconds
 800152c:	2005      	movs	r0, #5
 800152e:	f001 fb73 	bl	8002c18 <enableTask>
    disableTask(4); // disable task blink led
 8001532:	2004      	movs	r0, #4
 8001534:	f001 fb56 	bl	8002be4 <disableTask>
}
 8001538:	bf00      	nop
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	08007a70 	.word	0x08007a70
 8001544:	08007a8c 	.word	0x08007a8c

08001548 <initEditTime>:
void initEditTime(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af04      	add	r7, sp, #16
    lcd_show_string(0, 5, DELETE_FILL, BLACK, BLACK, 24, 0);
 800154e:	2300      	movs	r3, #0
 8001550:	9302      	str	r3, [sp, #8]
 8001552:	2318      	movs	r3, #24
 8001554:	9301      	str	r3, [sp, #4]
 8001556:	2300      	movs	r3, #0
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	2300      	movs	r3, #0
 800155c:	4a27      	ldr	r2, [pc, #156]	@ (80015fc <initEditTime+0xb4>)
 800155e:	2105      	movs	r1, #5
 8001560:	2000      	movs	r0, #0
 8001562:	f001 f9b3 	bl	80028cc <lcd_show_string>
    lcd_show_string(0, 5, EDIT_TIME_MODE, WHITE, BLACK, 24, 0);
 8001566:	2300      	movs	r3, #0
 8001568:	9302      	str	r3, [sp, #8]
 800156a:	2318      	movs	r3, #24
 800156c:	9301      	str	r3, [sp, #4]
 800156e:	2300      	movs	r3, #0
 8001570:	9300      	str	r3, [sp, #0]
 8001572:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001576:	4a22      	ldr	r2, [pc, #136]	@ (8001600 <initEditTime+0xb8>)
 8001578:	2105      	movs	r1, #5
 800157a:	2000      	movs	r0, #0
 800157c:	f001 f9a6 	bl	80028cc <lcd_show_string>

    displayLCD(bufferTime[TIME_SEC], TIME_SEC, 0);
 8001580:	4b20      	ldr	r3, [pc, #128]	@ (8001604 <initEditTime+0xbc>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	2200      	movs	r2, #0
 8001586:	2100      	movs	r1, #0
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fe1f 	bl	80011cc <displayLCD>
    displayLCD(bufferTime[TIME_MIN], TIME_MIN, 0);
 800158e:	4b1d      	ldr	r3, [pc, #116]	@ (8001604 <initEditTime+0xbc>)
 8001590:	785b      	ldrb	r3, [r3, #1]
 8001592:	2200      	movs	r2, #0
 8001594:	2101      	movs	r1, #1
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff fe18 	bl	80011cc <displayLCD>
    displayLCD(bufferTime[TIME_HOUR], TIME_HOUR, 0);
 800159c:	4b19      	ldr	r3, [pc, #100]	@ (8001604 <initEditTime+0xbc>)
 800159e:	789b      	ldrb	r3, [r3, #2]
 80015a0:	2200      	movs	r2, #0
 80015a2:	2102      	movs	r1, #2
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff fe11 	bl	80011cc <displayLCD>
    displayLCD(bufferTime[TIME_DATE], TIME_DATE, 0);
 80015aa:	4b16      	ldr	r3, [pc, #88]	@ (8001604 <initEditTime+0xbc>)
 80015ac:	78db      	ldrb	r3, [r3, #3]
 80015ae:	2200      	movs	r2, #0
 80015b0:	2103      	movs	r1, #3
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff fe0a 	bl	80011cc <displayLCD>
    displayLCD(bufferTime[TIME_MONTH], TIME_MONTH, 0);
 80015b8:	4b12      	ldr	r3, [pc, #72]	@ (8001604 <initEditTime+0xbc>)
 80015ba:	795b      	ldrb	r3, [r3, #5]
 80015bc:	2200      	movs	r2, #0
 80015be:	2105      	movs	r1, #5
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff fe03 	bl	80011cc <displayLCD>
    displayLCD(bufferTime[TIME_YEAR], TIME_YEAR, 0);
 80015c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001604 <initEditTime+0xbc>)
 80015c8:	799b      	ldrb	r3, [r3, #6]
 80015ca:	2200      	movs	r2, #0
 80015cc:	2106      	movs	r1, #6
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fdfc 	bl	80011cc <displayLCD>
    displayLCD(bufferTime[TIME_DAY], TIME_DAY, 0);
 80015d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001604 <initEditTime+0xbc>)
 80015d6:	791b      	ldrb	r3, [r3, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	2104      	movs	r1, #4
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff fdf5 	bl	80011cc <displayLCD>
    edit_time_state = TIME_SEC;
 80015e2:	4b09      	ldr	r3, [pc, #36]	@ (8001608 <initEditTime+0xc0>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]
    enableTask(4);  // enable task update information every seconds
 80015e8:	2004      	movs	r0, #4
 80015ea:	f001 fb15 	bl	8002c18 <enableTask>
    disableTask(5); // disable task blink led
 80015ee:	2005      	movs	r0, #5
 80015f0:	f001 faf8 	bl	8002be4 <disableTask>
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	08007a70 	.word	0x08007a70
 8001600:	08007a98 	.word	0x08007a98
 8001604:	200001a4 	.word	0x200001a4
 8001608:	200001a1 	.word	0x200001a1

0800160c <initEditAlarm>:

void initEditAlarm(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af04      	add	r7, sp, #16
    lcd_show_string(0, 5, DELETE_FILL, BLACK, BLACK, 24, 0);
 8001612:	2300      	movs	r3, #0
 8001614:	9302      	str	r3, [sp, #8]
 8001616:	2318      	movs	r3, #24
 8001618:	9301      	str	r3, [sp, #4]
 800161a:	2300      	movs	r3, #0
 800161c:	9300      	str	r3, [sp, #0]
 800161e:	2300      	movs	r3, #0
 8001620:	4a32      	ldr	r2, [pc, #200]	@ (80016ec <initEditAlarm+0xe0>)
 8001622:	2105      	movs	r1, #5
 8001624:	2000      	movs	r0, #0
 8001626:	f001 f951 	bl	80028cc <lcd_show_string>
    lcd_show_string(0, 5, EDIT_ALARM_MODE, WHITE, BLACK, 24, 0);
 800162a:	2300      	movs	r3, #0
 800162c:	9302      	str	r3, [sp, #8]
 800162e:	2318      	movs	r3, #24
 8001630:	9301      	str	r3, [sp, #4]
 8001632:	2300      	movs	r3, #0
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800163a:	4a2d      	ldr	r2, [pc, #180]	@ (80016f0 <initEditAlarm+0xe4>)
 800163c:	2105      	movs	r1, #5
 800163e:	2000      	movs	r0, #0
 8001640:	f001 f944 	bl	80028cc <lcd_show_string>

    ds3231_ReadAlarmSettings();
 8001644:	f7ff fa10 	bl	8000a68 <ds3231_ReadAlarmSettings>
    bufferAlarm[EDIT_ALARM_SEC] = ds3231_a1_second;
 8001648:	4b2a      	ldr	r3, [pc, #168]	@ (80016f4 <initEditAlarm+0xe8>)
 800164a:	781a      	ldrb	r2, [r3, #0]
 800164c:	4b2a      	ldr	r3, [pc, #168]	@ (80016f8 <initEditAlarm+0xec>)
 800164e:	701a      	strb	r2, [r3, #0]
    bufferAlarm[EDIT_ALARM_MIN] = ds3231_a1_minute;
 8001650:	4b2a      	ldr	r3, [pc, #168]	@ (80016fc <initEditAlarm+0xf0>)
 8001652:	781a      	ldrb	r2, [r3, #0]
 8001654:	4b28      	ldr	r3, [pc, #160]	@ (80016f8 <initEditAlarm+0xec>)
 8001656:	705a      	strb	r2, [r3, #1]
    bufferAlarm[EDIT_ALARM_HOUR] = ds3231_a1_hour;
 8001658:	4b29      	ldr	r3, [pc, #164]	@ (8001700 <initEditAlarm+0xf4>)
 800165a:	781a      	ldrb	r2, [r3, #0]
 800165c:	4b26      	ldr	r3, [pc, #152]	@ (80016f8 <initEditAlarm+0xec>)
 800165e:	709a      	strb	r2, [r3, #2]
    bufferAlarm[EDIT_ALARM_DATE] = ds3231_a1_day;
 8001660:	4b28      	ldr	r3, [pc, #160]	@ (8001704 <initEditAlarm+0xf8>)
 8001662:	781a      	ldrb	r2, [r3, #0]
 8001664:	4b24      	ldr	r3, [pc, #144]	@ (80016f8 <initEditAlarm+0xec>)
 8001666:	70da      	strb	r2, [r3, #3]
    bufferAlarm[EDIT_ALARM_DAY] = ds3231_a1_isDayOfWeek;
 8001668:	4b27      	ldr	r3, [pc, #156]	@ (8001708 <initEditAlarm+0xfc>)
 800166a:	781a      	ldrb	r2, [r3, #0]
 800166c:	4b22      	ldr	r3, [pc, #136]	@ (80016f8 <initEditAlarm+0xec>)
 800166e:	711a      	strb	r2, [r3, #4]

    displayLCD(bufferAlarm[EDIT_ALARM_SEC], EDIT_ALARM_SEC, 0);
 8001670:	4b21      	ldr	r3, [pc, #132]	@ (80016f8 <initEditAlarm+0xec>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2200      	movs	r2, #0
 8001676:	2100      	movs	r1, #0
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff fda7 	bl	80011cc <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_MIN], EDIT_ALARM_MIN, 0);
 800167e:	4b1e      	ldr	r3, [pc, #120]	@ (80016f8 <initEditAlarm+0xec>)
 8001680:	785b      	ldrb	r3, [r3, #1]
 8001682:	2200      	movs	r2, #0
 8001684:	2101      	movs	r1, #1
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff fda0 	bl	80011cc <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_HOUR], EDIT_ALARM_HOUR, 0);
 800168c:	4b1a      	ldr	r3, [pc, #104]	@ (80016f8 <initEditAlarm+0xec>)
 800168e:	789b      	ldrb	r3, [r3, #2]
 8001690:	2200      	movs	r2, #0
 8001692:	2102      	movs	r1, #2
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fd99 	bl	80011cc <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_DATE], EDIT_ALARM_DATE, 0);
 800169a:	4b17      	ldr	r3, [pc, #92]	@ (80016f8 <initEditAlarm+0xec>)
 800169c:	78db      	ldrb	r3, [r3, #3]
 800169e:	2200      	movs	r2, #0
 80016a0:	2103      	movs	r1, #3
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fd92 	bl	80011cc <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_DAY], EDIT_ALARM_DAY, 0);
 80016a8:	4b13      	ldr	r3, [pc, #76]	@ (80016f8 <initEditAlarm+0xec>)
 80016aa:	791b      	ldrb	r3, [r3, #4]
 80016ac:	2200      	movs	r2, #0
 80016ae:	2104      	movs	r1, #4
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff fd8b 	bl	80011cc <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_DAY], TIME_MONTH, 1);
 80016b6:	4b10      	ldr	r3, [pc, #64]	@ (80016f8 <initEditAlarm+0xec>)
 80016b8:	791b      	ldrb	r3, [r3, #4]
 80016ba:	2201      	movs	r2, #1
 80016bc:	2105      	movs	r1, #5
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff fd84 	bl	80011cc <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_DAY], TIME_YEAR, 1);
 80016c4:	4b0c      	ldr	r3, [pc, #48]	@ (80016f8 <initEditAlarm+0xec>)
 80016c6:	791b      	ldrb	r3, [r3, #4]
 80016c8:	2201      	movs	r2, #1
 80016ca:	2106      	movs	r1, #6
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff fd7d 	bl	80011cc <displayLCD>
    edit_alarm_state = EDIT_ALARM_SEC;
 80016d2:	4b0e      	ldr	r3, [pc, #56]	@ (800170c <initEditAlarm+0x100>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	701a      	strb	r2, [r3, #0]
    enableTask(4);  // enable task update information every seconds
 80016d8:	2004      	movs	r0, #4
 80016da:	f001 fa9d 	bl	8002c18 <enableTask>
    disableTask(5); // disable task blink led
 80016de:	2005      	movs	r0, #5
 80016e0:	f001 fa80 	bl	8002be4 <disableTask>
}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	08007a70 	.word	0x08007a70
 80016f0:	08007aa8 	.word	0x08007aa8
 80016f4:	200000e6 	.word	0x200000e6
 80016f8:	200001ac 	.word	0x200001ac
 80016fc:	200000e7 	.word	0x200000e7
 8001700:	200000e8 	.word	0x200000e8
 8001704:	200000e9 	.word	0x200000e9
 8001708:	200000ea 	.word	0x200000ea
 800170c:	200001a2 	.word	0x200001a2

08001710 <mainFsm>:

void mainFsm(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af04      	add	r7, sp, #16

    //  BUTTONNEXT-> next into MAIN STATE
    //  BUTTONUP -> edit each  -> up for each kinds of time
    //  longpress -> update every

    isENpress = buttonFirstPress(BUTTON_EN); //
 8001716:	200e      	movs	r0, #14
 8001718:	f7fe ffd6 	bl	80006c8 <buttonFirstPress>
 800171c:	4603      	mov	r3, r0
 800171e:	461a      	mov	r2, r3
 8001720:	4b7e      	ldr	r3, [pc, #504]	@ (800191c <mainFsm+0x20c>)
 8001722:	701a      	strb	r2, [r3, #0]
    isBACKpress = buttonFirstPress(BUTTON_BACK);
 8001724:	200f      	movs	r0, #15
 8001726:	f7fe ffcf 	bl	80006c8 <buttonFirstPress>
 800172a:	4603      	mov	r3, r0
 800172c:	461a      	mov	r2, r3
 800172e:	4b7c      	ldr	r3, [pc, #496]	@ (8001920 <mainFsm+0x210>)
 8001730:	701a      	strb	r2, [r3, #0]
    isNEXTpress = buttonFirstPress(BUTTON_RIGHT);
 8001732:	200d      	movs	r0, #13
 8001734:	f7fe ffc8 	bl	80006c8 <buttonFirstPress>
 8001738:	4603      	mov	r3, r0
 800173a:	461a      	mov	r2, r3
 800173c:	4b79      	ldr	r3, [pc, #484]	@ (8001924 <mainFsm+0x214>)
 800173e:	701a      	strb	r2, [r3, #0]
    isUPpress = buttonFirstPress(BUTTON_UP);
 8001740:	200a      	movs	r0, #10
 8001742:	f7fe ffc1 	bl	80006c8 <buttonFirstPress>
 8001746:	4603      	mov	r3, r0
 8001748:	461a      	mov	r2, r3
 800174a:	4b77      	ldr	r3, [pc, #476]	@ (8001928 <mainFsm+0x218>)
 800174c:	701a      	strb	r2, [r3, #0]
    isOnePress = buttonFirstPress(BUTTON_1);
 800174e:	2001      	movs	r0, #1
 8001750:	f7fe ffba 	bl	80006c8 <buttonFirstPress>
 8001754:	4603      	mov	r3, r0
 8001756:	461a      	mov	r2, r3
 8001758:	4b74      	ldr	r3, [pc, #464]	@ (800192c <mainFsm+0x21c>)
 800175a:	701a      	strb	r2, [r3, #0]

    // Hiển thị nút nhấn lên LCD
    if (isENpress)
 800175c:	4b6f      	ldr	r3, [pc, #444]	@ (800191c <mainFsm+0x20c>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d00d      	beq.n	8001780 <mainFsm+0x70>
        lcd_show_string(0, 160, "EN       ", WHITE, BLACK, 16, 0);
 8001764:	2300      	movs	r3, #0
 8001766:	9302      	str	r3, [sp, #8]
 8001768:	2310      	movs	r3, #16
 800176a:	9301      	str	r3, [sp, #4]
 800176c:	2300      	movs	r3, #0
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001774:	4a6e      	ldr	r2, [pc, #440]	@ (8001930 <mainFsm+0x220>)
 8001776:	21a0      	movs	r1, #160	@ 0xa0
 8001778:	2000      	movs	r0, #0
 800177a:	f001 f8a7 	bl	80028cc <lcd_show_string>
 800177e:	e065      	b.n	800184c <mainFsm+0x13c>
    else if (isBACKpress)
 8001780:	4b67      	ldr	r3, [pc, #412]	@ (8001920 <mainFsm+0x210>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d00d      	beq.n	80017a4 <mainFsm+0x94>
        lcd_show_string(0, 160, "BACK     ", WHITE, BLACK, 16, 0);
 8001788:	2300      	movs	r3, #0
 800178a:	9302      	str	r3, [sp, #8]
 800178c:	2310      	movs	r3, #16
 800178e:	9301      	str	r3, [sp, #4]
 8001790:	2300      	movs	r3, #0
 8001792:	9300      	str	r3, [sp, #0]
 8001794:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001798:	4a66      	ldr	r2, [pc, #408]	@ (8001934 <mainFsm+0x224>)
 800179a:	21a0      	movs	r1, #160	@ 0xa0
 800179c:	2000      	movs	r0, #0
 800179e:	f001 f895 	bl	80028cc <lcd_show_string>
 80017a2:	e053      	b.n	800184c <mainFsm+0x13c>
    else if (isNEXTpress)
 80017a4:	4b5f      	ldr	r3, [pc, #380]	@ (8001924 <mainFsm+0x214>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d00d      	beq.n	80017c8 <mainFsm+0xb8>
        lcd_show_string(0, 160, "NEXT     ", WHITE, BLACK, 16, 0);
 80017ac:	2300      	movs	r3, #0
 80017ae:	9302      	str	r3, [sp, #8]
 80017b0:	2310      	movs	r3, #16
 80017b2:	9301      	str	r3, [sp, #4]
 80017b4:	2300      	movs	r3, #0
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017bc:	4a5e      	ldr	r2, [pc, #376]	@ (8001938 <mainFsm+0x228>)
 80017be:	21a0      	movs	r1, #160	@ 0xa0
 80017c0:	2000      	movs	r0, #0
 80017c2:	f001 f883 	bl	80028cc <lcd_show_string>
 80017c6:	e041      	b.n	800184c <mainFsm+0x13c>
    else if (isUPpress)
 80017c8:	4b57      	ldr	r3, [pc, #348]	@ (8001928 <mainFsm+0x218>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d00d      	beq.n	80017ec <mainFsm+0xdc>
        lcd_show_string(0, 160, "UP       ", WHITE, BLACK, 16, 0);
 80017d0:	2300      	movs	r3, #0
 80017d2:	9302      	str	r3, [sp, #8]
 80017d4:	2310      	movs	r3, #16
 80017d6:	9301      	str	r3, [sp, #4]
 80017d8:	2300      	movs	r3, #0
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017e0:	4a56      	ldr	r2, [pc, #344]	@ (800193c <mainFsm+0x22c>)
 80017e2:	21a0      	movs	r1, #160	@ 0xa0
 80017e4:	2000      	movs	r0, #0
 80017e6:	f001 f871 	bl	80028cc <lcd_show_string>
 80017ea:	e02f      	b.n	800184c <mainFsm+0x13c>
    else if (isOnePress)
 80017ec:	4b4f      	ldr	r3, [pc, #316]	@ (800192c <mainFsm+0x21c>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d00d      	beq.n	8001810 <mainFsm+0x100>
        lcd_show_string(0, 160, "BUTTON 1 ", WHITE, BLACK, 16, 0);
 80017f4:	2300      	movs	r3, #0
 80017f6:	9302      	str	r3, [sp, #8]
 80017f8:	2310      	movs	r3, #16
 80017fa:	9301      	str	r3, [sp, #4]
 80017fc:	2300      	movs	r3, #0
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001804:	4a4e      	ldr	r2, [pc, #312]	@ (8001940 <mainFsm+0x230>)
 8001806:	21a0      	movs	r1, #160	@ 0xa0
 8001808:	2000      	movs	r0, #0
 800180a:	f001 f85f 	bl	80028cc <lcd_show_string>
 800180e:	e01d      	b.n	800184c <mainFsm+0x13c>
    else if (longPressTrigger)
 8001810:	4b4c      	ldr	r3, [pc, #304]	@ (8001944 <mainFsm+0x234>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d00d      	beq.n	8001834 <mainFsm+0x124>
        lcd_show_string(0, 160, "LONG HOLD", WHITE, BLACK, 16, 0);
 8001818:	2300      	movs	r3, #0
 800181a:	9302      	str	r3, [sp, #8]
 800181c:	2310      	movs	r3, #16
 800181e:	9301      	str	r3, [sp, #4]
 8001820:	2300      	movs	r3, #0
 8001822:	9300      	str	r3, [sp, #0]
 8001824:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001828:	4a47      	ldr	r2, [pc, #284]	@ (8001948 <mainFsm+0x238>)
 800182a:	21a0      	movs	r1, #160	@ 0xa0
 800182c:	2000      	movs	r0, #0
 800182e:	f001 f84d 	bl	80028cc <lcd_show_string>
 8001832:	e00b      	b.n	800184c <mainFsm+0x13c>
    else
        lcd_show_string(0, 160, "         ", BLACK, BLACK, 16, 0);
 8001834:	2300      	movs	r3, #0
 8001836:	9302      	str	r3, [sp, #8]
 8001838:	2310      	movs	r3, #16
 800183a:	9301      	str	r3, [sp, #4]
 800183c:	2300      	movs	r3, #0
 800183e:	9300      	str	r3, [sp, #0]
 8001840:	2300      	movs	r3, #0
 8001842:	4a42      	ldr	r2, [pc, #264]	@ (800194c <mainFsm+0x23c>)
 8001844:	21a0      	movs	r1, #160	@ 0xa0
 8001846:	2000      	movs	r0, #0
 8001848:	f001 f840 	bl	80028cc <lcd_show_string>

    isButtonPress = isENpress || isBACKpress || isNEXTpress || isUPpress || isOnePress || longPressTrigger;
 800184c:	4b33      	ldr	r3, [pc, #204]	@ (800191c <mainFsm+0x20c>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d113      	bne.n	800187c <mainFsm+0x16c>
 8001854:	4b32      	ldr	r3, [pc, #200]	@ (8001920 <mainFsm+0x210>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d10f      	bne.n	800187c <mainFsm+0x16c>
 800185c:	4b31      	ldr	r3, [pc, #196]	@ (8001924 <mainFsm+0x214>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d10b      	bne.n	800187c <mainFsm+0x16c>
 8001864:	4b30      	ldr	r3, [pc, #192]	@ (8001928 <mainFsm+0x218>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d107      	bne.n	800187c <mainFsm+0x16c>
 800186c:	4b2f      	ldr	r3, [pc, #188]	@ (800192c <mainFsm+0x21c>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d103      	bne.n	800187c <mainFsm+0x16c>
 8001874:	4b33      	ldr	r3, [pc, #204]	@ (8001944 <mainFsm+0x234>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <mainFsm+0x170>
 800187c:	2301      	movs	r3, #1
 800187e:	e000      	b.n	8001882 <mainFsm+0x172>
 8001880:	2300      	movs	r3, #0
 8001882:	b2da      	uxtb	r2, r3
 8001884:	4b32      	ldr	r3, [pc, #200]	@ (8001950 <mainFsm+0x240>)
 8001886:	701a      	strb	r2, [r3, #0]
    if (isButtonPress == 0)
 8001888:	4b31      	ldr	r3, [pc, #196]	@ (8001950 <mainFsm+0x240>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d03b      	beq.n	8001908 <mainFsm+0x1f8>
        return;
    switch (lab4_state)
 8001890:	4b30      	ldr	r3, [pc, #192]	@ (8001954 <mainFsm+0x244>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b02      	cmp	r3, #2
 8001896:	d027      	beq.n	80018e8 <mainFsm+0x1d8>
 8001898:	2b02      	cmp	r3, #2
 800189a:	dc37      	bgt.n	800190c <mainFsm+0x1fc>
 800189c:	2b00      	cmp	r3, #0
 800189e:	d002      	beq.n	80018a6 <mainFsm+0x196>
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d00d      	beq.n	80018c0 <mainFsm+0x1b0>
        }
        editAlarmFsm();
        break;
    default:

        break;
 80018a4:	e032      	b.n	800190c <mainFsm+0x1fc>
        if (isNEXTpress)
 80018a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001924 <mainFsm+0x214>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d030      	beq.n	8001910 <mainFsm+0x200>
            isENpress = 0;
 80018ae:	4b1b      	ldr	r3, [pc, #108]	@ (800191c <mainFsm+0x20c>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	701a      	strb	r2, [r3, #0]
            lab4_state = EDIT_TIME;
 80018b4:	4b27      	ldr	r3, [pc, #156]	@ (8001954 <mainFsm+0x244>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	701a      	strb	r2, [r3, #0]
            initEditTime();
 80018ba:	f7ff fe45 	bl	8001548 <initEditTime>
            return;
 80018be:	e02a      	b.n	8001916 <mainFsm+0x206>
        if (isNEXTpress)
 80018c0:	4b18      	ldr	r3, [pc, #96]	@ (8001924 <mainFsm+0x214>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d008      	beq.n	80018da <mainFsm+0x1ca>
            isENpress = 0;
 80018c8:	4b14      	ldr	r3, [pc, #80]	@ (800191c <mainFsm+0x20c>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
            lab4_state = EDIT_ALARM;
 80018ce:	4b21      	ldr	r3, [pc, #132]	@ (8001954 <mainFsm+0x244>)
 80018d0:	2202      	movs	r2, #2
 80018d2:	701a      	strb	r2, [r3, #0]
            initEditAlarm();
 80018d4:	f7ff fe9a 	bl	800160c <initEditAlarm>
            return;
 80018d8:	e01d      	b.n	8001916 <mainFsm+0x206>
        if (isBACKpress)
 80018da:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <mainFsm+0x210>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d118      	bne.n	8001914 <mainFsm+0x204>
        editTimeFsm();
 80018e2:	f000 f889 	bl	80019f8 <editTimeFsm>
        break;
 80018e6:	e016      	b.n	8001916 <mainFsm+0x206>
        if (isNEXTpress)
 80018e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001924 <mainFsm+0x214>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d008      	beq.n	8001902 <mainFsm+0x1f2>
            isENpress = 0;
 80018f0:	4b0a      	ldr	r3, [pc, #40]	@ (800191c <mainFsm+0x20c>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	701a      	strb	r2, [r3, #0]
            lab4_state = NORMAL;
 80018f6:	4b17      	ldr	r3, [pc, #92]	@ (8001954 <mainFsm+0x244>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	701a      	strb	r2, [r3, #0]
            initNormal();
 80018fc:	f7ff fdf8 	bl	80014f0 <initNormal>
            return;
 8001900:	e009      	b.n	8001916 <mainFsm+0x206>
        editAlarmFsm();
 8001902:	f000 f9cb 	bl	8001c9c <editAlarmFsm>
        break;
 8001906:	e006      	b.n	8001916 <mainFsm+0x206>
        return;
 8001908:	bf00      	nop
 800190a:	e004      	b.n	8001916 <mainFsm+0x206>
        break;
 800190c:	bf00      	nop
 800190e:	e002      	b.n	8001916 <mainFsm+0x206>
        break;
 8001910:	bf00      	nop
 8001912:	e000      	b.n	8001916 <mainFsm+0x206>
            return;
 8001914:	bf00      	nop
    }
}
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	20000199 	.word	0x20000199
 8001920:	2000019a 	.word	0x2000019a
 8001924:	2000019b 	.word	0x2000019b
 8001928:	2000019c 	.word	0x2000019c
 800192c:	2000019d 	.word	0x2000019d
 8001930:	08007ab8 	.word	0x08007ab8
 8001934:	08007ac4 	.word	0x08007ac4
 8001938:	08007ad0 	.word	0x08007ad0
 800193c:	08007adc 	.word	0x08007adc
 8001940:	08007ae8 	.word	0x08007ae8
 8001944:	200000a0 	.word	0x200000a0
 8001948:	08007af4 	.word	0x08007af4
 800194c:	08007b00 	.word	0x08007b00
 8001950:	2000019e 	.word	0x2000019e
 8001954:	200001a0 	.word	0x200001a0

08001958 <ds3231_calculateDayOfWeek>:
 * @param date  Ngày (1-31)
 * @return Thứ trong tuần (1=Chủ Nhật, 2=Thứ Hai, ..., 7=Thứ Bảy)
 * @note   DS3231 dùng quy ước 1-7 (1=CN, 2=T2, ... 7=T7)
 */
uint8_t ds3231_calculateDayOfWeek(uint8_t year, uint8_t month, uint8_t date)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	71fb      	strb	r3, [r7, #7]
 8001962:	460b      	mov	r3, r1
 8001964:	71bb      	strb	r3, [r7, #6]
 8001966:	4613      	mov	r3, r2
 8001968:	717b      	strb	r3, [r7, #5]
    // 1. Chuyển đổi năm (0-99) sang năm đầy đủ (2000-2099)
    uint16_t y = year + 2000;
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	b29b      	uxth	r3, r3
 800196e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001972:	81fb      	strh	r3, [r7, #14]
    uint8_t m = month;
 8001974:	79bb      	ldrb	r3, [r7, #6]
 8001976:	737b      	strb	r3, [r7, #13]
    uint8_t d = date;
 8001978:	797b      	ldrb	r3, [r7, #5]
 800197a:	733b      	strb	r3, [r7, #12]
    // 2. Bảng tra (Lookup table) cho thuật toán Sakamoto
    static int t[] = {0, 3, 2, 5, 0, 3, 5, 1, 4, 6, 2, 4};

    // 3. Nếu tháng là 1 (Jan) hoặc 2 (Feb), nó được coi là
    //    tháng 13 và 14 của năm trước.
    if (m < 3)
 800197c:	7b7b      	ldrb	r3, [r7, #13]
 800197e:	2b02      	cmp	r3, #2
 8001980:	d802      	bhi.n	8001988 <ds3231_calculateDayOfWeek+0x30>
    {
        y--;
 8001982:	89fb      	ldrh	r3, [r7, #14]
 8001984:	3b01      	subs	r3, #1
 8001986:	81fb      	strh	r3, [r7, #14]
    }

    // 4. Công thức tính toán
    //    Kết quả (dow) sẽ là 0=Chủ Nhật, 1=Thứ Hai, ..., 6=Thứ Bảy
    uint8_t dow = (y + y / 4 - y / 100 + y / 400 + t[m - 1] + d) % 7;
 8001988:	89fb      	ldrh	r3, [r7, #14]
 800198a:	89fa      	ldrh	r2, [r7, #14]
 800198c:	0892      	lsrs	r2, r2, #2
 800198e:	b292      	uxth	r2, r2
 8001990:	4413      	add	r3, r2
 8001992:	89fa      	ldrh	r2, [r7, #14]
 8001994:	4915      	ldr	r1, [pc, #84]	@ (80019ec <ds3231_calculateDayOfWeek+0x94>)
 8001996:	fba1 1202 	umull	r1, r2, r1, r2
 800199a:	0952      	lsrs	r2, r2, #5
 800199c:	b292      	uxth	r2, r2
 800199e:	1a9b      	subs	r3, r3, r2
 80019a0:	89fa      	ldrh	r2, [r7, #14]
 80019a2:	4912      	ldr	r1, [pc, #72]	@ (80019ec <ds3231_calculateDayOfWeek+0x94>)
 80019a4:	fba1 1202 	umull	r1, r2, r1, r2
 80019a8:	09d2      	lsrs	r2, r2, #7
 80019aa:	b292      	uxth	r2, r2
 80019ac:	441a      	add	r2, r3
 80019ae:	7b7b      	ldrb	r3, [r7, #13]
 80019b0:	3b01      	subs	r3, #1
 80019b2:	490f      	ldr	r1, [pc, #60]	@ (80019f0 <ds3231_calculateDayOfWeek+0x98>)
 80019b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80019b8:	441a      	add	r2, r3
 80019ba:	7b3b      	ldrb	r3, [r7, #12]
 80019bc:	441a      	add	r2, r3
 80019be:	4b0d      	ldr	r3, [pc, #52]	@ (80019f4 <ds3231_calculateDayOfWeek+0x9c>)
 80019c0:	fb83 1302 	smull	r1, r3, r3, r2
 80019c4:	4413      	add	r3, r2
 80019c6:	1099      	asrs	r1, r3, #2
 80019c8:	17d3      	asrs	r3, r2, #31
 80019ca:	1ac9      	subs	r1, r1, r3
 80019cc:	460b      	mov	r3, r1
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	1a5b      	subs	r3, r3, r1
 80019d2:	1ad1      	subs	r1, r2, r3
 80019d4:	460b      	mov	r3, r1
 80019d6:	72fb      	strb	r3, [r7, #11]
    // 5. Chuyển đổi sang chuẩn của DS3231 (1-7)
    //    0 (CN) -> 1
    //    1 (T2) -> 2
    //    ...
    //    6 (T7) -> 7
    return dow + 1;
 80019d8:	7afb      	ldrb	r3, [r7, #11]
 80019da:	3301      	adds	r3, #1
 80019dc:	b2db      	uxtb	r3, r3
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	51eb851f 	.word	0x51eb851f
 80019f0:	20000014 	.word	0x20000014
 80019f4:	92492493 	.word	0x92492493

080019f8 <editTimeFsm>:
void editTimeFsm(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
    //  BUTTONNEXT-> next into MAIN STATE
    //  BUTTONUP -> edit each  -> up for each kinds of time
    //  longpress -> update every
    /* Bên trong hàm mainFsm() */

    if (isENpress)
 80019fc:	4ba0      	ldr	r3, [pc, #640]	@ (8001c80 <editTimeFsm+0x288>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d03f      	beq.n	8001a84 <editTimeFsm+0x8c>
    {
        isENpress = 0;
 8001a04:	4b9e      	ldr	r3, [pc, #632]	@ (8001c80 <editTimeFsm+0x288>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	701a      	strb	r2, [r3, #0]

        // 1. TÍNH TOÁN LẠI THỨ (DAY) TỪ NGÀY/THÁNG/NĂM
        //    Hàm này sẽ tự động cập nhật bufferTime[EDIT_TIME_DAY]
        bufferTime[EDIT_TIME_DAY] = ds3231_calculateDayOfWeek(
 8001a0a:	4b9e      	ldr	r3, [pc, #632]	@ (8001c84 <editTimeFsm+0x28c>)
 8001a0c:	799b      	ldrb	r3, [r3, #6]
 8001a0e:	4a9d      	ldr	r2, [pc, #628]	@ (8001c84 <editTimeFsm+0x28c>)
 8001a10:	7951      	ldrb	r1, [r2, #5]
 8001a12:	4a9c      	ldr	r2, [pc, #624]	@ (8001c84 <editTimeFsm+0x28c>)
 8001a14:	78d2      	ldrb	r2, [r2, #3]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff ff9e 	bl	8001958 <ds3231_calculateDayOfWeek>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	461a      	mov	r2, r3
 8001a20:	4b98      	ldr	r3, [pc, #608]	@ (8001c84 <editTimeFsm+0x28c>)
 8001a22:	711a      	strb	r2, [r3, #4]
            bufferTime[EDIT_TIME_MONTH],
            bufferTime[EDIT_TIME_DATE]);

        // 2. LƯU TẤT CẢ DỮ LIỆU VÀO DS3231
        //    (Giờ đây bufferTime[EDIT_TIME_DAY] đã chính xác)
        ds3231_Write(ADDRESS_SEC, bufferTime[EDIT_TIME_SEC]);
 8001a24:	4b97      	ldr	r3, [pc, #604]	@ (8001c84 <editTimeFsm+0x28c>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	4619      	mov	r1, r3
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	f7fe febc 	bl	80007a8 <ds3231_Write>
        ds3231_Write(ADDRESS_MIN, bufferTime[EDIT_TIME_MIN]);
 8001a30:	4b94      	ldr	r3, [pc, #592]	@ (8001c84 <editTimeFsm+0x28c>)
 8001a32:	785b      	ldrb	r3, [r3, #1]
 8001a34:	4619      	mov	r1, r3
 8001a36:	2001      	movs	r0, #1
 8001a38:	f7fe feb6 	bl	80007a8 <ds3231_Write>
        ds3231_Write(ADDRESS_HOUR, bufferTime[EDIT_TIME_HOUR]);
 8001a3c:	4b91      	ldr	r3, [pc, #580]	@ (8001c84 <editTimeFsm+0x28c>)
 8001a3e:	789b      	ldrb	r3, [r3, #2]
 8001a40:	4619      	mov	r1, r3
 8001a42:	2002      	movs	r0, #2
 8001a44:	f7fe feb0 	bl	80007a8 <ds3231_Write>
        ds3231_Write(ADDRESS_DAY, bufferTime[EDIT_TIME_DAY]); // Ghi thứ đã được tính
 8001a48:	4b8e      	ldr	r3, [pc, #568]	@ (8001c84 <editTimeFsm+0x28c>)
 8001a4a:	791b      	ldrb	r3, [r3, #4]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	2003      	movs	r0, #3
 8001a50:	f7fe feaa 	bl	80007a8 <ds3231_Write>
        ds3231_Write(ADDRESS_DATE, bufferTime[EDIT_TIME_DATE]);
 8001a54:	4b8b      	ldr	r3, [pc, #556]	@ (8001c84 <editTimeFsm+0x28c>)
 8001a56:	78db      	ldrb	r3, [r3, #3]
 8001a58:	4619      	mov	r1, r3
 8001a5a:	2004      	movs	r0, #4
 8001a5c:	f7fe fea4 	bl	80007a8 <ds3231_Write>
        ds3231_Write(ADDRESS_MONTH, bufferTime[EDIT_TIME_MONTH]);
 8001a60:	4b88      	ldr	r3, [pc, #544]	@ (8001c84 <editTimeFsm+0x28c>)
 8001a62:	795b      	ldrb	r3, [r3, #5]
 8001a64:	4619      	mov	r1, r3
 8001a66:	2005      	movs	r0, #5
 8001a68:	f7fe fe9e 	bl	80007a8 <ds3231_Write>
        ds3231_Write(ADDRESS_YEAR, bufferTime[EDIT_TIME_YEAR]);
 8001a6c:	4b85      	ldr	r3, [pc, #532]	@ (8001c84 <editTimeFsm+0x28c>)
 8001a6e:	799b      	ldrb	r3, [r3, #6]
 8001a70:	4619      	mov	r1, r3
 8001a72:	2006      	movs	r0, #6
 8001a74:	f7fe fe98 	bl	80007a8 <ds3231_Write>

        // 3. CHUYỂN TRẠNG THÁI
        lab4_state = EDIT_ALARM;
 8001a78:	4b83      	ldr	r3, [pc, #524]	@ (8001c88 <editTimeFsm+0x290>)
 8001a7a:	2202      	movs	r2, #2
 8001a7c:	701a      	strb	r2, [r3, #0]
        initEditAlarm();
 8001a7e:	f7ff fdc5 	bl	800160c <initEditAlarm>
        return;
 8001a82:	e0fc      	b.n	8001c7e <editTimeFsm+0x286>
    }

    switch (edit_time_state)
 8001a84:	4b81      	ldr	r3, [pc, #516]	@ (8001c8c <editTimeFsm+0x294>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b06      	cmp	r3, #6
 8001a8a:	f200 80eb 	bhi.w	8001c64 <editTimeFsm+0x26c>
 8001a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8001a94 <editTimeFsm+0x9c>)
 8001a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a94:	08001ab1 	.word	0x08001ab1
 8001a98:	08001afb 	.word	0x08001afb
 8001a9c:	08001b45 	.word	0x08001b45
 8001aa0:	08001b8d 	.word	0x08001b8d
 8001aa4:	08001c65 	.word	0x08001c65
 8001aa8:	08001bd5 	.word	0x08001bd5
 8001aac:	08001c1d 	.word	0x08001c1d
    {
    case EDIT_TIME_SEC:
        /* code */
        if (isOnePress)
 8001ab0:	4b77      	ldr	r3, [pc, #476]	@ (8001c90 <editTimeFsm+0x298>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d00c      	beq.n	8001ad2 <editTimeFsm+0xda>
        {
            isOnePress = 0;
 8001ab8:	4b75      	ldr	r3, [pc, #468]	@ (8001c90 <editTimeFsm+0x298>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_MIN;
 8001abe:	4b73      	ldr	r3, [pc, #460]	@ (8001c8c <editTimeFsm+0x294>)
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_SEC], TIME_SEC, 0);
 8001ac4:	4b6f      	ldr	r3, [pc, #444]	@ (8001c84 <editTimeFsm+0x28c>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2100      	movs	r1, #0
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff fb7d 	bl	80011cc <displayLCD>
        } // switch mode

        if (isUPpress)
 8001ad2:	4b70      	ldr	r3, [pc, #448]	@ (8001c94 <editTimeFsm+0x29c>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d004      	beq.n	8001ae4 <editTimeFsm+0xec>
        {
            isUPpress = 0;
 8001ada:	4b6e      	ldr	r3, [pc, #440]	@ (8001c94 <editTimeFsm+0x29c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	701a      	strb	r2, [r3, #0]
            updateTimeSec();
 8001ae0:	f000 fa2e 	bl	8001f40 <updateTimeSec>
        }
        if (longPressTrigger)
 8001ae4:	4b6c      	ldr	r3, [pc, #432]	@ (8001c98 <editTimeFsm+0x2a0>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	f000 80bd 	beq.w	8001c68 <editTimeFsm+0x270>
        {
            longPressTrigger = 0;
 8001aee:	4b6a      	ldr	r3, [pc, #424]	@ (8001c98 <editTimeFsm+0x2a0>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	701a      	strb	r2, [r3, #0]
            updateTimeSec();
 8001af4:	f000 fa24 	bl	8001f40 <updateTimeSec>
        }

        break;
 8001af8:	e0b6      	b.n	8001c68 <editTimeFsm+0x270>

    case EDIT_TIME_MIN:
        if (isOnePress)
 8001afa:	4b65      	ldr	r3, [pc, #404]	@ (8001c90 <editTimeFsm+0x298>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d00c      	beq.n	8001b1c <editTimeFsm+0x124>
        {
            isOnePress = 0;
 8001b02:	4b63      	ldr	r3, [pc, #396]	@ (8001c90 <editTimeFsm+0x298>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_HOUR;
 8001b08:	4b60      	ldr	r3, [pc, #384]	@ (8001c8c <editTimeFsm+0x294>)
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_MIN], TIME_MIN, 0);
 8001b0e:	4b5d      	ldr	r3, [pc, #372]	@ (8001c84 <editTimeFsm+0x28c>)
 8001b10:	785b      	ldrb	r3, [r3, #1]
 8001b12:	2200      	movs	r2, #0
 8001b14:	2101      	movs	r1, #1
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff fb58 	bl	80011cc <displayLCD>
        } // switch mode

        if (isUPpress)
 8001b1c:	4b5d      	ldr	r3, [pc, #372]	@ (8001c94 <editTimeFsm+0x29c>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d004      	beq.n	8001b2e <editTimeFsm+0x136>
        {
            isUPpress = 0;
 8001b24:	4b5b      	ldr	r3, [pc, #364]	@ (8001c94 <editTimeFsm+0x29c>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	701a      	strb	r2, [r3, #0]
            updateTimeMin();
 8001b2a:	f000 fa1f 	bl	8001f6c <updateTimeMin>
        }
        if (longPressTrigger)
 8001b2e:	4b5a      	ldr	r3, [pc, #360]	@ (8001c98 <editTimeFsm+0x2a0>)
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	f000 809a 	beq.w	8001c6c <editTimeFsm+0x274>
        {
            longPressTrigger = 0;
 8001b38:	4b57      	ldr	r3, [pc, #348]	@ (8001c98 <editTimeFsm+0x2a0>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	701a      	strb	r2, [r3, #0]
            updateTimeMin();
 8001b3e:	f000 fa15 	bl	8001f6c <updateTimeMin>
        }

        /* code */
        break;
 8001b42:	e093      	b.n	8001c6c <editTimeFsm+0x274>
    case EDIT_TIME_HOUR:
        if (isOnePress)
 8001b44:	4b52      	ldr	r3, [pc, #328]	@ (8001c90 <editTimeFsm+0x298>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d00c      	beq.n	8001b66 <editTimeFsm+0x16e>
        {
            isOnePress = 0;
 8001b4c:	4b50      	ldr	r3, [pc, #320]	@ (8001c90 <editTimeFsm+0x298>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_DATE;
 8001b52:	4b4e      	ldr	r3, [pc, #312]	@ (8001c8c <editTimeFsm+0x294>)
 8001b54:	2203      	movs	r2, #3
 8001b56:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_HOUR], TIME_HOUR, 0);
 8001b58:	4b4a      	ldr	r3, [pc, #296]	@ (8001c84 <editTimeFsm+0x28c>)
 8001b5a:	789b      	ldrb	r3, [r3, #2]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	2102      	movs	r1, #2
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff fb33 	bl	80011cc <displayLCD>
        } // switch mode

        if (isUPpress)
 8001b66:	4b4b      	ldr	r3, [pc, #300]	@ (8001c94 <editTimeFsm+0x29c>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d004      	beq.n	8001b78 <editTimeFsm+0x180>
        {
            isUPpress = 0;
 8001b6e:	4b49      	ldr	r3, [pc, #292]	@ (8001c94 <editTimeFsm+0x29c>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	701a      	strb	r2, [r3, #0]
            updateTimeHour();
 8001b74:	f000 fa10 	bl	8001f98 <updateTimeHour>
        }
        if (longPressTrigger)
 8001b78:	4b47      	ldr	r3, [pc, #284]	@ (8001c98 <editTimeFsm+0x2a0>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d077      	beq.n	8001c70 <editTimeFsm+0x278>
        {
            longPressTrigger = 0;
 8001b80:	4b45      	ldr	r3, [pc, #276]	@ (8001c98 <editTimeFsm+0x2a0>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	701a      	strb	r2, [r3, #0]
            updateTimeHour();
 8001b86:	f000 fa07 	bl	8001f98 <updateTimeHour>
        }

        break;
 8001b8a:	e071      	b.n	8001c70 <editTimeFsm+0x278>
    case EDIT_TIME_DATE:
        if (isOnePress)
 8001b8c:	4b40      	ldr	r3, [pc, #256]	@ (8001c90 <editTimeFsm+0x298>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d00c      	beq.n	8001bae <editTimeFsm+0x1b6>
        {
            isOnePress = 0;
 8001b94:	4b3e      	ldr	r3, [pc, #248]	@ (8001c90 <editTimeFsm+0x298>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_MONTH;
 8001b9a:	4b3c      	ldr	r3, [pc, #240]	@ (8001c8c <editTimeFsm+0x294>)
 8001b9c:	2205      	movs	r2, #5
 8001b9e:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_DATE], TIME_DATE, 0);
 8001ba0:	4b38      	ldr	r3, [pc, #224]	@ (8001c84 <editTimeFsm+0x28c>)
 8001ba2:	78db      	ldrb	r3, [r3, #3]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	2103      	movs	r1, #3
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff fb0f 	bl	80011cc <displayLCD>
        } // switch mode

        if (isUPpress)
 8001bae:	4b39      	ldr	r3, [pc, #228]	@ (8001c94 <editTimeFsm+0x29c>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d004      	beq.n	8001bc0 <editTimeFsm+0x1c8>
        {
            isUPpress = 0;
 8001bb6:	4b37      	ldr	r3, [pc, #220]	@ (8001c94 <editTimeFsm+0x29c>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	701a      	strb	r2, [r3, #0]
            updateTimeDate();
 8001bbc:	f000 fa02 	bl	8001fc4 <updateTimeDate>
        }
        if (longPressTrigger)
 8001bc0:	4b35      	ldr	r3, [pc, #212]	@ (8001c98 <editTimeFsm+0x2a0>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d055      	beq.n	8001c74 <editTimeFsm+0x27c>
        {
            longPressTrigger = 0;
 8001bc8:	4b33      	ldr	r3, [pc, #204]	@ (8001c98 <editTimeFsm+0x2a0>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	701a      	strb	r2, [r3, #0]
            updateTimeDate();
 8001bce:	f000 f9f9 	bl	8001fc4 <updateTimeDate>
        }

        break;
 8001bd2:	e04f      	b.n	8001c74 <editTimeFsm+0x27c>
    case EDIT_TIME_MONTH:
        if (isOnePress)
 8001bd4:	4b2e      	ldr	r3, [pc, #184]	@ (8001c90 <editTimeFsm+0x298>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d00c      	beq.n	8001bf6 <editTimeFsm+0x1fe>
        {
            isOnePress = 0;
 8001bdc:	4b2c      	ldr	r3, [pc, #176]	@ (8001c90 <editTimeFsm+0x298>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_YEAR;
 8001be2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c8c <editTimeFsm+0x294>)
 8001be4:	2206      	movs	r2, #6
 8001be6:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_MONTH], TIME_MONTH, 0);
 8001be8:	4b26      	ldr	r3, [pc, #152]	@ (8001c84 <editTimeFsm+0x28c>)
 8001bea:	795b      	ldrb	r3, [r3, #5]
 8001bec:	2200      	movs	r2, #0
 8001bee:	2105      	movs	r1, #5
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff faeb 	bl	80011cc <displayLCD>
        } // switch mode

        if (isUPpress)
 8001bf6:	4b27      	ldr	r3, [pc, #156]	@ (8001c94 <editTimeFsm+0x29c>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d004      	beq.n	8001c08 <editTimeFsm+0x210>
        {
            isUPpress = 0;
 8001bfe:	4b25      	ldr	r3, [pc, #148]	@ (8001c94 <editTimeFsm+0x29c>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	701a      	strb	r2, [r3, #0]
            updateTimeMonth();
 8001c04:	f000 f9fc 	bl	8002000 <updateTimeMonth>
        }
        if (longPressTrigger)
 8001c08:	4b23      	ldr	r3, [pc, #140]	@ (8001c98 <editTimeFsm+0x2a0>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d033      	beq.n	8001c78 <editTimeFsm+0x280>
        {
            longPressTrigger = 0;
 8001c10:	4b21      	ldr	r3, [pc, #132]	@ (8001c98 <editTimeFsm+0x2a0>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	701a      	strb	r2, [r3, #0]
            updateTimeMonth();
 8001c16:	f000 f9f3 	bl	8002000 <updateTimeMonth>
        }

        break;
 8001c1a:	e02d      	b.n	8001c78 <editTimeFsm+0x280>
    case EDIT_TIME_YEAR:
        if (isOnePress)
 8001c1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001c90 <editTimeFsm+0x298>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d02c      	beq.n	8001c7e <editTimeFsm+0x286>
        {
            isOnePress = 0;
 8001c24:	4b1a      	ldr	r3, [pc, #104]	@ (8001c90 <editTimeFsm+0x298>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_SEC;
 8001c2a:	4b18      	ldr	r3, [pc, #96]	@ (8001c8c <editTimeFsm+0x294>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_YEAR], TIME_YEAR, 0);
 8001c30:	4b14      	ldr	r3, [pc, #80]	@ (8001c84 <editTimeFsm+0x28c>)
 8001c32:	799b      	ldrb	r3, [r3, #6]
 8001c34:	2200      	movs	r2, #0
 8001c36:	2106      	movs	r1, #6
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fac7 	bl	80011cc <displayLCD>
            if (isUPpress)
 8001c3e:	4b15      	ldr	r3, [pc, #84]	@ (8001c94 <editTimeFsm+0x29c>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d004      	beq.n	8001c50 <editTimeFsm+0x258>
            {
                isUPpress = 0;
 8001c46:	4b13      	ldr	r3, [pc, #76]	@ (8001c94 <editTimeFsm+0x29c>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	701a      	strb	r2, [r3, #0]
                updateTimeYear();
 8001c4c:	f000 f9f6 	bl	800203c <updateTimeYear>
            }
            if (longPressTrigger)
 8001c50:	4b11      	ldr	r3, [pc, #68]	@ (8001c98 <editTimeFsm+0x2a0>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d011      	beq.n	8001c7c <editTimeFsm+0x284>
            {
                longPressTrigger = 0;
 8001c58:	4b0f      	ldr	r3, [pc, #60]	@ (8001c98 <editTimeFsm+0x2a0>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	701a      	strb	r2, [r3, #0]
                updateTimeYear();
 8001c5e:	f000 f9ed 	bl	800203c <updateTimeYear>
            }

            break;
 8001c62:	e00b      	b.n	8001c7c <editTimeFsm+0x284>
        //         updateTimeDay();
        //     }

        //     break;
        default:
            break;
 8001c64:	bf00      	nop
 8001c66:	e00a      	b.n	8001c7e <editTimeFsm+0x286>
        break;
 8001c68:	bf00      	nop
 8001c6a:	e008      	b.n	8001c7e <editTimeFsm+0x286>
        break;
 8001c6c:	bf00      	nop
 8001c6e:	e006      	b.n	8001c7e <editTimeFsm+0x286>
        break;
 8001c70:	bf00      	nop
 8001c72:	e004      	b.n	8001c7e <editTimeFsm+0x286>
        break;
 8001c74:	bf00      	nop
 8001c76:	e002      	b.n	8001c7e <editTimeFsm+0x286>
        break;
 8001c78:	bf00      	nop
 8001c7a:	e000      	b.n	8001c7e <editTimeFsm+0x286>
            break;
 8001c7c:	bf00      	nop
        }
        // displayLCD(bufferTime[edit_time_state], (TIME_LAB4)edit_time_state, 0);
    }
}
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20000199 	.word	0x20000199
 8001c84:	200001a4 	.word	0x200001a4
 8001c88:	200001a0 	.word	0x200001a0
 8001c8c:	200001a1 	.word	0x200001a1
 8001c90:	2000019d 	.word	0x2000019d
 8001c94:	2000019c 	.word	0x2000019c
 8001c98:	200000a0 	.word	0x200000a0

08001c9c <editAlarmFsm>:
void editAlarmFsm(void)
{
 8001c9c:	b590      	push	{r4, r7, lr}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af02      	add	r7, sp, #8
    if (isENpress)
 8001ca2:	4b9f      	ldr	r3, [pc, #636]	@ (8001f20 <editAlarmFsm+0x284>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d016      	beq.n	8001cd8 <editAlarmFsm+0x3c>
    {
        isENpress = 0;
 8001caa:	4b9d      	ldr	r3, [pc, #628]	@ (8001f20 <editAlarmFsm+0x284>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	701a      	strb	r2, [r3, #0]

        ds3231_SetAlarm1(bufferAlarm[EDIT_ALARM_DATE],
 8001cb0:	4b9c      	ldr	r3, [pc, #624]	@ (8001f24 <editAlarmFsm+0x288>)
 8001cb2:	78d8      	ldrb	r0, [r3, #3]
 8001cb4:	4b9b      	ldr	r3, [pc, #620]	@ (8001f24 <editAlarmFsm+0x288>)
 8001cb6:	7919      	ldrb	r1, [r3, #4]
 8001cb8:	4b9a      	ldr	r3, [pc, #616]	@ (8001f24 <editAlarmFsm+0x288>)
 8001cba:	789a      	ldrb	r2, [r3, #2]
 8001cbc:	4b99      	ldr	r3, [pc, #612]	@ (8001f24 <editAlarmFsm+0x288>)
 8001cbe:	785c      	ldrb	r4, [r3, #1]
 8001cc0:	4b98      	ldr	r3, [pc, #608]	@ (8001f24 <editAlarmFsm+0x288>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	9300      	str	r3, [sp, #0]
 8001cc6:	4623      	mov	r3, r4
 8001cc8:	f7fe fdf4 	bl	80008b4 <ds3231_SetAlarm1>
                         bufferAlarm[EDIT_ALARM_DAY],
                         bufferAlarm[EDIT_ALARM_HOUR],
                         bufferAlarm[EDIT_ALARM_MIN],
                         bufferAlarm[EDIT_ALARM_SEC]);
        lab4_state = NORMAL;
 8001ccc:	4b96      	ldr	r3, [pc, #600]	@ (8001f28 <editAlarmFsm+0x28c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	701a      	strb	r2, [r3, #0]
        initNormal();
 8001cd2:	f7ff fc0d 	bl	80014f0 <initNormal>
        return;
 8001cd6:	e120      	b.n	8001f1a <editAlarmFsm+0x27e>
    }

    switch (edit_alarm_state)
 8001cd8:	4b94      	ldr	r3, [pc, #592]	@ (8001f2c <editAlarmFsm+0x290>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	2b04      	cmp	r3, #4
 8001cde:	f200 8111 	bhi.w	8001f04 <editAlarmFsm+0x268>
 8001ce2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ce8 <editAlarmFsm+0x4c>)
 8001ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce8:	08001cfd 	.word	0x08001cfd
 8001cec:	08001d5b 	.word	0x08001d5b
 8001cf0:	08001dc7 	.word	0x08001dc7
 8001cf4:	08001e31 	.word	0x08001e31
 8001cf8:	08001e9b 	.word	0x08001e9b
    {
    case EDIT_ALARM_SEC:
        if (isOnePress)
 8001cfc:	4b8c      	ldr	r3, [pc, #560]	@ (8001f30 <editAlarmFsm+0x294>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d00c      	beq.n	8001d1e <editAlarmFsm+0x82>
        {
            isOnePress = 0;
 8001d04:	4b8a      	ldr	r3, [pc, #552]	@ (8001f30 <editAlarmFsm+0x294>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_MIN;
 8001d0a:	4b88      	ldr	r3, [pc, #544]	@ (8001f2c <editAlarmFsm+0x290>)
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_SEC], TIME_SEC, 0);
 8001d10:	4b84      	ldr	r3, [pc, #528]	@ (8001f24 <editAlarmFsm+0x288>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2200      	movs	r2, #0
 8001d16:	2100      	movs	r1, #0
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff fa57 	bl	80011cc <displayLCD>
        } // switch mode

        if (isUPpress)
 8001d1e:	4b85      	ldr	r3, [pc, #532]	@ (8001f34 <editAlarmFsm+0x298>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d004      	beq.n	8001d30 <editAlarmFsm+0x94>
        {
            isUPpress = 0;
 8001d26:	4b83      	ldr	r3, [pc, #524]	@ (8001f34 <editAlarmFsm+0x298>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
            updateAlarmSec();
 8001d2c:	f000 f99c 	bl	8002068 <updateAlarmSec>
        }
        if (longPressTrigger)
 8001d30:	4b81      	ldr	r3, [pc, #516]	@ (8001f38 <editAlarmFsm+0x29c>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d004      	beq.n	8001d42 <editAlarmFsm+0xa6>
        {
            longPressTrigger = 0;
 8001d38:	4b7f      	ldr	r3, [pc, #508]	@ (8001f38 <editAlarmFsm+0x29c>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	701a      	strb	r2, [r3, #0]
            updateAlarmSec();
 8001d3e:	f000 f993 	bl	8002068 <updateAlarmSec>
        }
        if (isBACKpress)
 8001d42:	4b7e      	ldr	r3, [pc, #504]	@ (8001f3c <editAlarmFsm+0x2a0>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f000 80de 	beq.w	8001f08 <editAlarmFsm+0x26c>
        {
            isBACKpress = 0;
 8001d4c:	4b7b      	ldr	r3, [pc, #492]	@ (8001f3c <editAlarmFsm+0x2a0>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_SEC] = ALARM_SKIP;
 8001d52:	4b74      	ldr	r3, [pc, #464]	@ (8001f24 <editAlarmFsm+0x288>)
 8001d54:	2263      	movs	r2, #99	@ 0x63
 8001d56:	701a      	strb	r2, [r3, #0]
        }

        /* code */
        break;
 8001d58:	e0d6      	b.n	8001f08 <editAlarmFsm+0x26c>
    case EDIT_ALARM_MIN:
        if (isOnePress)
 8001d5a:	4b75      	ldr	r3, [pc, #468]	@ (8001f30 <editAlarmFsm+0x294>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d00c      	beq.n	8001d7c <editAlarmFsm+0xe0>
        {
            isOnePress = 0;
 8001d62:	4b73      	ldr	r3, [pc, #460]	@ (8001f30 <editAlarmFsm+0x294>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_HOUR;
 8001d68:	4b70      	ldr	r3, [pc, #448]	@ (8001f2c <editAlarmFsm+0x290>)
 8001d6a:	2202      	movs	r2, #2
 8001d6c:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_MIN], TIME_MIN, 0);
 8001d6e:	4b6d      	ldr	r3, [pc, #436]	@ (8001f24 <editAlarmFsm+0x288>)
 8001d70:	785b      	ldrb	r3, [r3, #1]
 8001d72:	2200      	movs	r2, #0
 8001d74:	2101      	movs	r1, #1
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff fa28 	bl	80011cc <displayLCD>
        } // switch mode

        if (isUPpress)
 8001d7c:	4b6d      	ldr	r3, [pc, #436]	@ (8001f34 <editAlarmFsm+0x298>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d004      	beq.n	8001d8e <editAlarmFsm+0xf2>
        {
            isUPpress = 0;
 8001d84:	4b6b      	ldr	r3, [pc, #428]	@ (8001f34 <editAlarmFsm+0x298>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	701a      	strb	r2, [r3, #0]
            updateAlarmMin();
 8001d8a:	f000 f983 	bl	8002094 <updateAlarmMin>
        }
        if (longPressTrigger)
 8001d8e:	4b6a      	ldr	r3, [pc, #424]	@ (8001f38 <editAlarmFsm+0x29c>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d004      	beq.n	8001da0 <editAlarmFsm+0x104>
        {
            longPressTrigger = 0;
 8001d96:	4b68      	ldr	r3, [pc, #416]	@ (8001f38 <editAlarmFsm+0x29c>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	701a      	strb	r2, [r3, #0]
            updateAlarmMin();
 8001d9c:	f000 f97a 	bl	8002094 <updateAlarmMin>
        }
        if (isBACKpress)
 8001da0:	4b66      	ldr	r3, [pc, #408]	@ (8001f3c <editAlarmFsm+0x2a0>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	f000 80b1 	beq.w	8001f0c <editAlarmFsm+0x270>
        {
            isBACKpress = 0;
 8001daa:	4b64      	ldr	r3, [pc, #400]	@ (8001f3c <editAlarmFsm+0x2a0>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_MIN] = ALARM_SKIP;
 8001db0:	4b5c      	ldr	r3, [pc, #368]	@ (8001f24 <editAlarmFsm+0x288>)
 8001db2:	2263      	movs	r2, #99	@ 0x63
 8001db4:	705a      	strb	r2, [r3, #1]
            displayLCD(bufferAlarm[EDIT_ALARM_MIN], EDIT_ALARM_MIN, 0);
 8001db6:	4b5b      	ldr	r3, [pc, #364]	@ (8001f24 <editAlarmFsm+0x288>)
 8001db8:	785b      	ldrb	r3, [r3, #1]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff fa04 	bl	80011cc <displayLCD>
        }

        break;
 8001dc4:	e0a2      	b.n	8001f0c <editAlarmFsm+0x270>
    case EDIT_ALARM_HOUR:
        if (isOnePress)
 8001dc6:	4b5a      	ldr	r3, [pc, #360]	@ (8001f30 <editAlarmFsm+0x294>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d00c      	beq.n	8001de8 <editAlarmFsm+0x14c>
        {
            isOnePress = 0;
 8001dce:	4b58      	ldr	r3, [pc, #352]	@ (8001f30 <editAlarmFsm+0x294>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_DATE;
 8001dd4:	4b55      	ldr	r3, [pc, #340]	@ (8001f2c <editAlarmFsm+0x290>)
 8001dd6:	2203      	movs	r2, #3
 8001dd8:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_HOUR], TIME_HOUR, 0);
 8001dda:	4b52      	ldr	r3, [pc, #328]	@ (8001f24 <editAlarmFsm+0x288>)
 8001ddc:	789b      	ldrb	r3, [r3, #2]
 8001dde:	2200      	movs	r2, #0
 8001de0:	2102      	movs	r1, #2
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff f9f2 	bl	80011cc <displayLCD>
        } // switch mode

        if (isUPpress)
 8001de8:	4b52      	ldr	r3, [pc, #328]	@ (8001f34 <editAlarmFsm+0x298>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d004      	beq.n	8001dfa <editAlarmFsm+0x15e>
        {
            isUPpress = 0;
 8001df0:	4b50      	ldr	r3, [pc, #320]	@ (8001f34 <editAlarmFsm+0x298>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	701a      	strb	r2, [r3, #0]
            updateAlarmHour();
 8001df6:	f000 f963 	bl	80020c0 <updateAlarmHour>
        }
        if (longPressTrigger)
 8001dfa:	4b4f      	ldr	r3, [pc, #316]	@ (8001f38 <editAlarmFsm+0x29c>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d004      	beq.n	8001e0c <editAlarmFsm+0x170>
        {
            longPressTrigger = 0;
 8001e02:	4b4d      	ldr	r3, [pc, #308]	@ (8001f38 <editAlarmFsm+0x29c>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	701a      	strb	r2, [r3, #0]
            updateAlarmHour();
 8001e08:	f000 f95a 	bl	80020c0 <updateAlarmHour>
        }
        if (isBACKpress)
 8001e0c:	4b4b      	ldr	r3, [pc, #300]	@ (8001f3c <editAlarmFsm+0x2a0>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d07d      	beq.n	8001f10 <editAlarmFsm+0x274>
        {
            isBACKpress = 0;
 8001e14:	4b49      	ldr	r3, [pc, #292]	@ (8001f3c <editAlarmFsm+0x2a0>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_HOUR] = ALARM_SKIP;
 8001e1a:	4b42      	ldr	r3, [pc, #264]	@ (8001f24 <editAlarmFsm+0x288>)
 8001e1c:	2263      	movs	r2, #99	@ 0x63
 8001e1e:	709a      	strb	r2, [r3, #2]
            displayLCD(bufferAlarm[EDIT_ALARM_HOUR], EDIT_ALARM_HOUR, 0);
 8001e20:	4b40      	ldr	r3, [pc, #256]	@ (8001f24 <editAlarmFsm+0x288>)
 8001e22:	789b      	ldrb	r3, [r3, #2]
 8001e24:	2200      	movs	r2, #0
 8001e26:	2102      	movs	r1, #2
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff f9cf 	bl	80011cc <displayLCD>
        }

        break;
 8001e2e:	e06f      	b.n	8001f10 <editAlarmFsm+0x274>
    case EDIT_ALARM_DATE:
        if (isOnePress)
 8001e30:	4b3f      	ldr	r3, [pc, #252]	@ (8001f30 <editAlarmFsm+0x294>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d00c      	beq.n	8001e52 <editAlarmFsm+0x1b6>
        {
            isOnePress = 0;
 8001e38:	4b3d      	ldr	r3, [pc, #244]	@ (8001f30 <editAlarmFsm+0x294>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_DAY;
 8001e3e:	4b3b      	ldr	r3, [pc, #236]	@ (8001f2c <editAlarmFsm+0x290>)
 8001e40:	2204      	movs	r2, #4
 8001e42:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_DATE], TIME_DATE, 0);
 8001e44:	4b37      	ldr	r3, [pc, #220]	@ (8001f24 <editAlarmFsm+0x288>)
 8001e46:	78db      	ldrb	r3, [r3, #3]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2103      	movs	r1, #3
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff f9bd 	bl	80011cc <displayLCD>
        } // switch mode

        if (isUPpress)
 8001e52:	4b38      	ldr	r3, [pc, #224]	@ (8001f34 <editAlarmFsm+0x298>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d004      	beq.n	8001e64 <editAlarmFsm+0x1c8>
        {
            isUPpress = 0;
 8001e5a:	4b36      	ldr	r3, [pc, #216]	@ (8001f34 <editAlarmFsm+0x298>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	701a      	strb	r2, [r3, #0]
            updateAlarmDate();
 8001e60:	f000 f944 	bl	80020ec <updateAlarmDate>
        }
        if (longPressTrigger)
 8001e64:	4b34      	ldr	r3, [pc, #208]	@ (8001f38 <editAlarmFsm+0x29c>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d004      	beq.n	8001e76 <editAlarmFsm+0x1da>
        {
            longPressTrigger = 0;
 8001e6c:	4b32      	ldr	r3, [pc, #200]	@ (8001f38 <editAlarmFsm+0x29c>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	701a      	strb	r2, [r3, #0]
            updateAlarmDate();
 8001e72:	f000 f93b 	bl	80020ec <updateAlarmDate>
        }
        if (isBACKpress)
 8001e76:	4b31      	ldr	r3, [pc, #196]	@ (8001f3c <editAlarmFsm+0x2a0>)
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d04a      	beq.n	8001f14 <editAlarmFsm+0x278>
        {
            isBACKpress = 0;
 8001e7e:	4b2f      	ldr	r3, [pc, #188]	@ (8001f3c <editAlarmFsm+0x2a0>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_DATE] = ALARM_SKIP;
 8001e84:	4b27      	ldr	r3, [pc, #156]	@ (8001f24 <editAlarmFsm+0x288>)
 8001e86:	2263      	movs	r2, #99	@ 0x63
 8001e88:	70da      	strb	r2, [r3, #3]
            displayLCD(bufferAlarm[EDIT_ALARM_DATE], EDIT_ALARM_DATE, 0);
 8001e8a:	4b26      	ldr	r3, [pc, #152]	@ (8001f24 <editAlarmFsm+0x288>)
 8001e8c:	78db      	ldrb	r3, [r3, #3]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2103      	movs	r1, #3
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff f99a 	bl	80011cc <displayLCD>
        }

        break;
 8001e98:	e03c      	b.n	8001f14 <editAlarmFsm+0x278>
    case EDIT_ALARM_DAY:
        if (isOnePress)
 8001e9a:	4b25      	ldr	r3, [pc, #148]	@ (8001f30 <editAlarmFsm+0x294>)
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d00c      	beq.n	8001ebc <editAlarmFsm+0x220>
        {
            isOnePress = 0;
 8001ea2:	4b23      	ldr	r3, [pc, #140]	@ (8001f30 <editAlarmFsm+0x294>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_SEC;
 8001ea8:	4b20      	ldr	r3, [pc, #128]	@ (8001f2c <editAlarmFsm+0x290>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_DAY], TIME_DAY, 0);
 8001eae:	4b1d      	ldr	r3, [pc, #116]	@ (8001f24 <editAlarmFsm+0x288>)
 8001eb0:	791b      	ldrb	r3, [r3, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	2104      	movs	r1, #4
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff f988 	bl	80011cc <displayLCD>
        } // switch mode

        if (isUPpress)
 8001ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8001f34 <editAlarmFsm+0x298>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d004      	beq.n	8001ece <editAlarmFsm+0x232>
        {
            isUPpress = 0;
 8001ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f34 <editAlarmFsm+0x298>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
            updateAlarmDay();
 8001eca:	f000 f92d 	bl	8002128 <updateAlarmDay>
        }
        if (longPressTrigger)
 8001ece:	4b1a      	ldr	r3, [pc, #104]	@ (8001f38 <editAlarmFsm+0x29c>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d004      	beq.n	8001ee0 <editAlarmFsm+0x244>
        {
            longPressTrigger = 0;
 8001ed6:	4b18      	ldr	r3, [pc, #96]	@ (8001f38 <editAlarmFsm+0x29c>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	701a      	strb	r2, [r3, #0]
            updateAlarmDay();
 8001edc:	f000 f924 	bl	8002128 <updateAlarmDay>
        }
        if (isBACKpress)
 8001ee0:	4b16      	ldr	r3, [pc, #88]	@ (8001f3c <editAlarmFsm+0x2a0>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d017      	beq.n	8001f18 <editAlarmFsm+0x27c>
        {
            isBACKpress = 0;
 8001ee8:	4b14      	ldr	r3, [pc, #80]	@ (8001f3c <editAlarmFsm+0x2a0>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_DAY] = ALARM_SKIP;
 8001eee:	4b0d      	ldr	r3, [pc, #52]	@ (8001f24 <editAlarmFsm+0x288>)
 8001ef0:	2263      	movs	r2, #99	@ 0x63
 8001ef2:	711a      	strb	r2, [r3, #4]
            displayLCD(bufferAlarm[EDIT_ALARM_DAY], EDIT_ALARM_DAY, 0);
 8001ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f24 <editAlarmFsm+0x288>)
 8001ef6:	791b      	ldrb	r3, [r3, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	2104      	movs	r1, #4
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff f965 	bl	80011cc <displayLCD>
        }

        break;
 8001f02:	e009      	b.n	8001f18 <editAlarmFsm+0x27c>
    default:
        break;
 8001f04:	bf00      	nop
 8001f06:	e008      	b.n	8001f1a <editAlarmFsm+0x27e>
        break;
 8001f08:	bf00      	nop
 8001f0a:	e006      	b.n	8001f1a <editAlarmFsm+0x27e>
        break;
 8001f0c:	bf00      	nop
 8001f0e:	e004      	b.n	8001f1a <editAlarmFsm+0x27e>
        break;
 8001f10:	bf00      	nop
 8001f12:	e002      	b.n	8001f1a <editAlarmFsm+0x27e>
        break;
 8001f14:	bf00      	nop
 8001f16:	e000      	b.n	8001f1a <editAlarmFsm+0x27e>
        break;
 8001f18:	bf00      	nop
        // displayLCD(bufferAlarm[edit_alarm_state], (TIME_LAB4)edit_alarm_state, 0);
    }
}
 8001f1a:	3704      	adds	r7, #4
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd90      	pop	{r4, r7, pc}
 8001f20:	20000199 	.word	0x20000199
 8001f24:	200001ac 	.word	0x200001ac
 8001f28:	200001a0 	.word	0x200001a0
 8001f2c:	200001a2 	.word	0x200001a2
 8001f30:	2000019d 	.word	0x2000019d
 8001f34:	2000019c 	.word	0x2000019c
 8001f38:	200000a0 	.word	0x200000a0
 8001f3c:	2000019a 	.word	0x2000019a

08001f40 <updateTimeSec>:

void updateTimeSec(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_SEC]++;
 8001f44:	4b08      	ldr	r3, [pc, #32]	@ (8001f68 <updateTimeSec+0x28>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	b2da      	uxtb	r2, r3
 8001f4c:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <updateTimeSec+0x28>)
 8001f4e:	701a      	strb	r2, [r3, #0]
    if (bufferTime[EDIT_TIME_SEC] > 59)
 8001f50:	4b05      	ldr	r3, [pc, #20]	@ (8001f68 <updateTimeSec+0x28>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	2b3b      	cmp	r3, #59	@ 0x3b
 8001f56:	d902      	bls.n	8001f5e <updateTimeSec+0x1e>
    {
        bufferTime[EDIT_TIME_SEC] = 0;
 8001f58:	4b03      	ldr	r3, [pc, #12]	@ (8001f68 <updateTimeSec+0x28>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	701a      	strb	r2, [r3, #0]
    }
    // Hiển thị giá trị mới lên LCD
}
 8001f5e:	bf00      	nop
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	200001a4 	.word	0x200001a4

08001f6c <updateTimeMin>:

/**
 * @brief Tăng Phút, xoay vòng từ 59 về 0
 */
void updateTimeMin(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_MIN]++;
 8001f70:	4b08      	ldr	r3, [pc, #32]	@ (8001f94 <updateTimeMin+0x28>)
 8001f72:	785b      	ldrb	r3, [r3, #1]
 8001f74:	3301      	adds	r3, #1
 8001f76:	b2da      	uxtb	r2, r3
 8001f78:	4b06      	ldr	r3, [pc, #24]	@ (8001f94 <updateTimeMin+0x28>)
 8001f7a:	705a      	strb	r2, [r3, #1]
    if (bufferTime[EDIT_TIME_MIN] > 59)
 8001f7c:	4b05      	ldr	r3, [pc, #20]	@ (8001f94 <updateTimeMin+0x28>)
 8001f7e:	785b      	ldrb	r3, [r3, #1]
 8001f80:	2b3b      	cmp	r3, #59	@ 0x3b
 8001f82:	d902      	bls.n	8001f8a <updateTimeMin+0x1e>
    {
        bufferTime[EDIT_TIME_MIN] = 0;
 8001f84:	4b03      	ldr	r3, [pc, #12]	@ (8001f94 <updateTimeMin+0x28>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	705a      	strb	r2, [r3, #1]
    }
}
 8001f8a:	bf00      	nop
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	200001a4 	.word	0x200001a4

08001f98 <updateTimeHour>:

/**
 * @brief Tăng Giờ, xoay vòng từ 23 về 0
 */
void updateTimeHour(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_HOUR]++;
 8001f9c:	4b08      	ldr	r3, [pc, #32]	@ (8001fc0 <updateTimeHour+0x28>)
 8001f9e:	789b      	ldrb	r3, [r3, #2]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	b2da      	uxtb	r2, r3
 8001fa4:	4b06      	ldr	r3, [pc, #24]	@ (8001fc0 <updateTimeHour+0x28>)
 8001fa6:	709a      	strb	r2, [r3, #2]
    if (bufferTime[EDIT_TIME_HOUR] > 23)
 8001fa8:	4b05      	ldr	r3, [pc, #20]	@ (8001fc0 <updateTimeHour+0x28>)
 8001faa:	789b      	ldrb	r3, [r3, #2]
 8001fac:	2b17      	cmp	r3, #23
 8001fae:	d902      	bls.n	8001fb6 <updateTimeHour+0x1e>
    {
        bufferTime[EDIT_TIME_HOUR] = 0;
 8001fb0:	4b03      	ldr	r3, [pc, #12]	@ (8001fc0 <updateTimeHour+0x28>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	709a      	strb	r2, [r3, #2]
    }
}
 8001fb6:	bf00      	nop
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr
 8001fc0:	200001a4 	.word	0x200001a4

08001fc4 <updateTimeDate>:
/**
 * @brief Tăng Ngày, xoay vòng từ 31 về 1
 * @note  Để đơn giản, hàm này không kiểm tra tháng
 */
void updateTimeDate(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_DATE]++;
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <updateTimeDate+0x38>)
 8001fca:	78db      	ldrb	r3, [r3, #3]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ffc <updateTimeDate+0x38>)
 8001fd2:	70da      	strb	r2, [r3, #3]
    if (bufferTime[EDIT_TIME_DATE] > 31)
 8001fd4:	4b09      	ldr	r3, [pc, #36]	@ (8001ffc <updateTimeDate+0x38>)
 8001fd6:	78db      	ldrb	r3, [r3, #3]
 8001fd8:	2b1f      	cmp	r3, #31
 8001fda:	d903      	bls.n	8001fe4 <updateTimeDate+0x20>
    {
        bufferTime[EDIT_TIME_DATE] = 1;
 8001fdc:	4b07      	ldr	r3, [pc, #28]	@ (8001ffc <updateTimeDate+0x38>)
 8001fde:	2201      	movs	r2, #1
 8001fe0:	70da      	strb	r2, [r3, #3]
    }
    else if (bufferTime[EDIT_TIME_DATE] == 0)
    {
        bufferTime[EDIT_TIME_DATE] = 1; // Đảm bảo bắt đầu từ 1
    }
}
 8001fe2:	e006      	b.n	8001ff2 <updateTimeDate+0x2e>
    else if (bufferTime[EDIT_TIME_DATE] == 0)
 8001fe4:	4b05      	ldr	r3, [pc, #20]	@ (8001ffc <updateTimeDate+0x38>)
 8001fe6:	78db      	ldrb	r3, [r3, #3]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d102      	bne.n	8001ff2 <updateTimeDate+0x2e>
        bufferTime[EDIT_TIME_DATE] = 1; // Đảm bảo bắt đầu từ 1
 8001fec:	4b03      	ldr	r3, [pc, #12]	@ (8001ffc <updateTimeDate+0x38>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	70da      	strb	r2, [r3, #3]
}
 8001ff2:	bf00      	nop
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	200001a4 	.word	0x200001a4

08002000 <updateTimeMonth>:

/**
 * @brief Tăng Tháng, xoay vòng từ 12 về 1
 */
void updateTimeMonth(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_MONTH]++;
 8002004:	4b0c      	ldr	r3, [pc, #48]	@ (8002038 <updateTimeMonth+0x38>)
 8002006:	795b      	ldrb	r3, [r3, #5]
 8002008:	3301      	adds	r3, #1
 800200a:	b2da      	uxtb	r2, r3
 800200c:	4b0a      	ldr	r3, [pc, #40]	@ (8002038 <updateTimeMonth+0x38>)
 800200e:	715a      	strb	r2, [r3, #5]
    if (bufferTime[EDIT_TIME_MONTH] > 12)
 8002010:	4b09      	ldr	r3, [pc, #36]	@ (8002038 <updateTimeMonth+0x38>)
 8002012:	795b      	ldrb	r3, [r3, #5]
 8002014:	2b0c      	cmp	r3, #12
 8002016:	d903      	bls.n	8002020 <updateTimeMonth+0x20>
    {
        bufferTime[EDIT_TIME_MONTH] = 1;
 8002018:	4b07      	ldr	r3, [pc, #28]	@ (8002038 <updateTimeMonth+0x38>)
 800201a:	2201      	movs	r2, #1
 800201c:	715a      	strb	r2, [r3, #5]
    }
    else if (bufferTime[EDIT_TIME_MONTH] == 0)
    {
        bufferTime[EDIT_TIME_MONTH] = 1; // Đảm bảo bắt đầu từ 1
    }
}
 800201e:	e006      	b.n	800202e <updateTimeMonth+0x2e>
    else if (bufferTime[EDIT_TIME_MONTH] == 0)
 8002020:	4b05      	ldr	r3, [pc, #20]	@ (8002038 <updateTimeMonth+0x38>)
 8002022:	795b      	ldrb	r3, [r3, #5]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d102      	bne.n	800202e <updateTimeMonth+0x2e>
        bufferTime[EDIT_TIME_MONTH] = 1; // Đảm bảo bắt đầu từ 1
 8002028:	4b03      	ldr	r3, [pc, #12]	@ (8002038 <updateTimeMonth+0x38>)
 800202a:	2201      	movs	r2, #1
 800202c:	715a      	strb	r2, [r3, #5]
}
 800202e:	bf00      	nop
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	200001a4 	.word	0x200001a4

0800203c <updateTimeYear>:

/**
 * @brief Tăng Năm, xoay vòng từ 99 về 0
 */
void updateTimeYear(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_YEAR]++;
 8002040:	4b08      	ldr	r3, [pc, #32]	@ (8002064 <updateTimeYear+0x28>)
 8002042:	799b      	ldrb	r3, [r3, #6]
 8002044:	3301      	adds	r3, #1
 8002046:	b2da      	uxtb	r2, r3
 8002048:	4b06      	ldr	r3, [pc, #24]	@ (8002064 <updateTimeYear+0x28>)
 800204a:	719a      	strb	r2, [r3, #6]
    if (bufferTime[EDIT_TIME_YEAR] > 99)
 800204c:	4b05      	ldr	r3, [pc, #20]	@ (8002064 <updateTimeYear+0x28>)
 800204e:	799b      	ldrb	r3, [r3, #6]
 8002050:	2b63      	cmp	r3, #99	@ 0x63
 8002052:	d902      	bls.n	800205a <updateTimeYear+0x1e>
    {
        bufferTime[EDIT_TIME_YEAR] = 0;
 8002054:	4b03      	ldr	r3, [pc, #12]	@ (8002064 <updateTimeYear+0x28>)
 8002056:	2200      	movs	r2, #0
 8002058:	719a      	strb	r2, [r3, #6]
    }
}
 800205a:	bf00      	nop
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	200001a4 	.word	0x200001a4

08002068 <updateAlarmSec>:

/**
 * @brief Tăng Giây báo thức, xoay vòng từ 59 về 0
 */
void updateAlarmSec(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_SEC]++;
 800206c:	4b08      	ldr	r3, [pc, #32]	@ (8002090 <updateAlarmSec+0x28>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	3301      	adds	r3, #1
 8002072:	b2da      	uxtb	r2, r3
 8002074:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <updateAlarmSec+0x28>)
 8002076:	701a      	strb	r2, [r3, #0]
    if (bufferAlarm[EDIT_ALARM_SEC] > 59)
 8002078:	4b05      	ldr	r3, [pc, #20]	@ (8002090 <updateAlarmSec+0x28>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	2b3b      	cmp	r3, #59	@ 0x3b
 800207e:	d902      	bls.n	8002086 <updateAlarmSec+0x1e>
    {
        bufferAlarm[EDIT_ALARM_SEC] = 0;
 8002080:	4b03      	ldr	r3, [pc, #12]	@ (8002090 <updateAlarmSec+0x28>)
 8002082:	2200      	movs	r2, #0
 8002084:	701a      	strb	r2, [r3, #0]
    }
    // Hiển thị giá trị mới lên LCD (dùng vị trí của TIME_SEC)
}
 8002086:	bf00      	nop
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	200001ac 	.word	0x200001ac

08002094 <updateAlarmMin>:

/**
 * @brief Tăng Phút báo thức, xoay vòng từ 59 về 0
 */
void updateAlarmMin(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_MIN]++;
 8002098:	4b08      	ldr	r3, [pc, #32]	@ (80020bc <updateAlarmMin+0x28>)
 800209a:	785b      	ldrb	r3, [r3, #1]
 800209c:	3301      	adds	r3, #1
 800209e:	b2da      	uxtb	r2, r3
 80020a0:	4b06      	ldr	r3, [pc, #24]	@ (80020bc <updateAlarmMin+0x28>)
 80020a2:	705a      	strb	r2, [r3, #1]
    if (bufferAlarm[EDIT_ALARM_MIN] > 59)
 80020a4:	4b05      	ldr	r3, [pc, #20]	@ (80020bc <updateAlarmMin+0x28>)
 80020a6:	785b      	ldrb	r3, [r3, #1]
 80020a8:	2b3b      	cmp	r3, #59	@ 0x3b
 80020aa:	d902      	bls.n	80020b2 <updateAlarmMin+0x1e>
    {
        bufferAlarm[EDIT_ALARM_MIN] = 0;
 80020ac:	4b03      	ldr	r3, [pc, #12]	@ (80020bc <updateAlarmMin+0x28>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	705a      	strb	r2, [r3, #1]
    }
}
 80020b2:	bf00      	nop
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	200001ac 	.word	0x200001ac

080020c0 <updateAlarmHour>:

/**
 * @brief Tăng Giờ báo thức, xoay vòng từ 23 về 0
 */
void updateAlarmHour(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_HOUR]++;
 80020c4:	4b08      	ldr	r3, [pc, #32]	@ (80020e8 <updateAlarmHour+0x28>)
 80020c6:	789b      	ldrb	r3, [r3, #2]
 80020c8:	3301      	adds	r3, #1
 80020ca:	b2da      	uxtb	r2, r3
 80020cc:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <updateAlarmHour+0x28>)
 80020ce:	709a      	strb	r2, [r3, #2]
    if (bufferAlarm[EDIT_ALARM_HOUR] > 23)
 80020d0:	4b05      	ldr	r3, [pc, #20]	@ (80020e8 <updateAlarmHour+0x28>)
 80020d2:	789b      	ldrb	r3, [r3, #2]
 80020d4:	2b17      	cmp	r3, #23
 80020d6:	d902      	bls.n	80020de <updateAlarmHour+0x1e>
    {
        bufferAlarm[EDIT_ALARM_HOUR] = 0;
 80020d8:	4b03      	ldr	r3, [pc, #12]	@ (80020e8 <updateAlarmHour+0x28>)
 80020da:	2200      	movs	r2, #0
 80020dc:	709a      	strb	r2, [r3, #2]
    }
}
 80020de:	bf00      	nop
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	200001ac 	.word	0x200001ac

080020ec <updateAlarmDate>:

/**
 * @brief Tăng Ngày báo thức, xoay vòng từ 31 về 1
 */
void updateAlarmDate(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_DATE]++;
 80020f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002124 <updateAlarmDate+0x38>)
 80020f2:	78db      	ldrb	r3, [r3, #3]
 80020f4:	3301      	adds	r3, #1
 80020f6:	b2da      	uxtb	r2, r3
 80020f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002124 <updateAlarmDate+0x38>)
 80020fa:	70da      	strb	r2, [r3, #3]
    if (bufferAlarm[EDIT_ALARM_DATE] > 31)
 80020fc:	4b09      	ldr	r3, [pc, #36]	@ (8002124 <updateAlarmDate+0x38>)
 80020fe:	78db      	ldrb	r3, [r3, #3]
 8002100:	2b1f      	cmp	r3, #31
 8002102:	d903      	bls.n	800210c <updateAlarmDate+0x20>
    {
        bufferAlarm[EDIT_ALARM_DATE] = 1;
 8002104:	4b07      	ldr	r3, [pc, #28]	@ (8002124 <updateAlarmDate+0x38>)
 8002106:	2201      	movs	r2, #1
 8002108:	70da      	strb	r2, [r3, #3]
    }
    else if (bufferAlarm[EDIT_ALARM_DATE] == 0)
    {
        bufferAlarm[EDIT_ALARM_DATE] = 1;
    }
}
 800210a:	e006      	b.n	800211a <updateAlarmDate+0x2e>
    else if (bufferAlarm[EDIT_ALARM_DATE] == 0)
 800210c:	4b05      	ldr	r3, [pc, #20]	@ (8002124 <updateAlarmDate+0x38>)
 800210e:	78db      	ldrb	r3, [r3, #3]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d102      	bne.n	800211a <updateAlarmDate+0x2e>
        bufferAlarm[EDIT_ALARM_DATE] = 1;
 8002114:	4b03      	ldr	r3, [pc, #12]	@ (8002124 <updateAlarmDate+0x38>)
 8002116:	2201      	movs	r2, #1
 8002118:	70da      	strb	r2, [r3, #3]
}
 800211a:	bf00      	nop
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr
 8002124:	200001ac 	.word	0x200001ac

08002128 <updateAlarmDay>:

/**
 * @brief Tăng Thứ báo thức, xoay vòng từ 7 về 1
 */
void updateAlarmDay(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_DAY]++;
 800212c:	4b0c      	ldr	r3, [pc, #48]	@ (8002160 <updateAlarmDay+0x38>)
 800212e:	791b      	ldrb	r3, [r3, #4]
 8002130:	3301      	adds	r3, #1
 8002132:	b2da      	uxtb	r2, r3
 8002134:	4b0a      	ldr	r3, [pc, #40]	@ (8002160 <updateAlarmDay+0x38>)
 8002136:	711a      	strb	r2, [r3, #4]
    if (bufferAlarm[EDIT_ALARM_DAY] > 7)
 8002138:	4b09      	ldr	r3, [pc, #36]	@ (8002160 <updateAlarmDay+0x38>)
 800213a:	791b      	ldrb	r3, [r3, #4]
 800213c:	2b07      	cmp	r3, #7
 800213e:	d903      	bls.n	8002148 <updateAlarmDay+0x20>
    {
        bufferAlarm[EDIT_ALARM_DAY] = 1;
 8002140:	4b07      	ldr	r3, [pc, #28]	@ (8002160 <updateAlarmDay+0x38>)
 8002142:	2201      	movs	r2, #1
 8002144:	711a      	strb	r2, [r3, #4]
    }
    else if (bufferAlarm[EDIT_ALARM_DAY] == 0)
    {
        bufferAlarm[EDIT_ALARM_DAY] = 1;
    }
 8002146:	e006      	b.n	8002156 <updateAlarmDay+0x2e>
    else if (bufferAlarm[EDIT_ALARM_DAY] == 0)
 8002148:	4b05      	ldr	r3, [pc, #20]	@ (8002160 <updateAlarmDay+0x38>)
 800214a:	791b      	ldrb	r3, [r3, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d102      	bne.n	8002156 <updateAlarmDay+0x2e>
        bufferAlarm[EDIT_ALARM_DAY] = 1;
 8002150:	4b03      	ldr	r3, [pc, #12]	@ (8002160 <updateAlarmDay+0x38>)
 8002152:	2201      	movs	r2, #1
 8002154:	711a      	strb	r2, [r3, #4]
 8002156:	bf00      	nop
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	200001ac 	.word	0x200001ac

08002164 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	4603      	mov	r3, r0
 800216c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 800216e:	4a04      	ldr	r2, [pc, #16]	@ (8002180 <LCD_WR_REG+0x1c>)
 8002170:	88fb      	ldrh	r3, [r7, #6]
 8002172:	8013      	strh	r3, [r2, #0]
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	600ffffe 	.word	0x600ffffe

08002184 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 800218e:	4a04      	ldr	r2, [pc, #16]	@ (80021a0 <LCD_WR_DATA+0x1c>)
 8002190:	88fb      	ldrh	r3, [r7, #6]
 8002192:	8053      	strh	r3, [r2, #2]
}
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr
 80021a0:	600ffffe 	.word	0x600ffffe

080021a4 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 80021aa:	4b06      	ldr	r3, [pc, #24]	@ (80021c4 <LCD_RD_DATA+0x20>)
 80021ac:	885b      	ldrh	r3, [r3, #2]
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	80fb      	strh	r3, [r7, #6]
	return ram;
 80021b2:	88fb      	ldrh	r3, [r7, #6]
 80021b4:	b29b      	uxth	r3, r3
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	370c      	adds	r7, #12
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	600ffffe 	.word	0x600ffffe

080021c8 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80021c8:	b590      	push	{r4, r7, lr}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4604      	mov	r4, r0
 80021d0:	4608      	mov	r0, r1
 80021d2:	4611      	mov	r1, r2
 80021d4:	461a      	mov	r2, r3
 80021d6:	4623      	mov	r3, r4
 80021d8:	80fb      	strh	r3, [r7, #6]
 80021da:	4603      	mov	r3, r0
 80021dc:	80bb      	strh	r3, [r7, #4]
 80021de:	460b      	mov	r3, r1
 80021e0:	807b      	strh	r3, [r7, #2]
 80021e2:	4613      	mov	r3, r2
 80021e4:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 80021e6:	202a      	movs	r0, #42	@ 0x2a
 80021e8:	f7ff ffbc 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 80021ec:	88fb      	ldrh	r3, [r7, #6]
 80021ee:	0a1b      	lsrs	r3, r3, #8
 80021f0:	b29b      	uxth	r3, r3
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff ffc6 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 80021f8:	88fb      	ldrh	r3, [r7, #6]
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff ffc0 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8002204:	887b      	ldrh	r3, [r7, #2]
 8002206:	0a1b      	lsrs	r3, r3, #8
 8002208:	b29b      	uxth	r3, r3
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff ffba 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8002210:	887b      	ldrh	r3, [r7, #2]
 8002212:	b2db      	uxtb	r3, r3
 8002214:	b29b      	uxth	r3, r3
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff ffb4 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 800221c:	202b      	movs	r0, #43	@ 0x2b
 800221e:	f7ff ffa1 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 8002222:	88bb      	ldrh	r3, [r7, #4]
 8002224:	0a1b      	lsrs	r3, r3, #8
 8002226:	b29b      	uxth	r3, r3
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff ffab 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 800222e:	88bb      	ldrh	r3, [r7, #4]
 8002230:	b2db      	uxtb	r3, r3
 8002232:	b29b      	uxth	r3, r3
 8002234:	4618      	mov	r0, r3
 8002236:	f7ff ffa5 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 800223a:	883b      	ldrh	r3, [r7, #0]
 800223c:	0a1b      	lsrs	r3, r3, #8
 800223e:	b29b      	uxth	r3, r3
 8002240:	4618      	mov	r0, r3
 8002242:	f7ff ff9f 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8002246:	883b      	ldrh	r3, [r7, #0]
 8002248:	b2db      	uxtb	r3, r3
 800224a:	b29b      	uxth	r3, r3
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff ff99 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8002252:	202c      	movs	r0, #44	@ 0x2c
 8002254:	f7ff ff86 	bl	8002164 <LCD_WR_REG>
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	bd90      	pop	{r4, r7, pc}

08002260 <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 800226a:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <lcd_clear+0x60>)
 800226c:	881b      	ldrh	r3, [r3, #0]
 800226e:	3b01      	subs	r3, #1
 8002270:	b29a      	uxth	r2, r3
 8002272:	4b13      	ldr	r3, [pc, #76]	@ (80022c0 <lcd_clear+0x60>)
 8002274:	885b      	ldrh	r3, [r3, #2]
 8002276:	3b01      	subs	r3, #1
 8002278:	b29b      	uxth	r3, r3
 800227a:	2100      	movs	r1, #0
 800227c:	2000      	movs	r0, #0
 800227e:	f7ff ffa3 	bl	80021c8 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 8002282:	2300      	movs	r3, #0
 8002284:	81fb      	strh	r3, [r7, #14]
 8002286:	e011      	b.n	80022ac <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8002288:	2300      	movs	r3, #0
 800228a:	81bb      	strh	r3, [r7, #12]
 800228c:	e006      	b.n	800229c <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 800228e:	88fb      	ldrh	r3, [r7, #6]
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff ff77 	bl	8002184 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8002296:	89bb      	ldrh	r3, [r7, #12]
 8002298:	3301      	adds	r3, #1
 800229a:	81bb      	strh	r3, [r7, #12]
 800229c:	4b08      	ldr	r3, [pc, #32]	@ (80022c0 <lcd_clear+0x60>)
 800229e:	885b      	ldrh	r3, [r3, #2]
 80022a0:	89ba      	ldrh	r2, [r7, #12]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d3f3      	bcc.n	800228e <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 80022a6:	89fb      	ldrh	r3, [r7, #14]
 80022a8:	3301      	adds	r3, #1
 80022aa:	81fb      	strh	r3, [r7, #14]
 80022ac:	4b04      	ldr	r3, [pc, #16]	@ (80022c0 <lcd_clear+0x60>)
 80022ae:	881b      	ldrh	r3, [r3, #0]
 80022b0:	89fa      	ldrh	r2, [r7, #14]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d3e8      	bcc.n	8002288 <lcd_clear+0x28>
		}
	}
}
 80022b6:	bf00      	nop
 80022b8:	bf00      	nop
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	200001b4 	.word	0x200001b4

080022c4 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	4603      	mov	r3, r0
 80022cc:	80fb      	strh	r3, [r7, #6]
 80022ce:	460b      	mov	r3, r1
 80022d0:	80bb      	strh	r3, [r7, #4]
 80022d2:	4613      	mov	r3, r2
 80022d4:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 80022d6:	88bb      	ldrh	r3, [r7, #4]
 80022d8:	88fa      	ldrh	r2, [r7, #6]
 80022da:	88b9      	ldrh	r1, [r7, #4]
 80022dc:	88f8      	ldrh	r0, [r7, #6]
 80022de:	f7ff ff73 	bl	80021c8 <lcd_set_address>
	LCD_WR_DATA(color);
 80022e2:	887b      	ldrh	r3, [r7, #2]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff ff4d 	bl	8002184 <LCD_WR_DATA>
}
 80022ea:	bf00      	nop
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
	...

080022f4 <lcd_show_char>:
	lcd_draw_line(x1, y2, x2, y2, color);
	lcd_draw_line(x2, y1, x2, y2, color);
}

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 80022f4:	b590      	push	{r4, r7, lr}
 80022f6:	b087      	sub	sp, #28
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4604      	mov	r4, r0
 80022fc:	4608      	mov	r0, r1
 80022fe:	4611      	mov	r1, r2
 8002300:	461a      	mov	r2, r3
 8002302:	4623      	mov	r3, r4
 8002304:	80fb      	strh	r3, [r7, #6]
 8002306:	4603      	mov	r3, r0
 8002308:	80bb      	strh	r3, [r7, #4]
 800230a:	460b      	mov	r3, r1
 800230c:	70fb      	strb	r3, [r7, #3]
 800230e:	4613      	mov	r3, r2
 8002310:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8002312:	2300      	movs	r3, #0
 8002314:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8002316:	88fb      	ldrh	r3, [r7, #6]
 8002318:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 800231a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800231e:	085b      	lsrs	r3, r3, #1
 8002320:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8002322:	7bfb      	ldrb	r3, [r7, #15]
 8002324:	08db      	lsrs	r3, r3, #3
 8002326:	b2db      	uxtb	r3, r3
 8002328:	461a      	mov	r2, r3
 800232a:	7bfb      	ldrb	r3, [r7, #15]
 800232c:	f003 0307 	and.w	r3, r3, #7
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b00      	cmp	r3, #0
 8002334:	bf14      	ite	ne
 8002336:	2301      	movne	r3, #1
 8002338:	2300      	moveq	r3, #0
 800233a:	b2db      	uxtb	r3, r3
 800233c:	4413      	add	r3, r2
 800233e:	b29a      	uxth	r2, r3
 8002340:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002344:	b29b      	uxth	r3, r3
 8002346:	fb12 f303 	smulbb	r3, r2, r3
 800234a:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 800234c:	78fb      	ldrb	r3, [r7, #3]
 800234e:	3b20      	subs	r3, #32
 8002350:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 8002352:	7bfb      	ldrb	r3, [r7, #15]
 8002354:	b29a      	uxth	r2, r3
 8002356:	88fb      	ldrh	r3, [r7, #6]
 8002358:	4413      	add	r3, r2
 800235a:	b29b      	uxth	r3, r3
 800235c:	3b01      	subs	r3, #1
 800235e:	b29c      	uxth	r4, r3
 8002360:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002364:	b29a      	uxth	r2, r3
 8002366:	88bb      	ldrh	r3, [r7, #4]
 8002368:	4413      	add	r3, r2
 800236a:	b29b      	uxth	r3, r3
 800236c:	3b01      	subs	r3, #1
 800236e:	b29b      	uxth	r3, r3
 8002370:	88b9      	ldrh	r1, [r7, #4]
 8002372:	88f8      	ldrh	r0, [r7, #6]
 8002374:	4622      	mov	r2, r4
 8002376:	f7ff ff27 	bl	80021c8 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 800237a:	2300      	movs	r3, #0
 800237c:	827b      	strh	r3, [r7, #18]
 800237e:	e07a      	b.n	8002476 <lcd_show_char+0x182>
		if (sizey == 12)
 8002380:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002384:	2b0c      	cmp	r3, #12
 8002386:	d028      	beq.n	80023da <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8002388:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800238c:	2b10      	cmp	r3, #16
 800238e:	d108      	bne.n	80023a2 <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8002390:	78fa      	ldrb	r2, [r7, #3]
 8002392:	8a7b      	ldrh	r3, [r7, #18]
 8002394:	493c      	ldr	r1, [pc, #240]	@ (8002488 <lcd_show_char+0x194>)
 8002396:	0112      	lsls	r2, r2, #4
 8002398:	440a      	add	r2, r1
 800239a:	4413      	add	r3, r2
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	75fb      	strb	r3, [r7, #23]
 80023a0:	e01b      	b.n	80023da <lcd_show_char+0xe6>
		else if (sizey == 24)
 80023a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023a6:	2b18      	cmp	r3, #24
 80023a8:	d10b      	bne.n	80023c2 <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 80023aa:	78fa      	ldrb	r2, [r7, #3]
 80023ac:	8a79      	ldrh	r1, [r7, #18]
 80023ae:	4837      	ldr	r0, [pc, #220]	@ (800248c <lcd_show_char+0x198>)
 80023b0:	4613      	mov	r3, r2
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	4413      	add	r3, r2
 80023b6:	011b      	lsls	r3, r3, #4
 80023b8:	4403      	add	r3, r0
 80023ba:	440b      	add	r3, r1
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	75fb      	strb	r3, [r7, #23]
 80023c0:	e00b      	b.n	80023da <lcd_show_char+0xe6>
		else if (sizey == 32)
 80023c2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023c6:	2b20      	cmp	r3, #32
 80023c8:	d15a      	bne.n	8002480 <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 80023ca:	78fa      	ldrb	r2, [r7, #3]
 80023cc:	8a7b      	ldrh	r3, [r7, #18]
 80023ce:	4930      	ldr	r1, [pc, #192]	@ (8002490 <lcd_show_char+0x19c>)
 80023d0:	0192      	lsls	r2, r2, #6
 80023d2:	440a      	add	r2, r1
 80023d4:	4413      	add	r3, r2
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 80023da:	2300      	movs	r3, #0
 80023dc:	75bb      	strb	r3, [r7, #22]
 80023de:	e044      	b.n	800246a <lcd_show_char+0x176>
			if (!mode) {
 80023e0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d120      	bne.n	800242a <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 80023e8:	7dfa      	ldrb	r2, [r7, #23]
 80023ea:	7dbb      	ldrb	r3, [r7, #22]
 80023ec:	fa42 f303 	asr.w	r3, r2, r3
 80023f0:	f003 0301 	and.w	r3, r3, #1
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d004      	beq.n	8002402 <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 80023f8:	883b      	ldrh	r3, [r7, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff fec2 	bl	8002184 <LCD_WR_DATA>
 8002400:	e003      	b.n	800240a <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 8002402:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff febd 	bl	8002184 <LCD_WR_DATA>
				m++;
 800240a:	7d7b      	ldrb	r3, [r7, #21]
 800240c:	3301      	adds	r3, #1
 800240e:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8002410:	7d7b      	ldrb	r3, [r7, #21]
 8002412:	7bfa      	ldrb	r2, [r7, #15]
 8002414:	fbb3 f1f2 	udiv	r1, r3, r2
 8002418:	fb01 f202 	mul.w	r2, r1, r2
 800241c:	1a9b      	subs	r3, r3, r2
 800241e:	b2db      	uxtb	r3, r3
 8002420:	2b00      	cmp	r3, #0
 8002422:	d11f      	bne.n	8002464 <lcd_show_char+0x170>
					m = 0;
 8002424:	2300      	movs	r3, #0
 8002426:	757b      	strb	r3, [r7, #21]
					break;
 8002428:	e022      	b.n	8002470 <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 800242a:	7dfa      	ldrb	r2, [r7, #23]
 800242c:	7dbb      	ldrb	r3, [r7, #22]
 800242e:	fa42 f303 	asr.w	r3, r2, r3
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	2b00      	cmp	r3, #0
 8002438:	d005      	beq.n	8002446 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 800243a:	883a      	ldrh	r2, [r7, #0]
 800243c:	88b9      	ldrh	r1, [r7, #4]
 800243e:	88fb      	ldrh	r3, [r7, #6]
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff ff3f 	bl	80022c4 <lcd_draw_point>
				x++;
 8002446:	88fb      	ldrh	r3, [r7, #6]
 8002448:	3301      	adds	r3, #1
 800244a:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 800244c:	88fa      	ldrh	r2, [r7, #6]
 800244e:	8a3b      	ldrh	r3, [r7, #16]
 8002450:	1ad2      	subs	r2, r2, r3
 8002452:	7bfb      	ldrb	r3, [r7, #15]
 8002454:	429a      	cmp	r2, r3
 8002456:	d105      	bne.n	8002464 <lcd_show_char+0x170>
					x = x0;
 8002458:	8a3b      	ldrh	r3, [r7, #16]
 800245a:	80fb      	strh	r3, [r7, #6]
					y++;
 800245c:	88bb      	ldrh	r3, [r7, #4]
 800245e:	3301      	adds	r3, #1
 8002460:	80bb      	strh	r3, [r7, #4]
					break;
 8002462:	e005      	b.n	8002470 <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8002464:	7dbb      	ldrb	r3, [r7, #22]
 8002466:	3301      	adds	r3, #1
 8002468:	75bb      	strb	r3, [r7, #22]
 800246a:	7dbb      	ldrb	r3, [r7, #22]
 800246c:	2b07      	cmp	r3, #7
 800246e:	d9b7      	bls.n	80023e0 <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8002470:	8a7b      	ldrh	r3, [r7, #18]
 8002472:	3301      	adds	r3, #1
 8002474:	827b      	strh	r3, [r7, #18]
 8002476:	8a7a      	ldrh	r2, [r7, #18]
 8002478:	89bb      	ldrh	r3, [r7, #12]
 800247a:	429a      	cmp	r2, r3
 800247c:	d380      	bcc.n	8002380 <lcd_show_char+0x8c>
 800247e:	e000      	b.n	8002482 <lcd_show_char+0x18e>
			return;
 8002480:	bf00      	nop
				}
			}
		}
	}
}
 8002482:	371c      	adds	r7, #28
 8002484:	46bd      	mov	sp, r7
 8002486:	bd90      	pop	{r4, r7, pc}
 8002488:	08007b0c 	.word	0x08007b0c
 800248c:	080080fc 	.word	0x080080fc
 8002490:	080092cc 	.word	0x080092cc

08002494 <mypow>:

uint32_t mypow(uint8_t m, uint8_t n) {
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	4603      	mov	r3, r0
 800249c:	460a      	mov	r2, r1
 800249e:	71fb      	strb	r3, [r7, #7]
 80024a0:	4613      	mov	r3, r2
 80024a2:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 80024a4:	2301      	movs	r3, #1
 80024a6:	60fb      	str	r3, [r7, #12]
	while (n--)
 80024a8:	e004      	b.n	80024b4 <mypow+0x20>
		result *= m;
 80024aa:	79fa      	ldrb	r2, [r7, #7]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	fb02 f303 	mul.w	r3, r2, r3
 80024b2:	60fb      	str	r3, [r7, #12]
	while (n--)
 80024b4:	79bb      	ldrb	r3, [r7, #6]
 80024b6:	1e5a      	subs	r2, r3, #1
 80024b8:	71ba      	strb	r2, [r7, #6]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1f5      	bne.n	80024aa <mypow+0x16>
	return result;
 80024be:	68fb      	ldr	r3, [r7, #12]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <lcd_show_int_num>:

void lcd_show_int_num(uint16_t x, uint16_t y, uint16_t num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey) {
 80024cc:	b590      	push	{r4, r7, lr}
 80024ce:	b089      	sub	sp, #36	@ 0x24
 80024d0:	af04      	add	r7, sp, #16
 80024d2:	4604      	mov	r4, r0
 80024d4:	4608      	mov	r0, r1
 80024d6:	4611      	mov	r1, r2
 80024d8:	461a      	mov	r2, r3
 80024da:	4623      	mov	r3, r4
 80024dc:	80fb      	strh	r3, [r7, #6]
 80024de:	4603      	mov	r3, r0
 80024e0:	80bb      	strh	r3, [r7, #4]
 80024e2:	460b      	mov	r3, r1
 80024e4:	807b      	strh	r3, [r7, #2]
 80024e6:	4613      	mov	r3, r2
 80024e8:	707b      	strb	r3, [r7, #1]
	uint8_t t, temp;
	uint8_t enshow = 0;
 80024ea:	2300      	movs	r3, #0
 80024ec:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex = sizey / 2;
 80024ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80024f2:	085b      	lsrs	r3, r3, #1
 80024f4:	737b      	strb	r3, [r7, #13]
	for (t = 0; t < len; t++) {
 80024f6:	2300      	movs	r3, #0
 80024f8:	73fb      	strb	r3, [r7, #15]
 80024fa:	e059      	b.n	80025b0 <lcd_show_int_num+0xe4>
		temp = (num / mypow(10, len - t - 1)) % 10;
 80024fc:	887c      	ldrh	r4, [r7, #2]
 80024fe:	787a      	ldrb	r2, [r7, #1]
 8002500:	7bfb      	ldrb	r3, [r7, #15]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	b2db      	uxtb	r3, r3
 8002506:	3b01      	subs	r3, #1
 8002508:	b2db      	uxtb	r3, r3
 800250a:	4619      	mov	r1, r3
 800250c:	200a      	movs	r0, #10
 800250e:	f7ff ffc1 	bl	8002494 <mypow>
 8002512:	4603      	mov	r3, r0
 8002514:	fbb4 f1f3 	udiv	r1, r4, r3
 8002518:	4b2a      	ldr	r3, [pc, #168]	@ (80025c4 <lcd_show_int_num+0xf8>)
 800251a:	fba3 2301 	umull	r2, r3, r3, r1
 800251e:	08da      	lsrs	r2, r3, #3
 8002520:	4613      	mov	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4413      	add	r3, r2
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	1aca      	subs	r2, r1, r3
 800252a:	4613      	mov	r3, r2
 800252c:	733b      	strb	r3, [r7, #12]
		if (enshow == 0 && t < (len - 1)) {
 800252e:	7bbb      	ldrb	r3, [r7, #14]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d121      	bne.n	8002578 <lcd_show_int_num+0xac>
 8002534:	7bfa      	ldrb	r2, [r7, #15]
 8002536:	787b      	ldrb	r3, [r7, #1]
 8002538:	3b01      	subs	r3, #1
 800253a:	429a      	cmp	r2, r3
 800253c:	da1c      	bge.n	8002578 <lcd_show_int_num+0xac>
			if (temp == 0) {
 800253e:	7b3b      	ldrb	r3, [r7, #12]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d117      	bne.n	8002574 <lcd_show_int_num+0xa8>
				lcd_show_char(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	b29a      	uxth	r2, r3
 8002548:	7b7b      	ldrb	r3, [r7, #13]
 800254a:	b29b      	uxth	r3, r3
 800254c:	fb12 f303 	smulbb	r3, r2, r3
 8002550:	b29a      	uxth	r2, r3
 8002552:	88fb      	ldrh	r3, [r7, #6]
 8002554:	4413      	add	r3, r2
 8002556:	b298      	uxth	r0, r3
 8002558:	8c3a      	ldrh	r2, [r7, #32]
 800255a:	88b9      	ldrh	r1, [r7, #4]
 800255c:	2300      	movs	r3, #0
 800255e:	9302      	str	r3, [sp, #8]
 8002560:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002564:	9301      	str	r3, [sp, #4]
 8002566:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	4613      	mov	r3, r2
 800256c:	2220      	movs	r2, #32
 800256e:	f7ff fec1 	bl	80022f4 <lcd_show_char>
				continue;
 8002572:	e01a      	b.n	80025aa <lcd_show_int_num+0xde>
			} else
				enshow = 1;
 8002574:	2301      	movs	r3, #1
 8002576:	73bb      	strb	r3, [r7, #14]

		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8002578:	7bfb      	ldrb	r3, [r7, #15]
 800257a:	b29a      	uxth	r2, r3
 800257c:	7b7b      	ldrb	r3, [r7, #13]
 800257e:	b29b      	uxth	r3, r3
 8002580:	fb12 f303 	smulbb	r3, r2, r3
 8002584:	b29a      	uxth	r2, r3
 8002586:	88fb      	ldrh	r3, [r7, #6]
 8002588:	4413      	add	r3, r2
 800258a:	b298      	uxth	r0, r3
 800258c:	7b3b      	ldrb	r3, [r7, #12]
 800258e:	3330      	adds	r3, #48	@ 0x30
 8002590:	b2da      	uxtb	r2, r3
 8002592:	8c3c      	ldrh	r4, [r7, #32]
 8002594:	88b9      	ldrh	r1, [r7, #4]
 8002596:	2300      	movs	r3, #0
 8002598:	9302      	str	r3, [sp, #8]
 800259a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800259e:	9301      	str	r3, [sp, #4]
 80025a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	4623      	mov	r3, r4
 80025a6:	f7ff fea5 	bl	80022f4 <lcd_show_char>
	for (t = 0; t < len; t++) {
 80025aa:	7bfb      	ldrb	r3, [r7, #15]
 80025ac:	3301      	adds	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
 80025b0:	7bfa      	ldrb	r2, [r7, #15]
 80025b2:	787b      	ldrb	r3, [r7, #1]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d3a1      	bcc.n	80024fc <lcd_show_int_num+0x30>
	}
}
 80025b8:	bf00      	nop
 80025ba:	bf00      	nop
 80025bc:	3714      	adds	r7, #20
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd90      	pop	{r4, r7, pc}
 80025c2:	bf00      	nop
 80025c4:	cccccccd 	.word	0xcccccccd

080025c8 <lcd_set_direction>:
			k++;
		}
	}
}

void lcd_set_direction(uint8_t dir) {
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4603      	mov	r3, r0
 80025d0:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 80025d2:	79fb      	ldrb	r3, [r7, #7]
 80025d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d007      	beq.n	80025ee <lcd_set_direction+0x26>
		lcddev.width = 320;
 80025de:	4b0a      	ldr	r3, [pc, #40]	@ (8002608 <lcd_set_direction+0x40>)
 80025e0:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80025e4:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 80025e6:	4b08      	ldr	r3, [pc, #32]	@ (8002608 <lcd_set_direction+0x40>)
 80025e8:	22f0      	movs	r2, #240	@ 0xf0
 80025ea:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 80025ec:	e006      	b.n	80025fc <lcd_set_direction+0x34>
		lcddev.width = 240;
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <lcd_set_direction+0x40>)
 80025f0:	22f0      	movs	r2, #240	@ 0xf0
 80025f2:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 80025f4:	4b04      	ldr	r3, [pc, #16]	@ (8002608 <lcd_set_direction+0x40>)
 80025f6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80025fa:	805a      	strh	r2, [r3, #2]
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	200001b4 	.word	0x200001b4

0800260c <lcd_init>:

void lcd_init(void) {
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002610:	2200      	movs	r2, #0
 8002612:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002616:	48aa      	ldr	r0, [pc, #680]	@ (80028c0 <lcd_init+0x2b4>)
 8002618:	f001 fa48 	bl	8003aac <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800261c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002620:	f000 fee0 	bl	80033e4 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8002624:	2201      	movs	r2, #1
 8002626:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800262a:	48a5      	ldr	r0, [pc, #660]	@ (80028c0 <lcd_init+0x2b4>)
 800262c:	f001 fa3e 	bl	8003aac <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002630:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002634:	f000 fed6 	bl	80033e4 <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8002638:	2000      	movs	r0, #0
 800263a:	f7ff ffc5 	bl	80025c8 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 800263e:	20d3      	movs	r0, #211	@ 0xd3
 8002640:	f7ff fd90 	bl	8002164 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8002644:	f7ff fdae 	bl	80021a4 <LCD_RD_DATA>
 8002648:	4603      	mov	r3, r0
 800264a:	461a      	mov	r2, r3
 800264c:	4b9d      	ldr	r3, [pc, #628]	@ (80028c4 <lcd_init+0x2b8>)
 800264e:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8002650:	f7ff fda8 	bl	80021a4 <LCD_RD_DATA>
 8002654:	4603      	mov	r3, r0
 8002656:	461a      	mov	r2, r3
 8002658:	4b9a      	ldr	r3, [pc, #616]	@ (80028c4 <lcd_init+0x2b8>)
 800265a:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 800265c:	f7ff fda2 	bl	80021a4 <LCD_RD_DATA>
 8002660:	4603      	mov	r3, r0
 8002662:	461a      	mov	r2, r3
 8002664:	4b97      	ldr	r3, [pc, #604]	@ (80028c4 <lcd_init+0x2b8>)
 8002666:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8002668:	4b96      	ldr	r3, [pc, #600]	@ (80028c4 <lcd_init+0x2b8>)
 800266a:	889b      	ldrh	r3, [r3, #4]
 800266c:	021b      	lsls	r3, r3, #8
 800266e:	b29a      	uxth	r2, r3
 8002670:	4b94      	ldr	r3, [pc, #592]	@ (80028c4 <lcd_init+0x2b8>)
 8002672:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8002674:	f7ff fd96 	bl	80021a4 <LCD_RD_DATA>
 8002678:	4603      	mov	r3, r0
 800267a:	461a      	mov	r2, r3
 800267c:	4b91      	ldr	r3, [pc, #580]	@ (80028c4 <lcd_init+0x2b8>)
 800267e:	889b      	ldrh	r3, [r3, #4]
 8002680:	4313      	orrs	r3, r2
 8002682:	b29a      	uxth	r2, r3
 8002684:	4b8f      	ldr	r3, [pc, #572]	@ (80028c4 <lcd_init+0x2b8>)
 8002686:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8002688:	20cf      	movs	r0, #207	@ 0xcf
 800268a:	f7ff fd6b 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800268e:	2000      	movs	r0, #0
 8002690:	f7ff fd78 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8002694:	20c1      	movs	r0, #193	@ 0xc1
 8002696:	f7ff fd75 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 800269a:	2030      	movs	r0, #48	@ 0x30
 800269c:	f7ff fd72 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 80026a0:	20ed      	movs	r0, #237	@ 0xed
 80026a2:	f7ff fd5f 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 80026a6:	2064      	movs	r0, #100	@ 0x64
 80026a8:	f7ff fd6c 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 80026ac:	2003      	movs	r0, #3
 80026ae:	f7ff fd69 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80026b2:	2012      	movs	r0, #18
 80026b4:	f7ff fd66 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80026b8:	2081      	movs	r0, #129	@ 0x81
 80026ba:	f7ff fd63 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 80026be:	20e8      	movs	r0, #232	@ 0xe8
 80026c0:	f7ff fd50 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 80026c4:	2085      	movs	r0, #133	@ 0x85
 80026c6:	f7ff fd5d 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80026ca:	2010      	movs	r0, #16
 80026cc:	f7ff fd5a 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80026d0:	207a      	movs	r0, #122	@ 0x7a
 80026d2:	f7ff fd57 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80026d6:	20cb      	movs	r0, #203	@ 0xcb
 80026d8:	f7ff fd44 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80026dc:	2039      	movs	r0, #57	@ 0x39
 80026de:	f7ff fd51 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80026e2:	202c      	movs	r0, #44	@ 0x2c
 80026e4:	f7ff fd4e 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80026e8:	2000      	movs	r0, #0
 80026ea:	f7ff fd4b 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 80026ee:	2034      	movs	r0, #52	@ 0x34
 80026f0:	f7ff fd48 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 80026f4:	2002      	movs	r0, #2
 80026f6:	f7ff fd45 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 80026fa:	20f7      	movs	r0, #247	@ 0xf7
 80026fc:	f7ff fd32 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002700:	2020      	movs	r0, #32
 8002702:	f7ff fd3f 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8002706:	20ea      	movs	r0, #234	@ 0xea
 8002708:	f7ff fd2c 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800270c:	2000      	movs	r0, #0
 800270e:	f7ff fd39 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002712:	2000      	movs	r0, #0
 8002714:	f7ff fd36 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002718:	20c0      	movs	r0, #192	@ 0xc0
 800271a:	f7ff fd23 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 800271e:	201b      	movs	r0, #27
 8002720:	f7ff fd30 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002724:	20c1      	movs	r0, #193	@ 0xc1
 8002726:	f7ff fd1d 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 800272a:	2001      	movs	r0, #1
 800272c:	f7ff fd2a 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002730:	20c5      	movs	r0, #197	@ 0xc5
 8002732:	f7ff fd17 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8002736:	2030      	movs	r0, #48	@ 0x30
 8002738:	f7ff fd24 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 800273c:	2030      	movs	r0, #48	@ 0x30
 800273e:	f7ff fd21 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8002742:	20c7      	movs	r0, #199	@ 0xc7
 8002744:	f7ff fd0e 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002748:	20b7      	movs	r0, #183	@ 0xb7
 800274a:	f7ff fd1b 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 800274e:	2036      	movs	r0, #54	@ 0x36
 8002750:	f7ff fd08 	bl	8002164 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8002754:	2008      	movs	r0, #8
 8002756:	f7ff fd15 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 800275a:	203a      	movs	r0, #58	@ 0x3a
 800275c:	f7ff fd02 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8002760:	2055      	movs	r0, #85	@ 0x55
 8002762:	f7ff fd0f 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8002766:	20b1      	movs	r0, #177	@ 0xb1
 8002768:	f7ff fcfc 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800276c:	2000      	movs	r0, #0
 800276e:	f7ff fd09 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8002772:	201a      	movs	r0, #26
 8002774:	f7ff fd06 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8002778:	20b6      	movs	r0, #182	@ 0xb6
 800277a:	f7ff fcf3 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 800277e:	200a      	movs	r0, #10
 8002780:	f7ff fd00 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8002784:	20a2      	movs	r0, #162	@ 0xa2
 8002786:	f7ff fcfd 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 800278a:	20f2      	movs	r0, #242	@ 0xf2
 800278c:	f7ff fcea 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002790:	2000      	movs	r0, #0
 8002792:	f7ff fcf7 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8002796:	2026      	movs	r0, #38	@ 0x26
 8002798:	f7ff fce4 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 800279c:	2001      	movs	r0, #1
 800279e:	f7ff fcf1 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80027a2:	20e0      	movs	r0, #224	@ 0xe0
 80027a4:	f7ff fcde 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80027a8:	200f      	movs	r0, #15
 80027aa:	f7ff fceb 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80027ae:	202a      	movs	r0, #42	@ 0x2a
 80027b0:	f7ff fce8 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80027b4:	2028      	movs	r0, #40	@ 0x28
 80027b6:	f7ff fce5 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80027ba:	2008      	movs	r0, #8
 80027bc:	f7ff fce2 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80027c0:	200e      	movs	r0, #14
 80027c2:	f7ff fcdf 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80027c6:	2008      	movs	r0, #8
 80027c8:	f7ff fcdc 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80027cc:	2054      	movs	r0, #84	@ 0x54
 80027ce:	f7ff fcd9 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80027d2:	20a9      	movs	r0, #169	@ 0xa9
 80027d4:	f7ff fcd6 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80027d8:	2043      	movs	r0, #67	@ 0x43
 80027da:	f7ff fcd3 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80027de:	200a      	movs	r0, #10
 80027e0:	f7ff fcd0 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80027e4:	200f      	movs	r0, #15
 80027e6:	f7ff fccd 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80027ea:	2000      	movs	r0, #0
 80027ec:	f7ff fcca 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80027f0:	2000      	movs	r0, #0
 80027f2:	f7ff fcc7 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80027f6:	2000      	movs	r0, #0
 80027f8:	f7ff fcc4 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80027fc:	2000      	movs	r0, #0
 80027fe:	f7ff fcc1 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8002802:	20e1      	movs	r0, #225	@ 0xe1
 8002804:	f7ff fcae 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002808:	2000      	movs	r0, #0
 800280a:	f7ff fcbb 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 800280e:	2015      	movs	r0, #21
 8002810:	f7ff fcb8 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8002814:	2017      	movs	r0, #23
 8002816:	f7ff fcb5 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 800281a:	2007      	movs	r0, #7
 800281c:	f7ff fcb2 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8002820:	2011      	movs	r0, #17
 8002822:	f7ff fcaf 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8002826:	2006      	movs	r0, #6
 8002828:	f7ff fcac 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 800282c:	202b      	movs	r0, #43	@ 0x2b
 800282e:	f7ff fca9 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8002832:	2056      	movs	r0, #86	@ 0x56
 8002834:	f7ff fca6 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002838:	203c      	movs	r0, #60	@ 0x3c
 800283a:	f7ff fca3 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 800283e:	2005      	movs	r0, #5
 8002840:	f7ff fca0 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002844:	2010      	movs	r0, #16
 8002846:	f7ff fc9d 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800284a:	200f      	movs	r0, #15
 800284c:	f7ff fc9a 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002850:	203f      	movs	r0, #63	@ 0x3f
 8002852:	f7ff fc97 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002856:	203f      	movs	r0, #63	@ 0x3f
 8002858:	f7ff fc94 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800285c:	200f      	movs	r0, #15
 800285e:	f7ff fc91 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8002862:	202b      	movs	r0, #43	@ 0x2b
 8002864:	f7ff fc7e 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002868:	2000      	movs	r0, #0
 800286a:	f7ff fc8b 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800286e:	2000      	movs	r0, #0
 8002870:	f7ff fc88 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8002874:	2001      	movs	r0, #1
 8002876:	f7ff fc85 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 800287a:	203f      	movs	r0, #63	@ 0x3f
 800287c:	f7ff fc82 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8002880:	202a      	movs	r0, #42	@ 0x2a
 8002882:	f7ff fc6f 	bl	8002164 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002886:	2000      	movs	r0, #0
 8002888:	f7ff fc7c 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800288c:	2000      	movs	r0, #0
 800288e:	f7ff fc79 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002892:	2000      	movs	r0, #0
 8002894:	f7ff fc76 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8002898:	20ef      	movs	r0, #239	@ 0xef
 800289a:	f7ff fc73 	bl	8002184 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 800289e:	2011      	movs	r0, #17
 80028a0:	f7ff fc60 	bl	8002164 <LCD_WR_REG>
	HAL_Delay(120);
 80028a4:	2078      	movs	r0, #120	@ 0x78
 80028a6:	f000 fd9d 	bl	80033e4 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 80028aa:	2029      	movs	r0, #41	@ 0x29
 80028ac:	f7ff fc5a 	bl	8002164 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80028b0:	2201      	movs	r2, #1
 80028b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028b6:	4804      	ldr	r0, [pc, #16]	@ (80028c8 <lcd_init+0x2bc>)
 80028b8:	f001 f8f8 	bl	8003aac <HAL_GPIO_WritePin>
}
 80028bc:	bf00      	nop
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40020800 	.word	0x40020800
 80028c4:	200001b4 	.word	0x200001b4
 80028c8:	40020000 	.word	0x40020000

080028cc <lcd_show_string>:
		}
	}
}

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 80028cc:	b590      	push	{r4, r7, lr}
 80028ce:	b08b      	sub	sp, #44	@ 0x2c
 80028d0:	af04      	add	r7, sp, #16
 80028d2:	60ba      	str	r2, [r7, #8]
 80028d4:	461a      	mov	r2, r3
 80028d6:	4603      	mov	r3, r0
 80028d8:	81fb      	strh	r3, [r7, #14]
 80028da:	460b      	mov	r3, r1
 80028dc:	81bb      	strh	r3, [r7, #12]
 80028de:	4613      	mov	r3, r2
 80028e0:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 80028e2:	89fb      	ldrh	r3, [r7, #14]
 80028e4:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 80028e6:	2300      	movs	r3, #0
 80028e8:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 80028ea:	e048      	b.n	800297e <lcd_show_string+0xb2>
		if (!bHz) {
 80028ec:	7dfb      	ldrb	r3, [r7, #23]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d145      	bne.n	800297e <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 80028f2:	89fa      	ldrh	r2, [r7, #14]
 80028f4:	4b26      	ldr	r3, [pc, #152]	@ (8002990 <lcd_show_string+0xc4>)
 80028f6:	881b      	ldrh	r3, [r3, #0]
 80028f8:	4619      	mov	r1, r3
 80028fa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80028fe:	085b      	lsrs	r3, r3, #1
 8002900:	b2db      	uxtb	r3, r3
 8002902:	1acb      	subs	r3, r1, r3
 8002904:	429a      	cmp	r2, r3
 8002906:	dc3f      	bgt.n	8002988 <lcd_show_string+0xbc>
 8002908:	89ba      	ldrh	r2, [r7, #12]
 800290a:	4b21      	ldr	r3, [pc, #132]	@ (8002990 <lcd_show_string+0xc4>)
 800290c:	885b      	ldrh	r3, [r3, #2]
 800290e:	4619      	mov	r1, r3
 8002910:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002914:	1acb      	subs	r3, r1, r3
 8002916:	429a      	cmp	r2, r3
 8002918:	dc36      	bgt.n	8002988 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	781b      	ldrb	r3, [r3, #0]
 800291e:	2b80      	cmp	r3, #128	@ 0x80
 8002920:	d902      	bls.n	8002928 <lcd_show_string+0x5c>
				bHz = 1;
 8002922:	2301      	movs	r3, #1
 8002924:	75fb      	strb	r3, [r7, #23]
 8002926:	e02a      	b.n	800297e <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	2b0d      	cmp	r3, #13
 800292e:	d10b      	bne.n	8002948 <lcd_show_string+0x7c>
					y += sizey;
 8002930:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002934:	b29a      	uxth	r2, r3
 8002936:	89bb      	ldrh	r3, [r7, #12]
 8002938:	4413      	add	r3, r2
 800293a:	81bb      	strh	r3, [r7, #12]
					x = x0;
 800293c:	8abb      	ldrh	r3, [r7, #20]
 800293e:	81fb      	strh	r3, [r7, #14]
					str++;
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	3301      	adds	r3, #1
 8002944:	60bb      	str	r3, [r7, #8]
 8002946:	e017      	b.n	8002978 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	781a      	ldrb	r2, [r3, #0]
 800294c:	88fc      	ldrh	r4, [r7, #6]
 800294e:	89b9      	ldrh	r1, [r7, #12]
 8002950:	89f8      	ldrh	r0, [r7, #14]
 8002952:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002956:	9302      	str	r3, [sp, #8]
 8002958:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800295c:	9301      	str	r3, [sp, #4]
 800295e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	4623      	mov	r3, r4
 8002964:	f7ff fcc6 	bl	80022f4 <lcd_show_char>
					x += sizey / 2;
 8002968:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800296c:	085b      	lsrs	r3, r3, #1
 800296e:	b2db      	uxtb	r3, r3
 8002970:	461a      	mov	r2, r3
 8002972:	89fb      	ldrh	r3, [r7, #14]
 8002974:	4413      	add	r3, r2
 8002976:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	3301      	adds	r3, #1
 800297c:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d1b2      	bne.n	80028ec <lcd_show_string+0x20>
 8002986:	e000      	b.n	800298a <lcd_show_string+0xbe>
				return;
 8002988:	bf00      	nop
			}
		}
	}
}
 800298a:	371c      	adds	r7, #28
 800298c:	46bd      	mov	sp, r7
 800298e:	bd90      	pop	{r4, r7, pc}
 8002990:	200001b4 	.word	0x200001b4

08002994 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002998:	f000 fcb2 	bl	8003300 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800299c:	f000 f812 	bl	80029c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029a0:	f7fe f9fc 	bl	8000d9c <MX_GPIO_Init>
  MX_SPI1_Init();
 80029a4:	f000 f9ec 	bl	8002d80 <MX_SPI1_Init>
  MX_TIM2_Init();
 80029a8:	f000 fae6 	bl	8002f78 <MX_TIM2_Init>
  MX_FSMC_Init();
 80029ac:	f7fe f926 	bl	8000bfc <MX_FSMC_Init>
  MX_USART1_UART_Init();
 80029b0:	f000 fbc2 	bl	8003138 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80029b4:	f7fe faea 	bl	8000f8c <MX_I2C1_Init>
  // timerInit(0, 100, 100, ds3231_ReadTime);
  // timerInit(1, 50, 50, buttonScan);
  // timerInit(2, 200, 200, displayTime);
  // lcd_clear(BLACK);

  initLab4();
 80029b8:	f7fe fb5e 	bl	8001078 <initLab4>
  //  // Xóa cờ cũ (nếu có)

  while (1)
  {
    /* USER CODE END WHILE */
    doTask();
 80029bc:	f000 f8c2 	bl	8002b44 <doTask>
 80029c0:	e7fc      	b.n	80029bc <main+0x28>
	...

080029c4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b094      	sub	sp, #80	@ 0x50
 80029c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029ca:	f107 0320 	add.w	r3, r7, #32
 80029ce:	2230      	movs	r2, #48	@ 0x30
 80029d0:	2100      	movs	r1, #0
 80029d2:	4618      	mov	r0, r3
 80029d4:	f005 f80c 	bl	80079f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029d8:	f107 030c 	add.w	r3, r7, #12
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]
 80029e0:	605a      	str	r2, [r3, #4]
 80029e2:	609a      	str	r2, [r3, #8]
 80029e4:	60da      	str	r2, [r3, #12]
 80029e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029e8:	2300      	movs	r3, #0
 80029ea:	60bb      	str	r3, [r7, #8]
 80029ec:	4b28      	ldr	r3, [pc, #160]	@ (8002a90 <SystemClock_Config+0xcc>)
 80029ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f0:	4a27      	ldr	r2, [pc, #156]	@ (8002a90 <SystemClock_Config+0xcc>)
 80029f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80029f8:	4b25      	ldr	r3, [pc, #148]	@ (8002a90 <SystemClock_Config+0xcc>)
 80029fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a00:	60bb      	str	r3, [r7, #8]
 8002a02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a04:	2300      	movs	r3, #0
 8002a06:	607b      	str	r3, [r7, #4]
 8002a08:	4b22      	ldr	r3, [pc, #136]	@ (8002a94 <SystemClock_Config+0xd0>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a21      	ldr	r2, [pc, #132]	@ (8002a94 <SystemClock_Config+0xd0>)
 8002a0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a12:	6013      	str	r3, [r2, #0]
 8002a14:	4b1f      	ldr	r3, [pc, #124]	@ (8002a94 <SystemClock_Config+0xd0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a1c:	607b      	str	r3, [r7, #4]
 8002a1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a20:	2302      	movs	r3, #2
 8002a22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a24:	2301      	movs	r3, #1
 8002a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a28:	2310      	movs	r3, #16
 8002a2a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a30:	2300      	movs	r3, #0
 8002a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002a34:	2308      	movs	r3, #8
 8002a36:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002a38:	23a8      	movs	r3, #168	@ 0xa8
 8002a3a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002a40:	2304      	movs	r3, #4
 8002a42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a44:	f107 0320 	add.w	r3, r7, #32
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f002 f99b 	bl	8004d84 <HAL_RCC_OscConfig>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002a54:	f000 f820 	bl	8002a98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a58:	230f      	movs	r3, #15
 8002a5a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a60:	2300      	movs	r3, #0
 8002a62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a64:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002a68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002a6a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002a6e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a70:	f107 030c 	add.w	r3, r7, #12
 8002a74:	2105      	movs	r1, #5
 8002a76:	4618      	mov	r0, r3
 8002a78:	f002 fbfc 	bl	8005274 <HAL_RCC_ClockConfig>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002a82:	f000 f809 	bl	8002a98 <Error_Handler>
  }
}
 8002a86:	bf00      	nop
 8002a88:	3750      	adds	r7, #80	@ 0x50
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40023800 	.word	0x40023800
 8002a94:	40007000 	.word	0x40007000

08002a98 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a9c:	b672      	cpsid	i
}
 8002a9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002aa0:	bf00      	nop
 8002aa2:	e7fd      	b.n	8002aa0 <Error_Handler+0x8>

08002aa4 <timer2Init>:
 * @return None
 */
/*Function -----------------------------------------------------*/

void timer2Init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002aa8:	4802      	ldr	r0, [pc, #8]	@ (8002ab4 <timer2Init+0x10>)
 8002aaa:	f003 fb29 	bl	8006100 <HAL_TIM_Base_Start_IT>
}
 8002aae:	bf00      	nop
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000294 	.word	0x20000294

08002ab8 <timerInit>:

/**
 * @brief	Init time
 * */
void timerInit(uint8_t index, uint16_t period, uint16_t counter, void (*callback)(void))
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	607b      	str	r3, [r7, #4]
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	73fb      	strb	r3, [r7, #15]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	81bb      	strh	r3, [r7, #12]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	817b      	strh	r3, [r7, #10]

	if (index < MAX_TASK && index >= 0)
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	2b09      	cmp	r3, #9
 8002ad0:	d830      	bhi.n	8002b34 <timerInit+0x7c>
	{
		task[index].period = period;
 8002ad2:	7bfa      	ldrb	r2, [r7, #15]
 8002ad4:	491a      	ldr	r1, [pc, #104]	@ (8002b40 <timerInit+0x88>)
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	4413      	add	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	440b      	add	r3, r1
 8002ae0:	89ba      	ldrh	r2, [r7, #12]
 8002ae2:	801a      	strh	r2, [r3, #0]
		task[index].counter = counter;
 8002ae4:	7bfa      	ldrb	r2, [r7, #15]
 8002ae6:	4916      	ldr	r1, [pc, #88]	@ (8002b40 <timerInit+0x88>)
 8002ae8:	4613      	mov	r3, r2
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	4413      	add	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	440b      	add	r3, r1
 8002af2:	3302      	adds	r3, #2
 8002af4:	897a      	ldrh	r2, [r7, #10]
 8002af6:	801a      	strh	r2, [r3, #0]
		task[index].callback = callback;
 8002af8:	7bfa      	ldrb	r2, [r7, #15]
 8002afa:	4911      	ldr	r1, [pc, #68]	@ (8002b40 <timerInit+0x88>)
 8002afc:	4613      	mov	r3, r2
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	4413      	add	r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	440b      	add	r3, r1
 8002b06:	3308      	adds	r3, #8
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	601a      	str	r2, [r3, #0]
		task[index].active = 1;
 8002b0c:	7bfa      	ldrb	r2, [r7, #15]
 8002b0e:	490c      	ldr	r1, [pc, #48]	@ (8002b40 <timerInit+0x88>)
 8002b10:	4613      	mov	r3, r2
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	4413      	add	r3, r2
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	440b      	add	r3, r1
 8002b1a:	3304      	adds	r3, #4
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	701a      	strb	r2, [r3, #0]
		task[index].flag = 0;
 8002b20:	7bfa      	ldrb	r2, [r7, #15]
 8002b22:	4907      	ldr	r1, [pc, #28]	@ (8002b40 <timerInit+0x88>)
 8002b24:	4613      	mov	r3, r2
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	4413      	add	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	440b      	add	r3, r1
 8002b2e:	3305      	adds	r3, #5
 8002b30:	2200      	movs	r2, #0
 8002b32:	701a      	strb	r2, [r3, #0]
	}
}
 8002b34:	bf00      	nop
 8002b36:	3714      	adds	r7, #20
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr
 8002b40:	200001c0 	.word	0x200001c0

08002b44 <doTask>:

/** @brief do task with flag
 * */
void doTask()
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0

	if (globalFlag)
 8002b4a:	4b24      	ldr	r3, [pc, #144]	@ (8002bdc <doTask+0x98>)
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d03d      	beq.n	8002bce <doTask+0x8a>
	{
		for (uint8_t i = 0; i < MAX_TASK; i++)
 8002b52:	2300      	movs	r3, #0
 8002b54:	71fb      	strb	r3, [r7, #7]
 8002b56:	e037      	b.n	8002bc8 <doTask+0x84>
		{
			if (task[i].flag & task[i].active)
 8002b58:	79fa      	ldrb	r2, [r7, #7]
 8002b5a:	4921      	ldr	r1, [pc, #132]	@ (8002be0 <doTask+0x9c>)
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	4413      	add	r3, r2
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	440b      	add	r3, r1
 8002b66:	3305      	adds	r3, #5
 8002b68:	7819      	ldrb	r1, [r3, #0]
 8002b6a:	79fa      	ldrb	r2, [r7, #7]
 8002b6c:	481c      	ldr	r0, [pc, #112]	@ (8002be0 <doTask+0x9c>)
 8002b6e:	4613      	mov	r3, r2
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	4413      	add	r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	4403      	add	r3, r0
 8002b78:	3304      	adds	r3, #4
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	400b      	ands	r3, r1
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d01e      	beq.n	8002bc2 <doTask+0x7e>
			{
				if (task[i].callback != NULL)
 8002b84:	79fa      	ldrb	r2, [r7, #7]
 8002b86:	4916      	ldr	r1, [pc, #88]	@ (8002be0 <doTask+0x9c>)
 8002b88:	4613      	mov	r3, r2
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	4413      	add	r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	440b      	add	r3, r1
 8002b92:	3308      	adds	r3, #8
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d009      	beq.n	8002bae <doTask+0x6a>
					task[i].callback();
 8002b9a:	79fa      	ldrb	r2, [r7, #7]
 8002b9c:	4910      	ldr	r1, [pc, #64]	@ (8002be0 <doTask+0x9c>)
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	4413      	add	r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	440b      	add	r3, r1
 8002ba8:	3308      	adds	r3, #8
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4798      	blx	r3
				task[i].flag = 0;
 8002bae:	79fa      	ldrb	r2, [r7, #7]
 8002bb0:	490b      	ldr	r1, [pc, #44]	@ (8002be0 <doTask+0x9c>)
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	005b      	lsls	r3, r3, #1
 8002bb6:	4413      	add	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	440b      	add	r3, r1
 8002bbc:	3305      	adds	r3, #5
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < MAX_TASK; i++)
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	71fb      	strb	r3, [r7, #7]
 8002bc8:	79fb      	ldrb	r3, [r7, #7]
 8002bca:	2b09      	cmp	r3, #9
 8002bcc:	d9c4      	bls.n	8002b58 <doTask+0x14>
			}
		}
		//		task0.callback();
		//		task0.flag=0;
	}
	globalFlag = 0;
 8002bce:	4b03      	ldr	r3, [pc, #12]	@ (8002bdc <doTask+0x98>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	701a      	strb	r2, [r3, #0]
}
 8002bd4:	bf00      	nop
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	20000238 	.word	0x20000238
 8002be0:	200001c0 	.word	0x200001c0

08002be4 <disableTask>:

void disableTask(uint8_t pos)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	4603      	mov	r3, r0
 8002bec:	71fb      	strb	r3, [r7, #7]
	if (pos < MAX_TASK && pos >= 0)
 8002bee:	79fb      	ldrb	r3, [r7, #7]
 8002bf0:	2b09      	cmp	r3, #9
 8002bf2:	d809      	bhi.n	8002c08 <disableTask+0x24>
	{
		task[pos].active = 0;
 8002bf4:	79fa      	ldrb	r2, [r7, #7]
 8002bf6:	4907      	ldr	r1, [pc, #28]	@ (8002c14 <disableTask+0x30>)
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	4413      	add	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	440b      	add	r3, r1
 8002c02:	3304      	adds	r3, #4
 8002c04:	2200      	movs	r2, #0
 8002c06:	701a      	strb	r2, [r3, #0]
	}
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	200001c0 	.word	0x200001c0

08002c18 <enableTask>:
void enableTask(uint8_t pos)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	4603      	mov	r3, r0
 8002c20:	71fb      	strb	r3, [r7, #7]
	if (pos < MAX_TASK && pos >= 0)
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	2b09      	cmp	r3, #9
 8002c26:	d809      	bhi.n	8002c3c <enableTask+0x24>
	{
		task[pos].active = 1;
 8002c28:	79fa      	ldrb	r2, [r7, #7]
 8002c2a:	4907      	ldr	r1, [pc, #28]	@ (8002c48 <enableTask+0x30>)
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	4413      	add	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	3304      	adds	r3, #4
 8002c38:	2201      	movs	r2, #1
 8002c3a:	701a      	strb	r2, [r3, #0]
	}
}
 8002c3c:	bf00      	nop
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr
 8002c48:	200001c0 	.word	0x200001c0

08002c4c <HAL_TIM_PeriodElapsedCallback>:
 * @param  	htim TIM Base handle
 * @note	This callback function is called by default
 * @retval 	None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c5c:	d17f      	bne.n	8002d5e <HAL_TIM_PeriodElapsedCallback+0x112>
	{
		if (timer2Count > 0)
 8002c5e:	4b43      	ldr	r3, [pc, #268]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c60:	881b      	ldrh	r3, [r3, #0]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d010      	beq.n	8002c88 <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			timer2Count--;
 8002c66:	4b41      	ldr	r3, [pc, #260]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c68:	881b      	ldrh	r3, [r3, #0]
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	b29a      	uxth	r2, r3
 8002c6e:	4b3f      	ldr	r3, [pc, #252]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c70:	801a      	strh	r2, [r3, #0]
			if (timer2Count == 0)
 8002c72:	4b3e      	ldr	r3, [pc, #248]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c74:	881b      	ldrh	r3, [r3, #0]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d106      	bne.n	8002c88 <HAL_TIM_PeriodElapsedCallback+0x3c>
			{
				timer2Flag = 1;
 8002c7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d70 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	701a      	strb	r2, [r3, #0]
				timer2Count = timer2Mul;
 8002c80:	4b3c      	ldr	r3, [pc, #240]	@ (8002d74 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002c82:	881a      	ldrh	r2, [r3, #0]
 8002c84:	4b39      	ldr	r3, [pc, #228]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c86:	801a      	strh	r2, [r3, #0]
			}
		}
		for (uint8_t i = 0; i < MAX_TASK; i++)
 8002c88:	2300      	movs	r3, #0
 8002c8a:	73fb      	strb	r3, [r7, #15]
 8002c8c:	e064      	b.n	8002d58 <HAL_TIM_PeriodElapsedCallback+0x10c>
		{
			if (task[i].active == 0)
 8002c8e:	7bfa      	ldrb	r2, [r7, #15]
 8002c90:	4939      	ldr	r1, [pc, #228]	@ (8002d78 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002c92:	4613      	mov	r3, r2
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	4413      	add	r3, r2
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	440b      	add	r3, r1
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d055      	beq.n	8002d50 <HAL_TIM_PeriodElapsedCallback+0x104>
				continue;
			task[i].counter -= 1;
 8002ca4:	7bfa      	ldrb	r2, [r7, #15]
 8002ca6:	4934      	ldr	r1, [pc, #208]	@ (8002d78 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002ca8:	4613      	mov	r3, r2
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	4413      	add	r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	440b      	add	r3, r1
 8002cb2:	3302      	adds	r3, #2
 8002cb4:	881b      	ldrh	r3, [r3, #0]
 8002cb6:	7bfa      	ldrb	r2, [r7, #15]
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	b298      	uxth	r0, r3
 8002cbc:	492e      	ldr	r1, [pc, #184]	@ (8002d78 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	4413      	add	r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	440b      	add	r3, r1
 8002cc8:	3302      	adds	r3, #2
 8002cca:	4602      	mov	r2, r0
 8002ccc:	801a      	strh	r2, [r3, #0]
			if (task[i].counter <= 0 && task[i].period > 0)
 8002cce:	7bfa      	ldrb	r2, [r7, #15]
 8002cd0:	4929      	ldr	r1, [pc, #164]	@ (8002d78 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	4413      	add	r3, r2
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	440b      	add	r3, r1
 8002cdc:	3302      	adds	r3, #2
 8002cde:	881b      	ldrh	r3, [r3, #0]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d136      	bne.n	8002d52 <HAL_TIM_PeriodElapsedCallback+0x106>
 8002ce4:	7bfa      	ldrb	r2, [r7, #15]
 8002ce6:	4924      	ldr	r1, [pc, #144]	@ (8002d78 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002ce8:	4613      	mov	r3, r2
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	4413      	add	r3, r2
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	440b      	add	r3, r1
 8002cf2:	881b      	ldrh	r3, [r3, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d02c      	beq.n	8002d52 <HAL_TIM_PeriodElapsedCallback+0x106>
			{
				task[i].counter = task[i].period;
 8002cf8:	7bf9      	ldrb	r1, [r7, #15]
 8002cfa:	7bfa      	ldrb	r2, [r7, #15]
 8002cfc:	481e      	ldr	r0, [pc, #120]	@ (8002d78 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002cfe:	460b      	mov	r3, r1
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	440b      	add	r3, r1
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	4403      	add	r3, r0
 8002d08:	8818      	ldrh	r0, [r3, #0]
 8002d0a:	491b      	ldr	r1, [pc, #108]	@ (8002d78 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	4413      	add	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	440b      	add	r3, r1
 8002d16:	3302      	adds	r3, #2
 8002d18:	4602      	mov	r2, r0
 8002d1a:	801a      	strh	r2, [r3, #0]
				task[i].flag = 1;
 8002d1c:	7bfa      	ldrb	r2, [r7, #15]
 8002d1e:	4916      	ldr	r1, [pc, #88]	@ (8002d78 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002d20:	4613      	mov	r3, r2
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	4413      	add	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	3305      	adds	r3, #5
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	701a      	strb	r2, [r3, #0]
				globalFlag = globalFlag | task[i].flag;
 8002d30:	7bfa      	ldrb	r2, [r7, #15]
 8002d32:	4911      	ldr	r1, [pc, #68]	@ (8002d78 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002d34:	4613      	mov	r3, r2
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	4413      	add	r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	3305      	adds	r3, #5
 8002d40:	781a      	ldrb	r2, [r3, #0]
 8002d42:	4b0e      	ldr	r3, [pc, #56]	@ (8002d7c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	b2da      	uxtb	r2, r3
 8002d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002d7c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002d4c:	701a      	strb	r2, [r3, #0]
 8002d4e:	e000      	b.n	8002d52 <HAL_TIM_PeriodElapsedCallback+0x106>
				continue;
 8002d50:	bf00      	nop
		for (uint8_t i = 0; i < MAX_TASK; i++)
 8002d52:	7bfb      	ldrb	r3, [r7, #15]
 8002d54:	3301      	adds	r3, #1
 8002d56:	73fb      	strb	r3, [r7, #15]
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
 8002d5a:	2b09      	cmp	r3, #9
 8002d5c:	d997      	bls.n	8002c8e <HAL_TIM_PeriodElapsedCallback+0x42>
		//			task0.flag=1;
		//			task0.counter=task0.period;
		//			globalFlag=task0.flag;
		//		}
	}
}
 8002d5e:	bf00      	nop
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	200001bc 	.word	0x200001bc
 8002d70:	200001ba 	.word	0x200001ba
 8002d74:	200001be 	.word	0x200001be
 8002d78:	200001c0 	.word	0x200001c0
 8002d7c:	20000238 	.word	0x20000238

08002d80 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002d84:	4b17      	ldr	r3, [pc, #92]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002d86:	4a18      	ldr	r2, [pc, #96]	@ (8002de8 <MX_SPI1_Init+0x68>)
 8002d88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d8a:	4b16      	ldr	r3, [pc, #88]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002d8c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d92:	4b14      	ldr	r3, [pc, #80]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d98:	4b12      	ldr	r3, [pc, #72]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d9e:	4b11      	ldr	r3, [pc, #68]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002da4:	4b0f      	ldr	r3, [pc, #60]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002daa:	4b0e      	ldr	r3, [pc, #56]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002dac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002db0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002db2:	4b0c      	ldr	r3, [pc, #48]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002db8:	4b0a      	ldr	r3, [pc, #40]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002dbe:	4b09      	ldr	r3, [pc, #36]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dc4:	4b07      	ldr	r3, [pc, #28]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002dca:	4b06      	ldr	r3, [pc, #24]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002dcc:	220a      	movs	r2, #10
 8002dce:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002dd0:	4804      	ldr	r0, [pc, #16]	@ (8002de4 <MX_SPI1_Init+0x64>)
 8002dd2:	f002 fc6f 	bl	80056b4 <HAL_SPI_Init>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002ddc:	f7ff fe5c 	bl	8002a98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002de0:	bf00      	nop
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	2000023c 	.word	0x2000023c
 8002de8:	40013000 	.word	0x40013000

08002dec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b08a      	sub	sp, #40	@ 0x28
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df4:	f107 0314 	add.w	r3, r7, #20
 8002df8:	2200      	movs	r2, #0
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	605a      	str	r2, [r3, #4]
 8002dfe:	609a      	str	r2, [r3, #8]
 8002e00:	60da      	str	r2, [r3, #12]
 8002e02:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a19      	ldr	r2, [pc, #100]	@ (8002e70 <HAL_SPI_MspInit+0x84>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d12b      	bne.n	8002e66 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	613b      	str	r3, [r7, #16]
 8002e12:	4b18      	ldr	r3, [pc, #96]	@ (8002e74 <HAL_SPI_MspInit+0x88>)
 8002e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e16:	4a17      	ldr	r2, [pc, #92]	@ (8002e74 <HAL_SPI_MspInit+0x88>)
 8002e18:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e1e:	4b15      	ldr	r3, [pc, #84]	@ (8002e74 <HAL_SPI_MspInit+0x88>)
 8002e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e26:	613b      	str	r3, [r7, #16]
 8002e28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	60fb      	str	r3, [r7, #12]
 8002e2e:	4b11      	ldr	r3, [pc, #68]	@ (8002e74 <HAL_SPI_MspInit+0x88>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e32:	4a10      	ldr	r2, [pc, #64]	@ (8002e74 <HAL_SPI_MspInit+0x88>)
 8002e34:	f043 0302 	orr.w	r3, r3, #2
 8002e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002e74 <HAL_SPI_MspInit+0x88>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3e:	f003 0302 	and.w	r3, r3, #2
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002e46:	2338      	movs	r3, #56	@ 0x38
 8002e48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e52:	2303      	movs	r3, #3
 8002e54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e56:	2305      	movs	r3, #5
 8002e58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e5a:	f107 0314 	add.w	r3, r7, #20
 8002e5e:	4619      	mov	r1, r3
 8002e60:	4805      	ldr	r0, [pc, #20]	@ (8002e78 <HAL_SPI_MspInit+0x8c>)
 8002e62:	f000 fc87 	bl	8003774 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002e66:	bf00      	nop
 8002e68:	3728      	adds	r7, #40	@ 0x28
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40013000 	.word	0x40013000
 8002e74:	40023800 	.word	0x40023800
 8002e78:	40020400 	.word	0x40020400

08002e7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e82:	2300      	movs	r3, #0
 8002e84:	607b      	str	r3, [r7, #4]
 8002e86:	4b10      	ldr	r3, [pc, #64]	@ (8002ec8 <HAL_MspInit+0x4c>)
 8002e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8a:	4a0f      	ldr	r2, [pc, #60]	@ (8002ec8 <HAL_MspInit+0x4c>)
 8002e8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e90:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e92:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec8 <HAL_MspInit+0x4c>)
 8002e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e9a:	607b      	str	r3, [r7, #4]
 8002e9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	603b      	str	r3, [r7, #0]
 8002ea2:	4b09      	ldr	r3, [pc, #36]	@ (8002ec8 <HAL_MspInit+0x4c>)
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea6:	4a08      	ldr	r2, [pc, #32]	@ (8002ec8 <HAL_MspInit+0x4c>)
 8002ea8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eac:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eae:	4b06      	ldr	r3, [pc, #24]	@ (8002ec8 <HAL_MspInit+0x4c>)
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb6:	603b      	str	r3, [r7, #0]
 8002eb8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	40023800 	.word	0x40023800

08002ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ed0:	bf00      	nop
 8002ed2:	e7fd      	b.n	8002ed0 <NMI_Handler+0x4>

08002ed4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ed8:	bf00      	nop
 8002eda:	e7fd      	b.n	8002ed8 <HardFault_Handler+0x4>

08002edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ee0:	bf00      	nop
 8002ee2:	e7fd      	b.n	8002ee0 <MemManage_Handler+0x4>

08002ee4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ee8:	bf00      	nop
 8002eea:	e7fd      	b.n	8002ee8 <BusFault_Handler+0x4>

08002eec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ef0:	bf00      	nop
 8002ef2:	e7fd      	b.n	8002ef0 <UsageFault_Handler+0x4>

08002ef4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr

08002f02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f02:	b480      	push	{r7}
 8002f04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f06:	bf00      	nop
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f14:	bf00      	nop
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr

08002f1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f22:	f000 fa3f 	bl	80033a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f26:	bf00      	nop
 8002f28:	bd80      	pop	{r7, pc}
	...

08002f2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002f30:	4802      	ldr	r0, [pc, #8]	@ (8002f3c <TIM2_IRQHandler+0x10>)
 8002f32:	f003 f955 	bl	80061e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002f36:	bf00      	nop
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	20000294 	.word	0x20000294

08002f40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002f44:	4802      	ldr	r0, [pc, #8]	@ (8002f50 <USART1_IRQHandler+0x10>)
 8002f46:	f003 fd71 	bl	8006a2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002f4a:	bf00      	nop
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	20000348 	.word	0x20000348

08002f54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f58:	4b06      	ldr	r3, [pc, #24]	@ (8002f74 <SystemInit+0x20>)
 8002f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f5e:	4a05      	ldr	r2, [pc, #20]	@ (8002f74 <SystemInit+0x20>)
 8002f60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f68:	bf00      	nop
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	e000ed00 	.word	0xe000ed00

08002f78 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f7e:	f107 0308 	add.w	r3, r7, #8
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
 8002f86:	605a      	str	r2, [r3, #4]
 8002f88:	609a      	str	r2, [r3, #8]
 8002f8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f8c:	463b      	mov	r3, r7
 8002f8e:	2200      	movs	r2, #0
 8002f90:	601a      	str	r2, [r3, #0]
 8002f92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f94:	4b1d      	ldr	r3, [pc, #116]	@ (800300c <MX_TIM2_Init+0x94>)
 8002f96:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002f9a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002f9c:	4b1b      	ldr	r3, [pc, #108]	@ (800300c <MX_TIM2_Init+0x94>)
 8002f9e:	f240 3247 	movw	r2, #839	@ 0x347
 8002fa2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fa4:	4b19      	ldr	r3, [pc, #100]	@ (800300c <MX_TIM2_Init+0x94>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002faa:	4b18      	ldr	r3, [pc, #96]	@ (800300c <MX_TIM2_Init+0x94>)
 8002fac:	2263      	movs	r2, #99	@ 0x63
 8002fae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fb0:	4b16      	ldr	r3, [pc, #88]	@ (800300c <MX_TIM2_Init+0x94>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fb6:	4b15      	ldr	r3, [pc, #84]	@ (800300c <MX_TIM2_Init+0x94>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002fbc:	4813      	ldr	r0, [pc, #76]	@ (800300c <MX_TIM2_Init+0x94>)
 8002fbe:	f003 f84f 	bl	8006060 <HAL_TIM_Base_Init>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002fc8:	f7ff fd66 	bl	8002a98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fcc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fd0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002fd2:	f107 0308 	add.w	r3, r7, #8
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	480c      	ldr	r0, [pc, #48]	@ (800300c <MX_TIM2_Init+0x94>)
 8002fda:	f003 f9f1 	bl	80063c0 <HAL_TIM_ConfigClockSource>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002fe4:	f7ff fd58 	bl	8002a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fec:	2300      	movs	r3, #0
 8002fee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ff0:	463b      	mov	r3, r7
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	4805      	ldr	r0, [pc, #20]	@ (800300c <MX_TIM2_Init+0x94>)
 8002ff6:	f003 fc13 	bl	8006820 <HAL_TIMEx_MasterConfigSynchronization>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d001      	beq.n	8003004 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003000:	f7ff fd4a 	bl	8002a98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003004:	bf00      	nop
 8003006:	3718      	adds	r7, #24
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	20000294 	.word	0x20000294

08003010 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003020:	d115      	bne.n	800304e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	60fb      	str	r3, [r7, #12]
 8003026:	4b0c      	ldr	r3, [pc, #48]	@ (8003058 <HAL_TIM_Base_MspInit+0x48>)
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	4a0b      	ldr	r2, [pc, #44]	@ (8003058 <HAL_TIM_Base_MspInit+0x48>)
 800302c:	f043 0301 	orr.w	r3, r3, #1
 8003030:	6413      	str	r3, [r2, #64]	@ 0x40
 8003032:	4b09      	ldr	r3, [pc, #36]	@ (8003058 <HAL_TIM_Base_MspInit+0x48>)
 8003034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	60fb      	str	r3, [r7, #12]
 800303c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800303e:	2200      	movs	r2, #0
 8003040:	2100      	movs	r1, #0
 8003042:	201c      	movs	r0, #28
 8003044:	f000 facd 	bl	80035e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003048:	201c      	movs	r0, #28
 800304a:	f000 fae6 	bl	800361a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800304e:	bf00      	nop
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40023800 	.word	0x40023800

0800305c <HAL_UART_RxCpltCallback>:
	int len = sprintf((char *)msg, "%lu.%02lu", num / 100, num % 100);
	HAL_UART_Transmit(&huart1, msg, len, 10);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a06      	ldr	r2, [pc, #24]	@ (8003084 <HAL_UART_RxCpltCallback+0x28>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d106      	bne.n	800307c <HAL_UART_RxCpltCallback+0x20>
	{
		// rs232 isr
		// This is a simple echo-back
//		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);

		 fsm_uart();
 800306e:	f000 f80f 	bl	8003090 <fsm_uart>
		// Re-arm the receive interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8003072:	2201      	movs	r2, #1
 8003074:	4904      	ldr	r1, [pc, #16]	@ (8003088 <HAL_UART_RxCpltCallback+0x2c>)
 8003076:	4805      	ldr	r0, [pc, #20]	@ (800308c <HAL_UART_RxCpltCallback+0x30>)
 8003078:	f003 fcb2 	bl	80069e0 <HAL_UART_Receive_IT>
	}
}
 800307c:	bf00      	nop
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	40011000 	.word	0x40011000
 8003088:	20000340 	.word	0x20000340
 800308c:	20000348 	.word	0x20000348

08003090 <fsm_uart>:
	{
		msg[i] = 0;
	}
}
void fsm_uart(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
	switch (bufferState)
 8003094:	4b23      	ldr	r3, [pc, #140]	@ (8003124 <fsm_uart+0x94>)
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d002      	beq.n	80030a2 <fsm_uart+0x12>
 800309c:	2b01      	cmp	r3, #1
 800309e:	d00b      	beq.n	80030b8 <fsm_uart+0x28>
 80030a0:	e033      	b.n	800310a <fsm_uart+0x7a>
	{
	case STANDBY:
		// Đợi ký tự bắt đầu '#'
		if (receive_buffer1 == '#')
 80030a2:	4b21      	ldr	r3, [pc, #132]	@ (8003128 <fsm_uart+0x98>)
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	2b23      	cmp	r3, #35	@ 0x23
 80030a8:	d133      	bne.n	8003112 <fsm_uart+0x82>
		{
			bufferState = STARTREAD;
 80030aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003124 <fsm_uart+0x94>)
 80030ac:	2201      	movs	r2, #1
 80030ae:	701a      	strb	r2, [r3, #0]
			buffer_index = 0; // Reset chỉ số
 80030b0:	4b1e      	ldr	r3, [pc, #120]	@ (800312c <fsm_uart+0x9c>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	801a      	strh	r2, [r3, #0]
		}
		break;
 80030b6:	e02c      	b.n	8003112 <fsm_uart+0x82>

	case STARTREAD:
		// Đang ở giữa một tin nhắn
		if (receive_buffer1 == '#')
 80030b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003128 <fsm_uart+0x98>)
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	2b23      	cmp	r3, #35	@ 0x23
 80030be:	d10c      	bne.n	80030da <fsm_uart+0x4a>
		{
			// Đã gặp ký tự kết thúc '#'
			msg[buffer_index] = '\0'; // 1. Thêm ký tự kết thúc chuỗi
 80030c0:	4b1a      	ldr	r3, [pc, #104]	@ (800312c <fsm_uart+0x9c>)
 80030c2:	881b      	ldrh	r3, [r3, #0]
 80030c4:	461a      	mov	r2, r3
 80030c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003130 <fsm_uart+0xa0>)
 80030c8:	2100      	movs	r1, #0
 80030ca:	5499      	strb	r1, [r3, r2]
			flag_buffer = 1;		  // 2. Bật cờ báo cho main loop
 80030cc:	4b19      	ldr	r3, [pc, #100]	@ (8003134 <fsm_uart+0xa4>)
 80030ce:	2201      	movs	r2, #1
 80030d0:	701a      	strb	r2, [r3, #0]
			bufferState = STANDBY;	  // 3. Quay lại chờ tin nhắn mới
 80030d2:	4b14      	ldr	r3, [pc, #80]	@ (8003124 <fsm_uart+0x94>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	701a      	strb	r2, [r3, #0]
				// Tràn, hủy tin nhắn này và reset
				bufferState = STANDBY;
				buffer_index = 0;
			}
		}
		break;
 80030d8:	e01d      	b.n	8003116 <fsm_uart+0x86>
			msg[buffer_index] = receive_buffer1;
 80030da:	4b14      	ldr	r3, [pc, #80]	@ (800312c <fsm_uart+0x9c>)
 80030dc:	881b      	ldrh	r3, [r3, #0]
 80030de:	461a      	mov	r2, r3
 80030e0:	4b11      	ldr	r3, [pc, #68]	@ (8003128 <fsm_uart+0x98>)
 80030e2:	7819      	ldrb	r1, [r3, #0]
 80030e4:	4b12      	ldr	r3, [pc, #72]	@ (8003130 <fsm_uart+0xa0>)
 80030e6:	5499      	strb	r1, [r3, r2]
			buffer_index++;
 80030e8:	4b10      	ldr	r3, [pc, #64]	@ (800312c <fsm_uart+0x9c>)
 80030ea:	881b      	ldrh	r3, [r3, #0]
 80030ec:	3301      	adds	r3, #1
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	4b0e      	ldr	r3, [pc, #56]	@ (800312c <fsm_uart+0x9c>)
 80030f2:	801a      	strh	r2, [r3, #0]
			if (buffer_index >= 99)
 80030f4:	4b0d      	ldr	r3, [pc, #52]	@ (800312c <fsm_uart+0x9c>)
 80030f6:	881b      	ldrh	r3, [r3, #0]
 80030f8:	2b62      	cmp	r3, #98	@ 0x62
 80030fa:	d90c      	bls.n	8003116 <fsm_uart+0x86>
				bufferState = STANDBY;
 80030fc:	4b09      	ldr	r3, [pc, #36]	@ (8003124 <fsm_uart+0x94>)
 80030fe:	2200      	movs	r2, #0
 8003100:	701a      	strb	r2, [r3, #0]
				buffer_index = 0;
 8003102:	4b0a      	ldr	r3, [pc, #40]	@ (800312c <fsm_uart+0x9c>)
 8003104:	2200      	movs	r2, #0
 8003106:	801a      	strh	r2, [r3, #0]
		break;
 8003108:	e005      	b.n	8003116 <fsm_uart+0x86>

		// Trạng thái ENDREAD đã được loại bỏ vì không cần thiết

	default:
		// Trường hợp không xác định, quay về standby cho an toàn
		bufferState = STANDBY;
 800310a:	4b06      	ldr	r3, [pc, #24]	@ (8003124 <fsm_uart+0x94>)
 800310c:	2200      	movs	r2, #0
 800310e:	701a      	strb	r2, [r3, #0]
		break;
 8003110:	e002      	b.n	8003118 <fsm_uart+0x88>
		break;
 8003112:	bf00      	nop
 8003114:	e000      	b.n	8003118 <fsm_uart+0x88>
		break;
 8003116:	bf00      	nop
	// if (receive_buffer1 == '#')
	// {
	// 	receive_buffer1 = ' ';
	// 	// avoid loop a case I think it can happen but not know clearly
	// }
}
 8003118:	bf00      	nop
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	20000344 	.word	0x20000344
 8003128:	20000340 	.word	0x20000340
 800312c:	20000342 	.word	0x20000342
 8003130:	200002dc 	.word	0x200002dc
 8003134:	20000341 	.word	0x20000341

08003138 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800313c:	4b11      	ldr	r3, [pc, #68]	@ (8003184 <MX_USART1_UART_Init+0x4c>)
 800313e:	4a12      	ldr	r2, [pc, #72]	@ (8003188 <MX_USART1_UART_Init+0x50>)
 8003140:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003142:	4b10      	ldr	r3, [pc, #64]	@ (8003184 <MX_USART1_UART_Init+0x4c>)
 8003144:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003148:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800314a:	4b0e      	ldr	r3, [pc, #56]	@ (8003184 <MX_USART1_UART_Init+0x4c>)
 800314c:	2200      	movs	r2, #0
 800314e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003150:	4b0c      	ldr	r3, [pc, #48]	@ (8003184 <MX_USART1_UART_Init+0x4c>)
 8003152:	2200      	movs	r2, #0
 8003154:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003156:	4b0b      	ldr	r3, [pc, #44]	@ (8003184 <MX_USART1_UART_Init+0x4c>)
 8003158:	2200      	movs	r2, #0
 800315a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800315c:	4b09      	ldr	r3, [pc, #36]	@ (8003184 <MX_USART1_UART_Init+0x4c>)
 800315e:	220c      	movs	r2, #12
 8003160:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003162:	4b08      	ldr	r3, [pc, #32]	@ (8003184 <MX_USART1_UART_Init+0x4c>)
 8003164:	2200      	movs	r2, #0
 8003166:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003168:	4b06      	ldr	r3, [pc, #24]	@ (8003184 <MX_USART1_UART_Init+0x4c>)
 800316a:	2200      	movs	r2, #0
 800316c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800316e:	4805      	ldr	r0, [pc, #20]	@ (8003184 <MX_USART1_UART_Init+0x4c>)
 8003170:	f003 fbe6 	bl	8006940 <HAL_UART_Init>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800317a:	f7ff fc8d 	bl	8002a98 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800317e:	bf00      	nop
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	20000348 	.word	0x20000348
 8003188:	40011000 	.word	0x40011000

0800318c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b08a      	sub	sp, #40	@ 0x28
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003194:	f107 0314 	add.w	r3, r7, #20
 8003198:	2200      	movs	r2, #0
 800319a:	601a      	str	r2, [r3, #0]
 800319c:	605a      	str	r2, [r3, #4]
 800319e:	609a      	str	r2, [r3, #8]
 80031a0:	60da      	str	r2, [r3, #12]
 80031a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003220 <HAL_UART_MspInit+0x94>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d134      	bne.n	8003218 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031ae:	2300      	movs	r3, #0
 80031b0:	613b      	str	r3, [r7, #16]
 80031b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003224 <HAL_UART_MspInit+0x98>)
 80031b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031b6:	4a1b      	ldr	r2, [pc, #108]	@ (8003224 <HAL_UART_MspInit+0x98>)
 80031b8:	f043 0310 	orr.w	r3, r3, #16
 80031bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80031be:	4b19      	ldr	r3, [pc, #100]	@ (8003224 <HAL_UART_MspInit+0x98>)
 80031c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031c2:	f003 0310 	and.w	r3, r3, #16
 80031c6:	613b      	str	r3, [r7, #16]
 80031c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ca:	2300      	movs	r3, #0
 80031cc:	60fb      	str	r3, [r7, #12]
 80031ce:	4b15      	ldr	r3, [pc, #84]	@ (8003224 <HAL_UART_MspInit+0x98>)
 80031d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d2:	4a14      	ldr	r2, [pc, #80]	@ (8003224 <HAL_UART_MspInit+0x98>)
 80031d4:	f043 0301 	orr.w	r3, r3, #1
 80031d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80031da:	4b12      	ldr	r3, [pc, #72]	@ (8003224 <HAL_UART_MspInit+0x98>)
 80031dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	60fb      	str	r3, [r7, #12]
 80031e4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80031e6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80031ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ec:	2302      	movs	r3, #2
 80031ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031f4:	2303      	movs	r3, #3
 80031f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80031f8:	2307      	movs	r3, #7
 80031fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031fc:	f107 0314 	add.w	r3, r7, #20
 8003200:	4619      	mov	r1, r3
 8003202:	4809      	ldr	r0, [pc, #36]	@ (8003228 <HAL_UART_MspInit+0x9c>)
 8003204:	f000 fab6 	bl	8003774 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003208:	2200      	movs	r2, #0
 800320a:	2100      	movs	r1, #0
 800320c:	2025      	movs	r0, #37	@ 0x25
 800320e:	f000 f9e8 	bl	80035e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003212:	2025      	movs	r0, #37	@ 0x25
 8003214:	f000 fa01 	bl	800361a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003218:	bf00      	nop
 800321a:	3728      	adds	r7, #40	@ 0x28
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	40011000 	.word	0x40011000
 8003224:	40023800 	.word	0x40023800
 8003228:	40020000 	.word	0x40020000

0800322c <BCD2DEC>:
 */


#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	4603      	mov	r3, r0
 8003234:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8003236:	79fb      	ldrb	r3, [r7, #7]
 8003238:	091b      	lsrs	r3, r3, #4
 800323a:	b2db      	uxtb	r3, r3
 800323c:	461a      	mov	r2, r3
 800323e:	0092      	lsls	r2, r2, #2
 8003240:	4413      	add	r3, r2
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	b2da      	uxtb	r2, r3
 8003246:	79fb      	ldrb	r3, [r7, #7]
 8003248:	f003 030f 	and.w	r3, r3, #15
 800324c:	b2db      	uxtb	r3, r3
 800324e:	4413      	add	r3, r2
 8003250:	b2db      	uxtb	r3, r3
}
 8003252:	4618      	mov	r0, r3
 8003254:	370c      	adds	r7, #12
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
	...

08003260 <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	4603      	mov	r3, r0
 8003268:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	4a0e      	ldr	r2, [pc, #56]	@ (80032a8 <DEC2BCD+0x48>)
 800326e:	fba2 2303 	umull	r2, r3, r2, r3
 8003272:	08db      	lsrs	r3, r3, #3
 8003274:	b2db      	uxtb	r3, r3
 8003276:	b25b      	sxtb	r3, r3
 8003278:	011b      	lsls	r3, r3, #4
 800327a:	b258      	sxtb	r0, r3
 800327c:	79fa      	ldrb	r2, [r7, #7]
 800327e:	4b0a      	ldr	r3, [pc, #40]	@ (80032a8 <DEC2BCD+0x48>)
 8003280:	fba3 1302 	umull	r1, r3, r3, r2
 8003284:	08d9      	lsrs	r1, r3, #3
 8003286:	460b      	mov	r3, r1
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	440b      	add	r3, r1
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	b2db      	uxtb	r3, r3
 8003292:	b25b      	sxtb	r3, r3
 8003294:	4303      	orrs	r3, r0
 8003296:	b25b      	sxtb	r3, r3
 8003298:	b2db      	uxtb	r3, r3
}
 800329a:	4618      	mov	r0, r3
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	cccccccd 	.word	0xcccccccd

080032ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80032ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80032b0:	f7ff fe50 	bl	8002f54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80032b4:	480c      	ldr	r0, [pc, #48]	@ (80032e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80032b6:	490d      	ldr	r1, [pc, #52]	@ (80032ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80032b8:	4a0d      	ldr	r2, [pc, #52]	@ (80032f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80032ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032bc:	e002      	b.n	80032c4 <LoopCopyDataInit>

080032be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032c2:	3304      	adds	r3, #4

080032c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032c8:	d3f9      	bcc.n	80032be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032ca:	4a0a      	ldr	r2, [pc, #40]	@ (80032f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80032cc:	4c0a      	ldr	r4, [pc, #40]	@ (80032f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80032ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032d0:	e001      	b.n	80032d6 <LoopFillZerobss>

080032d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032d4:	3204      	adds	r2, #4

080032d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032d8:	d3fb      	bcc.n	80032d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032da:	f004 fb91 	bl	8007a00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032de:	f7ff fb59 	bl	8002994 <main>
  bx  lr    
 80032e2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80032e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80032e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032ec:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 80032f0:	0800aab4 	.word	0x0800aab4
  ldr r2, =_sbss
 80032f4:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 80032f8:	20000394 	.word	0x20000394

080032fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032fc:	e7fe      	b.n	80032fc <ADC_IRQHandler>
	...

08003300 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003304:	4b0e      	ldr	r3, [pc, #56]	@ (8003340 <HAL_Init+0x40>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a0d      	ldr	r2, [pc, #52]	@ (8003340 <HAL_Init+0x40>)
 800330a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800330e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003310:	4b0b      	ldr	r3, [pc, #44]	@ (8003340 <HAL_Init+0x40>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a0a      	ldr	r2, [pc, #40]	@ (8003340 <HAL_Init+0x40>)
 8003316:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800331a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800331c:	4b08      	ldr	r3, [pc, #32]	@ (8003340 <HAL_Init+0x40>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a07      	ldr	r2, [pc, #28]	@ (8003340 <HAL_Init+0x40>)
 8003322:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003326:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003328:	2003      	movs	r0, #3
 800332a:	f000 f94f 	bl	80035cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800332e:	200f      	movs	r0, #15
 8003330:	f000 f808 	bl	8003344 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003334:	f7ff fda2 	bl	8002e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	40023c00 	.word	0x40023c00

08003344 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800334c:	4b12      	ldr	r3, [pc, #72]	@ (8003398 <HAL_InitTick+0x54>)
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	4b12      	ldr	r3, [pc, #72]	@ (800339c <HAL_InitTick+0x58>)
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	4619      	mov	r1, r3
 8003356:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800335a:	fbb3 f3f1 	udiv	r3, r3, r1
 800335e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003362:	4618      	mov	r0, r3
 8003364:	f000 f967 	bl	8003636 <HAL_SYSTICK_Config>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d001      	beq.n	8003372 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e00e      	b.n	8003390 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2b0f      	cmp	r3, #15
 8003376:	d80a      	bhi.n	800338e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003378:	2200      	movs	r2, #0
 800337a:	6879      	ldr	r1, [r7, #4]
 800337c:	f04f 30ff 	mov.w	r0, #4294967295
 8003380:	f000 f92f 	bl	80035e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003384:	4a06      	ldr	r2, [pc, #24]	@ (80033a0 <HAL_InitTick+0x5c>)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800338a:	2300      	movs	r3, #0
 800338c:	e000      	b.n	8003390 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
}
 8003390:	4618      	mov	r0, r3
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	20000044 	.word	0x20000044
 800339c:	2000004c 	.word	0x2000004c
 80033a0:	20000048 	.word	0x20000048

080033a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033a8:	4b06      	ldr	r3, [pc, #24]	@ (80033c4 <HAL_IncTick+0x20>)
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	461a      	mov	r2, r3
 80033ae:	4b06      	ldr	r3, [pc, #24]	@ (80033c8 <HAL_IncTick+0x24>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4413      	add	r3, r2
 80033b4:	4a04      	ldr	r2, [pc, #16]	@ (80033c8 <HAL_IncTick+0x24>)
 80033b6:	6013      	str	r3, [r2, #0]
}
 80033b8:	bf00      	nop
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	2000004c 	.word	0x2000004c
 80033c8:	20000390 	.word	0x20000390

080033cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0
  return uwTick;
 80033d0:	4b03      	ldr	r3, [pc, #12]	@ (80033e0 <HAL_GetTick+0x14>)
 80033d2:	681b      	ldr	r3, [r3, #0]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	20000390 	.word	0x20000390

080033e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033ec:	f7ff ffee 	bl	80033cc <HAL_GetTick>
 80033f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033fc:	d005      	beq.n	800340a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003428 <HAL_Delay+0x44>)
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	461a      	mov	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	4413      	add	r3, r2
 8003408:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800340a:	bf00      	nop
 800340c:	f7ff ffde 	bl	80033cc <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	429a      	cmp	r2, r3
 800341a:	d8f7      	bhi.n	800340c <HAL_Delay+0x28>
  {
  }
}
 800341c:	bf00      	nop
 800341e:	bf00      	nop
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	2000004c 	.word	0x2000004c

0800342c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800342c:	b480      	push	{r7}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800343c:	4b0c      	ldr	r3, [pc, #48]	@ (8003470 <__NVIC_SetPriorityGrouping+0x44>)
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003448:	4013      	ands	r3, r2
 800344a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003454:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003458:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800345c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800345e:	4a04      	ldr	r2, [pc, #16]	@ (8003470 <__NVIC_SetPriorityGrouping+0x44>)
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	60d3      	str	r3, [r2, #12]
}
 8003464:	bf00      	nop
 8003466:	3714      	adds	r7, #20
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	e000ed00 	.word	0xe000ed00

08003474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003474:	b480      	push	{r7}
 8003476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003478:	4b04      	ldr	r3, [pc, #16]	@ (800348c <__NVIC_GetPriorityGrouping+0x18>)
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	0a1b      	lsrs	r3, r3, #8
 800347e:	f003 0307 	and.w	r3, r3, #7
}
 8003482:	4618      	mov	r0, r3
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr
 800348c:	e000ed00 	.word	0xe000ed00

08003490 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	4603      	mov	r3, r0
 8003498:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800349a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	db0b      	blt.n	80034ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034a2:	79fb      	ldrb	r3, [r7, #7]
 80034a4:	f003 021f 	and.w	r2, r3, #31
 80034a8:	4907      	ldr	r1, [pc, #28]	@ (80034c8 <__NVIC_EnableIRQ+0x38>)
 80034aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ae:	095b      	lsrs	r3, r3, #5
 80034b0:	2001      	movs	r0, #1
 80034b2:	fa00 f202 	lsl.w	r2, r0, r2
 80034b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	e000e100 	.word	0xe000e100

080034cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	4603      	mov	r3, r0
 80034d4:	6039      	str	r1, [r7, #0]
 80034d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	db0a      	blt.n	80034f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	490c      	ldr	r1, [pc, #48]	@ (8003518 <__NVIC_SetPriority+0x4c>)
 80034e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ea:	0112      	lsls	r2, r2, #4
 80034ec:	b2d2      	uxtb	r2, r2
 80034ee:	440b      	add	r3, r1
 80034f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034f4:	e00a      	b.n	800350c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	4908      	ldr	r1, [pc, #32]	@ (800351c <__NVIC_SetPriority+0x50>)
 80034fc:	79fb      	ldrb	r3, [r7, #7]
 80034fe:	f003 030f 	and.w	r3, r3, #15
 8003502:	3b04      	subs	r3, #4
 8003504:	0112      	lsls	r2, r2, #4
 8003506:	b2d2      	uxtb	r2, r2
 8003508:	440b      	add	r3, r1
 800350a:	761a      	strb	r2, [r3, #24]
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	e000e100 	.word	0xe000e100
 800351c:	e000ed00 	.word	0xe000ed00

08003520 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003520:	b480      	push	{r7}
 8003522:	b089      	sub	sp, #36	@ 0x24
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	f1c3 0307 	rsb	r3, r3, #7
 800353a:	2b04      	cmp	r3, #4
 800353c:	bf28      	it	cs
 800353e:	2304      	movcs	r3, #4
 8003540:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	3304      	adds	r3, #4
 8003546:	2b06      	cmp	r3, #6
 8003548:	d902      	bls.n	8003550 <NVIC_EncodePriority+0x30>
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	3b03      	subs	r3, #3
 800354e:	e000      	b.n	8003552 <NVIC_EncodePriority+0x32>
 8003550:	2300      	movs	r3, #0
 8003552:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003554:	f04f 32ff 	mov.w	r2, #4294967295
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	43da      	mvns	r2, r3
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	401a      	ands	r2, r3
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003568:	f04f 31ff 	mov.w	r1, #4294967295
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	fa01 f303 	lsl.w	r3, r1, r3
 8003572:	43d9      	mvns	r1, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003578:	4313      	orrs	r3, r2
         );
}
 800357a:	4618      	mov	r0, r3
 800357c:	3724      	adds	r7, #36	@ 0x24
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
	...

08003588 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	3b01      	subs	r3, #1
 8003594:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003598:	d301      	bcc.n	800359e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800359a:	2301      	movs	r3, #1
 800359c:	e00f      	b.n	80035be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800359e:	4a0a      	ldr	r2, [pc, #40]	@ (80035c8 <SysTick_Config+0x40>)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	3b01      	subs	r3, #1
 80035a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035a6:	210f      	movs	r1, #15
 80035a8:	f04f 30ff 	mov.w	r0, #4294967295
 80035ac:	f7ff ff8e 	bl	80034cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035b0:	4b05      	ldr	r3, [pc, #20]	@ (80035c8 <SysTick_Config+0x40>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035b6:	4b04      	ldr	r3, [pc, #16]	@ (80035c8 <SysTick_Config+0x40>)
 80035b8:	2207      	movs	r2, #7
 80035ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	e000e010 	.word	0xe000e010

080035cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f7ff ff29 	bl	800342c <__NVIC_SetPriorityGrouping>
}
 80035da:	bf00      	nop
 80035dc:	3708      	adds	r7, #8
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b086      	sub	sp, #24
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	4603      	mov	r3, r0
 80035ea:	60b9      	str	r1, [r7, #8]
 80035ec:	607a      	str	r2, [r7, #4]
 80035ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035f4:	f7ff ff3e 	bl	8003474 <__NVIC_GetPriorityGrouping>
 80035f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	68b9      	ldr	r1, [r7, #8]
 80035fe:	6978      	ldr	r0, [r7, #20]
 8003600:	f7ff ff8e 	bl	8003520 <NVIC_EncodePriority>
 8003604:	4602      	mov	r2, r0
 8003606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800360a:	4611      	mov	r1, r2
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff ff5d 	bl	80034cc <__NVIC_SetPriority>
}
 8003612:	bf00      	nop
 8003614:	3718      	adds	r7, #24
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b082      	sub	sp, #8
 800361e:	af00      	add	r7, sp, #0
 8003620:	4603      	mov	r3, r0
 8003622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff ff31 	bl	8003490 <__NVIC_EnableIRQ>
}
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b082      	sub	sp, #8
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7ff ffa2 	bl	8003588 <SysTick_Config>
 8003644:	4603      	mov	r3, r0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800364e:	b580      	push	{r7, lr}
 8003650:	b084      	sub	sp, #16
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800365c:	f7ff feb6 	bl	80033cc <HAL_GetTick>
 8003660:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d008      	beq.n	8003680 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2280      	movs	r2, #128	@ 0x80
 8003672:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e052      	b.n	8003726 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 0216 	bic.w	r2, r2, #22
 800368e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	695a      	ldr	r2, [r3, #20]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800369e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d103      	bne.n	80036b0 <HAL_DMA_Abort+0x62>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d007      	beq.n	80036c0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f022 0208 	bic.w	r2, r2, #8
 80036be:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0201 	bic.w	r2, r2, #1
 80036ce:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036d0:	e013      	b.n	80036fa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036d2:	f7ff fe7b 	bl	80033cc <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	2b05      	cmp	r3, #5
 80036de:	d90c      	bls.n	80036fa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2220      	movs	r2, #32
 80036e4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2203      	movs	r2, #3
 80036ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e015      	b.n	8003726 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1e4      	bne.n	80036d2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800370c:	223f      	movs	r2, #63	@ 0x3f
 800370e:	409a      	lsls	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3710      	adds	r7, #16
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800372e:	b480      	push	{r7}
 8003730:	b083      	sub	sp, #12
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d004      	beq.n	800374c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2280      	movs	r2, #128	@ 0x80
 8003746:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e00c      	b.n	8003766 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2205      	movs	r2, #5
 8003750:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f022 0201 	bic.w	r2, r2, #1
 8003762:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
	...

08003774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003774:	b480      	push	{r7}
 8003776:	b089      	sub	sp, #36	@ 0x24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800377e:	2300      	movs	r3, #0
 8003780:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003782:	2300      	movs	r3, #0
 8003784:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003786:	2300      	movs	r3, #0
 8003788:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800378a:	2300      	movs	r3, #0
 800378c:	61fb      	str	r3, [r7, #28]
 800378e:	e16b      	b.n	8003a68 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003790:	2201      	movs	r2, #1
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	4013      	ands	r3, r2
 80037a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	f040 815a 	bne.w	8003a62 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f003 0303 	and.w	r3, r3, #3
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d005      	beq.n	80037c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d130      	bne.n	8003828 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	005b      	lsls	r3, r3, #1
 80037d0:	2203      	movs	r2, #3
 80037d2:	fa02 f303 	lsl.w	r3, r2, r3
 80037d6:	43db      	mvns	r3, r3
 80037d8:	69ba      	ldr	r2, [r7, #24]
 80037da:	4013      	ands	r3, r2
 80037dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	68da      	ldr	r2, [r3, #12]
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037fc:	2201      	movs	r2, #1
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	43db      	mvns	r3, r3
 8003806:	69ba      	ldr	r2, [r7, #24]
 8003808:	4013      	ands	r3, r2
 800380a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	091b      	lsrs	r3, r3, #4
 8003812:	f003 0201 	and.w	r2, r3, #1
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4313      	orrs	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69ba      	ldr	r2, [r7, #24]
 8003826:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 0303 	and.w	r3, r3, #3
 8003830:	2b03      	cmp	r3, #3
 8003832:	d017      	beq.n	8003864 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	2203      	movs	r2, #3
 8003840:	fa02 f303 	lsl.w	r3, r2, r3
 8003844:	43db      	mvns	r3, r3
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	4013      	ands	r3, r2
 800384a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	689a      	ldr	r2, [r3, #8]
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	005b      	lsls	r3, r3, #1
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	4313      	orrs	r3, r2
 800385c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f003 0303 	and.w	r3, r3, #3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d123      	bne.n	80038b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	08da      	lsrs	r2, r3, #3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3208      	adds	r2, #8
 8003878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800387c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	f003 0307 	and.w	r3, r3, #7
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	220f      	movs	r2, #15
 8003888:	fa02 f303 	lsl.w	r3, r2, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	4013      	ands	r3, r2
 8003892:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	691a      	ldr	r2, [r3, #16]
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	f003 0307 	and.w	r3, r3, #7
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	08da      	lsrs	r2, r3, #3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	3208      	adds	r2, #8
 80038b2:	69b9      	ldr	r1, [r7, #24]
 80038b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	2203      	movs	r2, #3
 80038c4:	fa02 f303 	lsl.w	r3, r2, r3
 80038c8:	43db      	mvns	r3, r3
 80038ca:	69ba      	ldr	r2, [r7, #24]
 80038cc:	4013      	ands	r3, r2
 80038ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f003 0203 	and.w	r2, r3, #3
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 80b4 	beq.w	8003a62 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038fa:	2300      	movs	r3, #0
 80038fc:	60fb      	str	r3, [r7, #12]
 80038fe:	4b60      	ldr	r3, [pc, #384]	@ (8003a80 <HAL_GPIO_Init+0x30c>)
 8003900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003902:	4a5f      	ldr	r2, [pc, #380]	@ (8003a80 <HAL_GPIO_Init+0x30c>)
 8003904:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003908:	6453      	str	r3, [r2, #68]	@ 0x44
 800390a:	4b5d      	ldr	r3, [pc, #372]	@ (8003a80 <HAL_GPIO_Init+0x30c>)
 800390c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800390e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003912:	60fb      	str	r3, [r7, #12]
 8003914:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003916:	4a5b      	ldr	r2, [pc, #364]	@ (8003a84 <HAL_GPIO_Init+0x310>)
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	089b      	lsrs	r3, r3, #2
 800391c:	3302      	adds	r3, #2
 800391e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003922:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	f003 0303 	and.w	r3, r3, #3
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	220f      	movs	r2, #15
 800392e:	fa02 f303 	lsl.w	r3, r2, r3
 8003932:	43db      	mvns	r3, r3
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	4013      	ands	r3, r2
 8003938:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a52      	ldr	r2, [pc, #328]	@ (8003a88 <HAL_GPIO_Init+0x314>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d02b      	beq.n	800399a <HAL_GPIO_Init+0x226>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a51      	ldr	r2, [pc, #324]	@ (8003a8c <HAL_GPIO_Init+0x318>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d025      	beq.n	8003996 <HAL_GPIO_Init+0x222>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a50      	ldr	r2, [pc, #320]	@ (8003a90 <HAL_GPIO_Init+0x31c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d01f      	beq.n	8003992 <HAL_GPIO_Init+0x21e>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a4f      	ldr	r2, [pc, #316]	@ (8003a94 <HAL_GPIO_Init+0x320>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d019      	beq.n	800398e <HAL_GPIO_Init+0x21a>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a4e      	ldr	r2, [pc, #312]	@ (8003a98 <HAL_GPIO_Init+0x324>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d013      	beq.n	800398a <HAL_GPIO_Init+0x216>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a4d      	ldr	r2, [pc, #308]	@ (8003a9c <HAL_GPIO_Init+0x328>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d00d      	beq.n	8003986 <HAL_GPIO_Init+0x212>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a4c      	ldr	r2, [pc, #304]	@ (8003aa0 <HAL_GPIO_Init+0x32c>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d007      	beq.n	8003982 <HAL_GPIO_Init+0x20e>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a4b      	ldr	r2, [pc, #300]	@ (8003aa4 <HAL_GPIO_Init+0x330>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d101      	bne.n	800397e <HAL_GPIO_Init+0x20a>
 800397a:	2307      	movs	r3, #7
 800397c:	e00e      	b.n	800399c <HAL_GPIO_Init+0x228>
 800397e:	2308      	movs	r3, #8
 8003980:	e00c      	b.n	800399c <HAL_GPIO_Init+0x228>
 8003982:	2306      	movs	r3, #6
 8003984:	e00a      	b.n	800399c <HAL_GPIO_Init+0x228>
 8003986:	2305      	movs	r3, #5
 8003988:	e008      	b.n	800399c <HAL_GPIO_Init+0x228>
 800398a:	2304      	movs	r3, #4
 800398c:	e006      	b.n	800399c <HAL_GPIO_Init+0x228>
 800398e:	2303      	movs	r3, #3
 8003990:	e004      	b.n	800399c <HAL_GPIO_Init+0x228>
 8003992:	2302      	movs	r3, #2
 8003994:	e002      	b.n	800399c <HAL_GPIO_Init+0x228>
 8003996:	2301      	movs	r3, #1
 8003998:	e000      	b.n	800399c <HAL_GPIO_Init+0x228>
 800399a:	2300      	movs	r3, #0
 800399c:	69fa      	ldr	r2, [r7, #28]
 800399e:	f002 0203 	and.w	r2, r2, #3
 80039a2:	0092      	lsls	r2, r2, #2
 80039a4:	4093      	lsls	r3, r2
 80039a6:	69ba      	ldr	r2, [r7, #24]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039ac:	4935      	ldr	r1, [pc, #212]	@ (8003a84 <HAL_GPIO_Init+0x310>)
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	089b      	lsrs	r3, r3, #2
 80039b2:	3302      	adds	r3, #2
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039ba:	4b3b      	ldr	r3, [pc, #236]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	43db      	mvns	r3, r3
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	4013      	ands	r3, r2
 80039c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80039d6:	69ba      	ldr	r2, [r7, #24]
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	4313      	orrs	r3, r2
 80039dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039de:	4a32      	ldr	r2, [pc, #200]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039e4:	4b30      	ldr	r3, [pc, #192]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	43db      	mvns	r3, r3
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	4013      	ands	r3, r2
 80039f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d003      	beq.n	8003a08 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a08:	4a27      	ldr	r2, [pc, #156]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a0e:	4b26      	ldr	r3, [pc, #152]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	43db      	mvns	r3, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a32:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a38:	4b1b      	ldr	r3, [pc, #108]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	43db      	mvns	r3, r3
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	4013      	ands	r3, r2
 8003a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d003      	beq.n	8003a5c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a5c:	4a12      	ldr	r2, [pc, #72]	@ (8003aa8 <HAL_GPIO_Init+0x334>)
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	3301      	adds	r3, #1
 8003a66:	61fb      	str	r3, [r7, #28]
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	2b0f      	cmp	r3, #15
 8003a6c:	f67f ae90 	bls.w	8003790 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a70:	bf00      	nop
 8003a72:	bf00      	nop
 8003a74:	3724      	adds	r7, #36	@ 0x24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	40023800 	.word	0x40023800
 8003a84:	40013800 	.word	0x40013800
 8003a88:	40020000 	.word	0x40020000
 8003a8c:	40020400 	.word	0x40020400
 8003a90:	40020800 	.word	0x40020800
 8003a94:	40020c00 	.word	0x40020c00
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	40021400 	.word	0x40021400
 8003aa0:	40021800 	.word	0x40021800
 8003aa4:	40021c00 	.word	0x40021c00
 8003aa8:	40013c00 	.word	0x40013c00

08003aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	807b      	strh	r3, [r7, #2]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003abc:	787b      	ldrb	r3, [r7, #1]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ac2:	887a      	ldrh	r2, [r7, #2]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ac8:	e003      	b.n	8003ad2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003aca:	887b      	ldrh	r3, [r7, #2]
 8003acc:	041a      	lsls	r2, r3, #16
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	619a      	str	r2, [r3, #24]
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
	...

08003ae0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d101      	bne.n	8003af2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e12b      	b.n	8003d4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d106      	bne.n	8003b0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f7fd fa6e 	bl	8000fe8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2224      	movs	r2, #36	@ 0x24
 8003b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f022 0201 	bic.w	r2, r2, #1
 8003b22:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b32:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b42:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b44:	f001 fd8e 	bl	8005664 <HAL_RCC_GetPCLK1Freq>
 8003b48:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	4a81      	ldr	r2, [pc, #516]	@ (8003d54 <HAL_I2C_Init+0x274>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d807      	bhi.n	8003b64 <HAL_I2C_Init+0x84>
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	4a80      	ldr	r2, [pc, #512]	@ (8003d58 <HAL_I2C_Init+0x278>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	bf94      	ite	ls
 8003b5c:	2301      	movls	r3, #1
 8003b5e:	2300      	movhi	r3, #0
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	e006      	b.n	8003b72 <HAL_I2C_Init+0x92>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	4a7d      	ldr	r2, [pc, #500]	@ (8003d5c <HAL_I2C_Init+0x27c>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	bf94      	ite	ls
 8003b6c:	2301      	movls	r3, #1
 8003b6e:	2300      	movhi	r3, #0
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d001      	beq.n	8003b7a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e0e7      	b.n	8003d4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	4a78      	ldr	r2, [pc, #480]	@ (8003d60 <HAL_I2C_Init+0x280>)
 8003b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b82:	0c9b      	lsrs	r3, r3, #18
 8003b84:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	68ba      	ldr	r2, [r7, #8]
 8003b96:	430a      	orrs	r2, r1
 8003b98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	6a1b      	ldr	r3, [r3, #32]
 8003ba0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	4a6a      	ldr	r2, [pc, #424]	@ (8003d54 <HAL_I2C_Init+0x274>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d802      	bhi.n	8003bb4 <HAL_I2C_Init+0xd4>
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	e009      	b.n	8003bc8 <HAL_I2C_Init+0xe8>
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003bba:	fb02 f303 	mul.w	r3, r2, r3
 8003bbe:	4a69      	ldr	r2, [pc, #420]	@ (8003d64 <HAL_I2C_Init+0x284>)
 8003bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc4:	099b      	lsrs	r3, r3, #6
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	6812      	ldr	r2, [r2, #0]
 8003bcc:	430b      	orrs	r3, r1
 8003bce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	69db      	ldr	r3, [r3, #28]
 8003bd6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003bda:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	495c      	ldr	r1, [pc, #368]	@ (8003d54 <HAL_I2C_Init+0x274>)
 8003be4:	428b      	cmp	r3, r1
 8003be6:	d819      	bhi.n	8003c1c <HAL_I2C_Init+0x13c>
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	1e59      	subs	r1, r3, #1
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	005b      	lsls	r3, r3, #1
 8003bf2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bf6:	1c59      	adds	r1, r3, #1
 8003bf8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003bfc:	400b      	ands	r3, r1
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00a      	beq.n	8003c18 <HAL_I2C_Init+0x138>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	1e59      	subs	r1, r3, #1
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	005b      	lsls	r3, r3, #1
 8003c0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c10:	3301      	adds	r3, #1
 8003c12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c16:	e051      	b.n	8003cbc <HAL_I2C_Init+0x1dc>
 8003c18:	2304      	movs	r3, #4
 8003c1a:	e04f      	b.n	8003cbc <HAL_I2C_Init+0x1dc>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d111      	bne.n	8003c48 <HAL_I2C_Init+0x168>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	1e58      	subs	r0, r3, #1
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6859      	ldr	r1, [r3, #4]
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	005b      	lsls	r3, r3, #1
 8003c30:	440b      	add	r3, r1
 8003c32:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c36:	3301      	adds	r3, #1
 8003c38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	bf0c      	ite	eq
 8003c40:	2301      	moveq	r3, #1
 8003c42:	2300      	movne	r3, #0
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	e012      	b.n	8003c6e <HAL_I2C_Init+0x18e>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	1e58      	subs	r0, r3, #1
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6859      	ldr	r1, [r3, #4]
 8003c50:	460b      	mov	r3, r1
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	440b      	add	r3, r1
 8003c56:	0099      	lsls	r1, r3, #2
 8003c58:	440b      	add	r3, r1
 8003c5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c5e:	3301      	adds	r3, #1
 8003c60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	bf0c      	ite	eq
 8003c68:	2301      	moveq	r3, #1
 8003c6a:	2300      	movne	r3, #0
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <HAL_I2C_Init+0x196>
 8003c72:	2301      	movs	r3, #1
 8003c74:	e022      	b.n	8003cbc <HAL_I2C_Init+0x1dc>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10e      	bne.n	8003c9c <HAL_I2C_Init+0x1bc>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	1e58      	subs	r0, r3, #1
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6859      	ldr	r1, [r3, #4]
 8003c86:	460b      	mov	r3, r1
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	440b      	add	r3, r1
 8003c8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c90:	3301      	adds	r3, #1
 8003c92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c9a:	e00f      	b.n	8003cbc <HAL_I2C_Init+0x1dc>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	1e58      	subs	r0, r3, #1
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6859      	ldr	r1, [r3, #4]
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	440b      	add	r3, r1
 8003caa:	0099      	lsls	r1, r3, #2
 8003cac:	440b      	add	r3, r1
 8003cae:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cb8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003cbc:	6879      	ldr	r1, [r7, #4]
 8003cbe:	6809      	ldr	r1, [r1, #0]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	69da      	ldr	r2, [r3, #28]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	431a      	orrs	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	430a      	orrs	r2, r1
 8003cde:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003cea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	6911      	ldr	r1, [r2, #16]
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	68d2      	ldr	r2, [r2, #12]
 8003cf6:	4311      	orrs	r1, r2
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	6812      	ldr	r2, [r2, #0]
 8003cfc:	430b      	orrs	r3, r1
 8003cfe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	695a      	ldr	r2, [r3, #20]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f042 0201 	orr.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2220      	movs	r2, #32
 8003d36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	000186a0 	.word	0x000186a0
 8003d58:	001e847f 	.word	0x001e847f
 8003d5c:	003d08ff 	.word	0x003d08ff
 8003d60:	431bde83 	.word	0x431bde83
 8003d64:	10624dd3 	.word	0x10624dd3

08003d68 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b088      	sub	sp, #32
 8003d6c:	af02      	add	r7, sp, #8
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	4608      	mov	r0, r1
 8003d72:	4611      	mov	r1, r2
 8003d74:	461a      	mov	r2, r3
 8003d76:	4603      	mov	r3, r0
 8003d78:	817b      	strh	r3, [r7, #10]
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	813b      	strh	r3, [r7, #8]
 8003d7e:	4613      	mov	r3, r2
 8003d80:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d82:	f7ff fb23 	bl	80033cc <HAL_GetTick>
 8003d86:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	2b20      	cmp	r3, #32
 8003d92:	f040 80d9 	bne.w	8003f48 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	9300      	str	r3, [sp, #0]
 8003d9a:	2319      	movs	r3, #25
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	496d      	ldr	r1, [pc, #436]	@ (8003f54 <HAL_I2C_Mem_Write+0x1ec>)
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f000 fdb9 	bl	8004918 <I2C_WaitOnFlagUntilTimeout>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d001      	beq.n	8003db0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003dac:	2302      	movs	r3, #2
 8003dae:	e0cc      	b.n	8003f4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d101      	bne.n	8003dbe <HAL_I2C_Mem_Write+0x56>
 8003dba:	2302      	movs	r3, #2
 8003dbc:	e0c5      	b.n	8003f4a <HAL_I2C_Mem_Write+0x1e2>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d007      	beq.n	8003de4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0201 	orr.w	r2, r2, #1
 8003de2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003df2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2221      	movs	r2, #33	@ 0x21
 8003df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2240      	movs	r2, #64	@ 0x40
 8003e00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6a3a      	ldr	r2, [r7, #32]
 8003e0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e1a:	b29a      	uxth	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	4a4d      	ldr	r2, [pc, #308]	@ (8003f58 <HAL_I2C_Mem_Write+0x1f0>)
 8003e24:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e26:	88f8      	ldrh	r0, [r7, #6]
 8003e28:	893a      	ldrh	r2, [r7, #8]
 8003e2a:	8979      	ldrh	r1, [r7, #10]
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	9301      	str	r3, [sp, #4]
 8003e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e32:	9300      	str	r3, [sp, #0]
 8003e34:	4603      	mov	r3, r0
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f000 fbf0 	bl	800461c <I2C_RequestMemoryWrite>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d052      	beq.n	8003ee8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e081      	b.n	8003f4a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f000 fe7e 	bl	8004b4c <I2C_WaitOnTXEFlagUntilTimeout>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00d      	beq.n	8003e72 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5a:	2b04      	cmp	r3, #4
 8003e5c:	d107      	bne.n	8003e6e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e06b      	b.n	8003f4a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e76:	781a      	ldrb	r2, [r3, #0]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e82:	1c5a      	adds	r2, r3, #1
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	b29a      	uxth	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	695b      	ldr	r3, [r3, #20]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b04      	cmp	r3, #4
 8003eae:	d11b      	bne.n	8003ee8 <HAL_I2C_Mem_Write+0x180>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d017      	beq.n	8003ee8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ebc:	781a      	ldrb	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec8:	1c5a      	adds	r2, r3, #1
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	b29a      	uxth	r2, r3
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	3b01      	subs	r3, #1
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1aa      	bne.n	8003e46 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f000 fe71 	bl	8004bdc <I2C_WaitOnBTFFlagUntilTimeout>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00d      	beq.n	8003f1c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f04:	2b04      	cmp	r3, #4
 8003f06:	d107      	bne.n	8003f18 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f16:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e016      	b.n	8003f4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2220      	movs	r2, #32
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f44:	2300      	movs	r3, #0
 8003f46:	e000      	b.n	8003f4a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003f48:	2302      	movs	r3, #2
  }
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3718      	adds	r7, #24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	00100002 	.word	0x00100002
 8003f58:	ffff0000 	.word	0xffff0000

08003f5c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b08c      	sub	sp, #48	@ 0x30
 8003f60:	af02      	add	r7, sp, #8
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	4608      	mov	r0, r1
 8003f66:	4611      	mov	r1, r2
 8003f68:	461a      	mov	r2, r3
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	817b      	strh	r3, [r7, #10]
 8003f6e:	460b      	mov	r3, r1
 8003f70:	813b      	strh	r3, [r7, #8]
 8003f72:	4613      	mov	r3, r2
 8003f74:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f76:	f7ff fa29 	bl	80033cc <HAL_GetTick>
 8003f7a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	2b20      	cmp	r3, #32
 8003f86:	f040 8214 	bne.w	80043b2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8c:	9300      	str	r3, [sp, #0]
 8003f8e:	2319      	movs	r3, #25
 8003f90:	2201      	movs	r2, #1
 8003f92:	497b      	ldr	r1, [pc, #492]	@ (8004180 <HAL_I2C_Mem_Read+0x224>)
 8003f94:	68f8      	ldr	r0, [r7, #12]
 8003f96:	f000 fcbf 	bl	8004918 <I2C_WaitOnFlagUntilTimeout>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d001      	beq.n	8003fa4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	e207      	b.n	80043b4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d101      	bne.n	8003fb2 <HAL_I2C_Mem_Read+0x56>
 8003fae:	2302      	movs	r3, #2
 8003fb0:	e200      	b.n	80043b4 <HAL_I2C_Mem_Read+0x458>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0301 	and.w	r3, r3, #1
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d007      	beq.n	8003fd8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f042 0201 	orr.w	r2, r2, #1
 8003fd6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003fe6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2222      	movs	r2, #34	@ 0x22
 8003fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2240      	movs	r2, #64	@ 0x40
 8003ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004002:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004008:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800400e:	b29a      	uxth	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	4a5b      	ldr	r2, [pc, #364]	@ (8004184 <HAL_I2C_Mem_Read+0x228>)
 8004018:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800401a:	88f8      	ldrh	r0, [r7, #6]
 800401c:	893a      	ldrh	r2, [r7, #8]
 800401e:	8979      	ldrh	r1, [r7, #10]
 8004020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004022:	9301      	str	r3, [sp, #4]
 8004024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004026:	9300      	str	r3, [sp, #0]
 8004028:	4603      	mov	r3, r0
 800402a:	68f8      	ldr	r0, [r7, #12]
 800402c:	f000 fb8c 	bl	8004748 <I2C_RequestMemoryRead>
 8004030:	4603      	mov	r3, r0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d001      	beq.n	800403a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e1bc      	b.n	80043b4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800403e:	2b00      	cmp	r3, #0
 8004040:	d113      	bne.n	800406a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004042:	2300      	movs	r3, #0
 8004044:	623b      	str	r3, [r7, #32]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	695b      	ldr	r3, [r3, #20]
 800404c:	623b      	str	r3, [r7, #32]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	623b      	str	r3, [r7, #32]
 8004056:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004066:	601a      	str	r2, [r3, #0]
 8004068:	e190      	b.n	800438c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800406e:	2b01      	cmp	r3, #1
 8004070:	d11b      	bne.n	80040aa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004080:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004082:	2300      	movs	r3, #0
 8004084:	61fb      	str	r3, [r7, #28]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	695b      	ldr	r3, [r3, #20]
 800408c:	61fb      	str	r3, [r7, #28]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	699b      	ldr	r3, [r3, #24]
 8004094:	61fb      	str	r3, [r7, #28]
 8004096:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040a6:	601a      	str	r2, [r3, #0]
 80040a8:	e170      	b.n	800438c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d11b      	bne.n	80040ea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040c0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040d2:	2300      	movs	r3, #0
 80040d4:	61bb      	str	r3, [r7, #24]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	695b      	ldr	r3, [r3, #20]
 80040dc:	61bb      	str	r3, [r7, #24]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	699b      	ldr	r3, [r3, #24]
 80040e4:	61bb      	str	r3, [r7, #24]
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	e150      	b.n	800438c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ea:	2300      	movs	r3, #0
 80040ec:	617b      	str	r3, [r7, #20]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	617b      	str	r3, [r7, #20]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	617b      	str	r3, [r7, #20]
 80040fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004100:	e144      	b.n	800438c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004106:	2b03      	cmp	r3, #3
 8004108:	f200 80f1 	bhi.w	80042ee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004110:	2b01      	cmp	r3, #1
 8004112:	d123      	bne.n	800415c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004116:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004118:	68f8      	ldr	r0, [r7, #12]
 800411a:	f000 fda7 	bl	8004c6c <I2C_WaitOnRXNEFlagUntilTimeout>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d001      	beq.n	8004128 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e145      	b.n	80043b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	691a      	ldr	r2, [r3, #16]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004132:	b2d2      	uxtb	r2, r2
 8004134:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800413a:	1c5a      	adds	r2, r3, #1
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004144:	3b01      	subs	r3, #1
 8004146:	b29a      	uxth	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004150:	b29b      	uxth	r3, r3
 8004152:	3b01      	subs	r3, #1
 8004154:	b29a      	uxth	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800415a:	e117      	b.n	800438c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004160:	2b02      	cmp	r3, #2
 8004162:	d14e      	bne.n	8004202 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004166:	9300      	str	r3, [sp, #0]
 8004168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800416a:	2200      	movs	r2, #0
 800416c:	4906      	ldr	r1, [pc, #24]	@ (8004188 <HAL_I2C_Mem_Read+0x22c>)
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f000 fbd2 	bl	8004918 <I2C_WaitOnFlagUntilTimeout>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d008      	beq.n	800418c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e11a      	b.n	80043b4 <HAL_I2C_Mem_Read+0x458>
 800417e:	bf00      	nop
 8004180:	00100002 	.word	0x00100002
 8004184:	ffff0000 	.word	0xffff0000
 8004188:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800419a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	691a      	ldr	r2, [r3, #16]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a6:	b2d2      	uxtb	r2, r2
 80041a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ae:	1c5a      	adds	r2, r3, #1
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041b8:	3b01      	subs	r3, #1
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	3b01      	subs	r3, #1
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	691a      	ldr	r2, [r3, #16]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d8:	b2d2      	uxtb	r2, r2
 80041da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e0:	1c5a      	adds	r2, r3, #1
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ea:	3b01      	subs	r3, #1
 80041ec:	b29a      	uxth	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	3b01      	subs	r3, #1
 80041fa:	b29a      	uxth	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004200:	e0c4      	b.n	800438c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004204:	9300      	str	r3, [sp, #0]
 8004206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004208:	2200      	movs	r2, #0
 800420a:	496c      	ldr	r1, [pc, #432]	@ (80043bc <HAL_I2C_Mem_Read+0x460>)
 800420c:	68f8      	ldr	r0, [r7, #12]
 800420e:	f000 fb83 	bl	8004918 <I2C_WaitOnFlagUntilTimeout>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d001      	beq.n	800421c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e0cb      	b.n	80043b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800422a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	691a      	ldr	r2, [r3, #16]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004236:	b2d2      	uxtb	r2, r2
 8004238:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423e:	1c5a      	adds	r2, r3, #1
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004248:	3b01      	subs	r3, #1
 800424a:	b29a      	uxth	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004254:	b29b      	uxth	r3, r3
 8004256:	3b01      	subs	r3, #1
 8004258:	b29a      	uxth	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	9300      	str	r3, [sp, #0]
 8004262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004264:	2200      	movs	r2, #0
 8004266:	4955      	ldr	r1, [pc, #340]	@ (80043bc <HAL_I2C_Mem_Read+0x460>)
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 fb55 	bl	8004918 <I2C_WaitOnFlagUntilTimeout>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e09d      	b.n	80043b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004286:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	691a      	ldr	r2, [r3, #16]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004292:	b2d2      	uxtb	r2, r2
 8004294:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429a:	1c5a      	adds	r2, r3, #1
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a4:	3b01      	subs	r3, #1
 80042a6:	b29a      	uxth	r2, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	3b01      	subs	r3, #1
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c4:	b2d2      	uxtb	r2, r2
 80042c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042cc:	1c5a      	adds	r2, r3, #1
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d6:	3b01      	subs	r3, #1
 80042d8:	b29a      	uxth	r2, r3
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	3b01      	subs	r3, #1
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80042ec:	e04e      	b.n	800438c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f000 fcba 	bl	8004c6c <I2C_WaitOnRXNEFlagUntilTimeout>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e058      	b.n	80043b4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	691a      	ldr	r2, [r3, #16]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430c:	b2d2      	uxtb	r2, r2
 800430e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800432a:	b29b      	uxth	r3, r3
 800432c:	3b01      	subs	r3, #1
 800432e:	b29a      	uxth	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	f003 0304 	and.w	r3, r3, #4
 800433e:	2b04      	cmp	r3, #4
 8004340:	d124      	bne.n	800438c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004346:	2b03      	cmp	r3, #3
 8004348:	d107      	bne.n	800435a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004358:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	691a      	ldr	r2, [r3, #16]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004364:	b2d2      	uxtb	r2, r2
 8004366:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436c:	1c5a      	adds	r2, r3, #1
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004376:	3b01      	subs	r3, #1
 8004378:	b29a      	uxth	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004382:	b29b      	uxth	r3, r3
 8004384:	3b01      	subs	r3, #1
 8004386:	b29a      	uxth	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004390:	2b00      	cmp	r3, #0
 8004392:	f47f aeb6 	bne.w	8004102 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2220      	movs	r2, #32
 800439a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80043ae:	2300      	movs	r3, #0
 80043b0:	e000      	b.n	80043b4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80043b2:	2302      	movs	r3, #2
  }
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3728      	adds	r7, #40	@ 0x28
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	00010004 	.word	0x00010004

080043c0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b08a      	sub	sp, #40	@ 0x28
 80043c4:	af02      	add	r7, sp, #8
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	607a      	str	r2, [r7, #4]
 80043ca:	603b      	str	r3, [r7, #0]
 80043cc:	460b      	mov	r3, r1
 80043ce:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80043d0:	f7fe fffc 	bl	80033cc <HAL_GetTick>
 80043d4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b20      	cmp	r3, #32
 80043e4:	f040 8111 	bne.w	800460a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	9300      	str	r3, [sp, #0]
 80043ec:	2319      	movs	r3, #25
 80043ee:	2201      	movs	r2, #1
 80043f0:	4988      	ldr	r1, [pc, #544]	@ (8004614 <HAL_I2C_IsDeviceReady+0x254>)
 80043f2:	68f8      	ldr	r0, [r7, #12]
 80043f4:	f000 fa90 	bl	8004918 <I2C_WaitOnFlagUntilTimeout>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d001      	beq.n	8004402 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80043fe:	2302      	movs	r3, #2
 8004400:	e104      	b.n	800460c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004408:	2b01      	cmp	r3, #1
 800440a:	d101      	bne.n	8004410 <HAL_I2C_IsDeviceReady+0x50>
 800440c:	2302      	movs	r3, #2
 800440e:	e0fd      	b.n	800460c <HAL_I2C_IsDeviceReady+0x24c>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b01      	cmp	r3, #1
 8004424:	d007      	beq.n	8004436 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f042 0201 	orr.w	r2, r2, #1
 8004434:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004444:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2224      	movs	r2, #36	@ 0x24
 800444a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	4a70      	ldr	r2, [pc, #448]	@ (8004618 <HAL_I2C_IsDeviceReady+0x258>)
 8004458:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004468:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	2200      	movs	r2, #0
 8004472:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	f000 fa4e 	bl	8004918 <I2C_WaitOnFlagUntilTimeout>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00d      	beq.n	800449e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800448c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004490:	d103      	bne.n	800449a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004498:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800449a:	2303      	movs	r3, #3
 800449c:	e0b6      	b.n	800460c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800449e:	897b      	ldrh	r3, [r7, #10]
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	461a      	mov	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80044ac:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80044ae:	f7fe ff8d 	bl	80033cc <HAL_GetTick>
 80044b2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	695b      	ldr	r3, [r3, #20]
 80044ba:	f003 0302 	and.w	r3, r3, #2
 80044be:	2b02      	cmp	r3, #2
 80044c0:	bf0c      	ite	eq
 80044c2:	2301      	moveq	r3, #1
 80044c4:	2300      	movne	r3, #0
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044d8:	bf0c      	ite	eq
 80044da:	2301      	moveq	r3, #1
 80044dc:	2300      	movne	r3, #0
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80044e2:	e025      	b.n	8004530 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80044e4:	f7fe ff72 	bl	80033cc <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	683a      	ldr	r2, [r7, #0]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d302      	bcc.n	80044fa <HAL_I2C_IsDeviceReady+0x13a>
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d103      	bne.n	8004502 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	22a0      	movs	r2, #160	@ 0xa0
 80044fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	695b      	ldr	r3, [r3, #20]
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b02      	cmp	r3, #2
 800450e:	bf0c      	ite	eq
 8004510:	2301      	moveq	r3, #1
 8004512:	2300      	movne	r3, #0
 8004514:	b2db      	uxtb	r3, r3
 8004516:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004522:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004526:	bf0c      	ite	eq
 8004528:	2301      	moveq	r3, #1
 800452a:	2300      	movne	r3, #0
 800452c:	b2db      	uxtb	r3, r3
 800452e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004536:	b2db      	uxtb	r3, r3
 8004538:	2ba0      	cmp	r3, #160	@ 0xa0
 800453a:	d005      	beq.n	8004548 <HAL_I2C_IsDeviceReady+0x188>
 800453c:	7dfb      	ldrb	r3, [r7, #23]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d102      	bne.n	8004548 <HAL_I2C_IsDeviceReady+0x188>
 8004542:	7dbb      	ldrb	r3, [r7, #22]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d0cd      	beq.n	80044e4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2220      	movs	r2, #32
 800454c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b02      	cmp	r3, #2
 800455c:	d129      	bne.n	80045b2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800456c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800456e:	2300      	movs	r3, #0
 8004570:	613b      	str	r3, [r7, #16]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	695b      	ldr	r3, [r3, #20]
 8004578:	613b      	str	r3, [r7, #16]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	699b      	ldr	r3, [r3, #24]
 8004580:	613b      	str	r3, [r7, #16]
 8004582:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	9300      	str	r3, [sp, #0]
 8004588:	2319      	movs	r3, #25
 800458a:	2201      	movs	r2, #1
 800458c:	4921      	ldr	r1, [pc, #132]	@ (8004614 <HAL_I2C_IsDeviceReady+0x254>)
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	f000 f9c2 	bl	8004918 <I2C_WaitOnFlagUntilTimeout>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e036      	b.n	800460c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2220      	movs	r2, #32
 80045a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80045ae:	2300      	movs	r3, #0
 80045b0:	e02c      	b.n	800460c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045c0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80045ca:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	9300      	str	r3, [sp, #0]
 80045d0:	2319      	movs	r3, #25
 80045d2:	2201      	movs	r2, #1
 80045d4:	490f      	ldr	r1, [pc, #60]	@ (8004614 <HAL_I2C_IsDeviceReady+0x254>)
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	f000 f99e 	bl	8004918 <I2C_WaitOnFlagUntilTimeout>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e012      	b.n	800460c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	3301      	adds	r3, #1
 80045ea:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80045ec:	69ba      	ldr	r2, [r7, #24]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	429a      	cmp	r2, r3
 80045f2:	f4ff af32 	bcc.w	800445a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e000      	b.n	800460c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800460a:	2302      	movs	r3, #2
  }
}
 800460c:	4618      	mov	r0, r3
 800460e:	3720      	adds	r7, #32
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	00100002 	.word	0x00100002
 8004618:	ffff0000 	.word	0xffff0000

0800461c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b088      	sub	sp, #32
 8004620:	af02      	add	r7, sp, #8
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	4608      	mov	r0, r1
 8004626:	4611      	mov	r1, r2
 8004628:	461a      	mov	r2, r3
 800462a:	4603      	mov	r3, r0
 800462c:	817b      	strh	r3, [r7, #10]
 800462e:	460b      	mov	r3, r1
 8004630:	813b      	strh	r3, [r7, #8]
 8004632:	4613      	mov	r3, r2
 8004634:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004644:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004648:	9300      	str	r3, [sp, #0]
 800464a:	6a3b      	ldr	r3, [r7, #32]
 800464c:	2200      	movs	r2, #0
 800464e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004652:	68f8      	ldr	r0, [r7, #12]
 8004654:	f000 f960 	bl	8004918 <I2C_WaitOnFlagUntilTimeout>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00d      	beq.n	800467a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004668:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800466c:	d103      	bne.n	8004676 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004674:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e05f      	b.n	800473a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800467a:	897b      	ldrh	r3, [r7, #10]
 800467c:	b2db      	uxtb	r3, r3
 800467e:	461a      	mov	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004688:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800468a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468c:	6a3a      	ldr	r2, [r7, #32]
 800468e:	492d      	ldr	r1, [pc, #180]	@ (8004744 <I2C_RequestMemoryWrite+0x128>)
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f000 f9bb 	bl	8004a0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e04c      	b.n	800473a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046a0:	2300      	movs	r3, #0
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	695b      	ldr	r3, [r3, #20]
 80046aa:	617b      	str	r3, [r7, #20]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	617b      	str	r3, [r7, #20]
 80046b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b8:	6a39      	ldr	r1, [r7, #32]
 80046ba:	68f8      	ldr	r0, [r7, #12]
 80046bc:	f000 fa46 	bl	8004b4c <I2C_WaitOnTXEFlagUntilTimeout>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00d      	beq.n	80046e2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ca:	2b04      	cmp	r3, #4
 80046cc:	d107      	bne.n	80046de <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e02b      	b.n	800473a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80046e2:	88fb      	ldrh	r3, [r7, #6]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d105      	bne.n	80046f4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046e8:	893b      	ldrh	r3, [r7, #8]
 80046ea:	b2da      	uxtb	r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	611a      	str	r2, [r3, #16]
 80046f2:	e021      	b.n	8004738 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80046f4:	893b      	ldrh	r3, [r7, #8]
 80046f6:	0a1b      	lsrs	r3, r3, #8
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	b2da      	uxtb	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004702:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004704:	6a39      	ldr	r1, [r7, #32]
 8004706:	68f8      	ldr	r0, [r7, #12]
 8004708:	f000 fa20 	bl	8004b4c <I2C_WaitOnTXEFlagUntilTimeout>
 800470c:	4603      	mov	r3, r0
 800470e:	2b00      	cmp	r3, #0
 8004710:	d00d      	beq.n	800472e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004716:	2b04      	cmp	r3, #4
 8004718:	d107      	bne.n	800472a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004728:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e005      	b.n	800473a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800472e:	893b      	ldrh	r3, [r7, #8]
 8004730:	b2da      	uxtb	r2, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	00010002 	.word	0x00010002

08004748 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b088      	sub	sp, #32
 800474c:	af02      	add	r7, sp, #8
 800474e:	60f8      	str	r0, [r7, #12]
 8004750:	4608      	mov	r0, r1
 8004752:	4611      	mov	r1, r2
 8004754:	461a      	mov	r2, r3
 8004756:	4603      	mov	r3, r0
 8004758:	817b      	strh	r3, [r7, #10]
 800475a:	460b      	mov	r3, r1
 800475c:	813b      	strh	r3, [r7, #8]
 800475e:	4613      	mov	r3, r2
 8004760:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004770:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004780:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004784:	9300      	str	r3, [sp, #0]
 8004786:	6a3b      	ldr	r3, [r7, #32]
 8004788:	2200      	movs	r2, #0
 800478a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f000 f8c2 	bl	8004918 <I2C_WaitOnFlagUntilTimeout>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00d      	beq.n	80047b6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047a8:	d103      	bne.n	80047b2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e0aa      	b.n	800490c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047b6:	897b      	ldrh	r3, [r7, #10]
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	461a      	mov	r2, r3
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c8:	6a3a      	ldr	r2, [r7, #32]
 80047ca:	4952      	ldr	r1, [pc, #328]	@ (8004914 <I2C_RequestMemoryRead+0x1cc>)
 80047cc:	68f8      	ldr	r0, [r7, #12]
 80047ce:	f000 f91d 	bl	8004a0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047d2:	4603      	mov	r3, r0
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d001      	beq.n	80047dc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e097      	b.n	800490c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047dc:	2300      	movs	r3, #0
 80047de:	617b      	str	r3, [r7, #20]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	617b      	str	r3, [r7, #20]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	617b      	str	r3, [r7, #20]
 80047f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047f4:	6a39      	ldr	r1, [r7, #32]
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f000 f9a8 	bl	8004b4c <I2C_WaitOnTXEFlagUntilTimeout>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00d      	beq.n	800481e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004806:	2b04      	cmp	r3, #4
 8004808:	d107      	bne.n	800481a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004818:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e076      	b.n	800490c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800481e:	88fb      	ldrh	r3, [r7, #6]
 8004820:	2b01      	cmp	r3, #1
 8004822:	d105      	bne.n	8004830 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004824:	893b      	ldrh	r3, [r7, #8]
 8004826:	b2da      	uxtb	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	611a      	str	r2, [r3, #16]
 800482e:	e021      	b.n	8004874 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004830:	893b      	ldrh	r3, [r7, #8]
 8004832:	0a1b      	lsrs	r3, r3, #8
 8004834:	b29b      	uxth	r3, r3
 8004836:	b2da      	uxtb	r2, r3
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800483e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004840:	6a39      	ldr	r1, [r7, #32]
 8004842:	68f8      	ldr	r0, [r7, #12]
 8004844:	f000 f982 	bl	8004b4c <I2C_WaitOnTXEFlagUntilTimeout>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00d      	beq.n	800486a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	2b04      	cmp	r3, #4
 8004854:	d107      	bne.n	8004866 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004864:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e050      	b.n	800490c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800486a:	893b      	ldrh	r3, [r7, #8]
 800486c:	b2da      	uxtb	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004874:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004876:	6a39      	ldr	r1, [r7, #32]
 8004878:	68f8      	ldr	r0, [r7, #12]
 800487a:	f000 f967 	bl	8004b4c <I2C_WaitOnTXEFlagUntilTimeout>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00d      	beq.n	80048a0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004888:	2b04      	cmp	r3, #4
 800488a:	d107      	bne.n	800489c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800489a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e035      	b.n	800490c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048ae:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b2:	9300      	str	r3, [sp, #0]
 80048b4:	6a3b      	ldr	r3, [r7, #32]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048bc:	68f8      	ldr	r0, [r7, #12]
 80048be:	f000 f82b 	bl	8004918 <I2C_WaitOnFlagUntilTimeout>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00d      	beq.n	80048e4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048d6:	d103      	bne.n	80048e0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80048e0:	2303      	movs	r3, #3
 80048e2:	e013      	b.n	800490c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80048e4:	897b      	ldrh	r3, [r7, #10]
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	f043 0301 	orr.w	r3, r3, #1
 80048ec:	b2da      	uxtb	r2, r3
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f6:	6a3a      	ldr	r2, [r7, #32]
 80048f8:	4906      	ldr	r1, [pc, #24]	@ (8004914 <I2C_RequestMemoryRead+0x1cc>)
 80048fa:	68f8      	ldr	r0, [r7, #12]
 80048fc:	f000 f886 	bl	8004a0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e000      	b.n	800490c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3718      	adds	r7, #24
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	00010002 	.word	0x00010002

08004918 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	603b      	str	r3, [r7, #0]
 8004924:	4613      	mov	r3, r2
 8004926:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004928:	e048      	b.n	80049bc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004930:	d044      	beq.n	80049bc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004932:	f7fe fd4b 	bl	80033cc <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	683a      	ldr	r2, [r7, #0]
 800493e:	429a      	cmp	r2, r3
 8004940:	d302      	bcc.n	8004948 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d139      	bne.n	80049bc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	0c1b      	lsrs	r3, r3, #16
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b01      	cmp	r3, #1
 8004950:	d10d      	bne.n	800496e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	695b      	ldr	r3, [r3, #20]
 8004958:	43da      	mvns	r2, r3
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	4013      	ands	r3, r2
 800495e:	b29b      	uxth	r3, r3
 8004960:	2b00      	cmp	r3, #0
 8004962:	bf0c      	ite	eq
 8004964:	2301      	moveq	r3, #1
 8004966:	2300      	movne	r3, #0
 8004968:	b2db      	uxtb	r3, r3
 800496a:	461a      	mov	r2, r3
 800496c:	e00c      	b.n	8004988 <I2C_WaitOnFlagUntilTimeout+0x70>
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	699b      	ldr	r3, [r3, #24]
 8004974:	43da      	mvns	r2, r3
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	4013      	ands	r3, r2
 800497a:	b29b      	uxth	r3, r3
 800497c:	2b00      	cmp	r3, #0
 800497e:	bf0c      	ite	eq
 8004980:	2301      	moveq	r3, #1
 8004982:	2300      	movne	r3, #0
 8004984:	b2db      	uxtb	r3, r3
 8004986:	461a      	mov	r2, r3
 8004988:	79fb      	ldrb	r3, [r7, #7]
 800498a:	429a      	cmp	r2, r3
 800498c:	d116      	bne.n	80049bc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2220      	movs	r2, #32
 8004998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a8:	f043 0220 	orr.w	r2, r3, #32
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e023      	b.n	8004a04 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	0c1b      	lsrs	r3, r3, #16
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d10d      	bne.n	80049e2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	43da      	mvns	r2, r3
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	4013      	ands	r3, r2
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	bf0c      	ite	eq
 80049d8:	2301      	moveq	r3, #1
 80049da:	2300      	movne	r3, #0
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	461a      	mov	r2, r3
 80049e0:	e00c      	b.n	80049fc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	43da      	mvns	r2, r3
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	4013      	ands	r3, r2
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	bf0c      	ite	eq
 80049f4:	2301      	moveq	r3, #1
 80049f6:	2300      	movne	r3, #0
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	461a      	mov	r2, r3
 80049fc:	79fb      	ldrb	r3, [r7, #7]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d093      	beq.n	800492a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3710      	adds	r7, #16
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
 8004a18:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a1a:	e071      	b.n	8004b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	695b      	ldr	r3, [r3, #20]
 8004a22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a2a:	d123      	bne.n	8004a74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a3a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2220      	movs	r2, #32
 8004a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a60:	f043 0204 	orr.w	r2, r3, #4
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e067      	b.n	8004b44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7a:	d041      	beq.n	8004b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a7c:	f7fe fca6 	bl	80033cc <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d302      	bcc.n	8004a92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d136      	bne.n	8004b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	0c1b      	lsrs	r3, r3, #16
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d10c      	bne.n	8004ab6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	695b      	ldr	r3, [r3, #20]
 8004aa2:	43da      	mvns	r2, r3
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	bf14      	ite	ne
 8004aae:	2301      	movne	r3, #1
 8004ab0:	2300      	moveq	r3, #0
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	e00b      	b.n	8004ace <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	43da      	mvns	r2, r3
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	bf14      	ite	ne
 8004ac8:	2301      	movne	r3, #1
 8004aca:	2300      	moveq	r3, #0
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d016      	beq.n	8004b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2220      	movs	r2, #32
 8004adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aec:	f043 0220 	orr.w	r2, r3, #32
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e021      	b.n	8004b44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	0c1b      	lsrs	r3, r3, #16
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d10c      	bne.n	8004b24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	695b      	ldr	r3, [r3, #20]
 8004b10:	43da      	mvns	r2, r3
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	4013      	ands	r3, r2
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	bf14      	ite	ne
 8004b1c:	2301      	movne	r3, #1
 8004b1e:	2300      	moveq	r3, #0
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	e00b      	b.n	8004b3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	699b      	ldr	r3, [r3, #24]
 8004b2a:	43da      	mvns	r2, r3
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	4013      	ands	r3, r2
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	bf14      	ite	ne
 8004b36:	2301      	movne	r3, #1
 8004b38:	2300      	moveq	r3, #0
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f47f af6d 	bne.w	8004a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3710      	adds	r7, #16
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	60f8      	str	r0, [r7, #12]
 8004b54:	60b9      	str	r1, [r7, #8]
 8004b56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b58:	e034      	b.n	8004bc4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b5a:	68f8      	ldr	r0, [r7, #12]
 8004b5c:	f000 f8e3 	bl	8004d26 <I2C_IsAcknowledgeFailed>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d001      	beq.n	8004b6a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e034      	b.n	8004bd4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b70:	d028      	beq.n	8004bc4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b72:	f7fe fc2b 	bl	80033cc <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d302      	bcc.n	8004b88 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d11d      	bne.n	8004bc4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b92:	2b80      	cmp	r3, #128	@ 0x80
 8004b94:	d016      	beq.n	8004bc4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2220      	movs	r2, #32
 8004ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb0:	f043 0220 	orr.w	r2, r3, #32
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e007      	b.n	8004bd4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bce:	2b80      	cmp	r3, #128	@ 0x80
 8004bd0:	d1c3      	bne.n	8004b5a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3710      	adds	r7, #16
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004be8:	e034      	b.n	8004c54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004bea:	68f8      	ldr	r0, [r7, #12]
 8004bec:	f000 f89b 	bl	8004d26 <I2C_IsAcknowledgeFailed>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d001      	beq.n	8004bfa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e034      	b.n	8004c64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c00:	d028      	beq.n	8004c54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c02:	f7fe fbe3 	bl	80033cc <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	68ba      	ldr	r2, [r7, #8]
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d302      	bcc.n	8004c18 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d11d      	bne.n	8004c54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	f003 0304 	and.w	r3, r3, #4
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	d016      	beq.n	8004c54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2220      	movs	r2, #32
 8004c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c40:	f043 0220 	orr.w	r2, r3, #32
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	e007      	b.n	8004c64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	f003 0304 	and.w	r3, r3, #4
 8004c5e:	2b04      	cmp	r3, #4
 8004c60:	d1c3      	bne.n	8004bea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c62:	2300      	movs	r3, #0
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3710      	adds	r7, #16
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b084      	sub	sp, #16
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c78:	e049      	b.n	8004d0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	f003 0310 	and.w	r3, r3, #16
 8004c84:	2b10      	cmp	r3, #16
 8004c86:	d119      	bne.n	8004cbc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f06f 0210 	mvn.w	r2, #16
 8004c90:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e030      	b.n	8004d1e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cbc:	f7fe fb86 	bl	80033cc <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	68ba      	ldr	r2, [r7, #8]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d302      	bcc.n	8004cd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d11d      	bne.n	8004d0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	695b      	ldr	r3, [r3, #20]
 8004cd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cdc:	2b40      	cmp	r3, #64	@ 0x40
 8004cde:	d016      	beq.n	8004d0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2220      	movs	r2, #32
 8004cea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfa:	f043 0220 	orr.w	r2, r3, #32
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e007      	b.n	8004d1e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d18:	2b40      	cmp	r3, #64	@ 0x40
 8004d1a:	d1ae      	bne.n	8004c7a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3710      	adds	r7, #16
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004d26:	b480      	push	{r7}
 8004d28:	b083      	sub	sp, #12
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	695b      	ldr	r3, [r3, #20]
 8004d34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d3c:	d11b      	bne.n	8004d76 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004d46:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2220      	movs	r2, #32
 8004d52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d62:	f043 0204 	orr.w	r2, r3, #4
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e000      	b.n	8004d78 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e267      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d075      	beq.n	8004e8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004da2:	4b88      	ldr	r3, [pc, #544]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	f003 030c 	and.w	r3, r3, #12
 8004daa:	2b04      	cmp	r3, #4
 8004dac:	d00c      	beq.n	8004dc8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004dae:	4b85      	ldr	r3, [pc, #532]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004db6:	2b08      	cmp	r3, #8
 8004db8:	d112      	bne.n	8004de0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004dba:	4b82      	ldr	r3, [pc, #520]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dc6:	d10b      	bne.n	8004de0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dc8:	4b7e      	ldr	r3, [pc, #504]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d05b      	beq.n	8004e8c <HAL_RCC_OscConfig+0x108>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d157      	bne.n	8004e8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e242      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de8:	d106      	bne.n	8004df8 <HAL_RCC_OscConfig+0x74>
 8004dea:	4b76      	ldr	r3, [pc, #472]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a75      	ldr	r2, [pc, #468]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004df4:	6013      	str	r3, [r2, #0]
 8004df6:	e01d      	b.n	8004e34 <HAL_RCC_OscConfig+0xb0>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e00:	d10c      	bne.n	8004e1c <HAL_RCC_OscConfig+0x98>
 8004e02:	4b70      	ldr	r3, [pc, #448]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a6f      	ldr	r2, [pc, #444]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004e08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e0c:	6013      	str	r3, [r2, #0]
 8004e0e:	4b6d      	ldr	r3, [pc, #436]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a6c      	ldr	r2, [pc, #432]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004e14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e18:	6013      	str	r3, [r2, #0]
 8004e1a:	e00b      	b.n	8004e34 <HAL_RCC_OscConfig+0xb0>
 8004e1c:	4b69      	ldr	r3, [pc, #420]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a68      	ldr	r2, [pc, #416]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004e22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e26:	6013      	str	r3, [r2, #0]
 8004e28:	4b66      	ldr	r3, [pc, #408]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a65      	ldr	r2, [pc, #404]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004e2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d013      	beq.n	8004e64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e3c:	f7fe fac6 	bl	80033cc <HAL_GetTick>
 8004e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e42:	e008      	b.n	8004e56 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e44:	f7fe fac2 	bl	80033cc <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	2b64      	cmp	r3, #100	@ 0x64
 8004e50:	d901      	bls.n	8004e56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e207      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e56:	4b5b      	ldr	r3, [pc, #364]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d0f0      	beq.n	8004e44 <HAL_RCC_OscConfig+0xc0>
 8004e62:	e014      	b.n	8004e8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e64:	f7fe fab2 	bl	80033cc <HAL_GetTick>
 8004e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e6a:	e008      	b.n	8004e7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e6c:	f7fe faae 	bl	80033cc <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b64      	cmp	r3, #100	@ 0x64
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e1f3      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e7e:	4b51      	ldr	r3, [pc, #324]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1f0      	bne.n	8004e6c <HAL_RCC_OscConfig+0xe8>
 8004e8a:	e000      	b.n	8004e8e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d063      	beq.n	8004f62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004e9a:	4b4a      	ldr	r3, [pc, #296]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f003 030c 	and.w	r3, r3, #12
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00b      	beq.n	8004ebe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ea6:	4b47      	ldr	r3, [pc, #284]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004eae:	2b08      	cmp	r3, #8
 8004eb0:	d11c      	bne.n	8004eec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004eb2:	4b44      	ldr	r3, [pc, #272]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d116      	bne.n	8004eec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ebe:	4b41      	ldr	r3, [pc, #260]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0302 	and.w	r3, r3, #2
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d005      	beq.n	8004ed6 <HAL_RCC_OscConfig+0x152>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d001      	beq.n	8004ed6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e1c7      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ed6:	4b3b      	ldr	r3, [pc, #236]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	00db      	lsls	r3, r3, #3
 8004ee4:	4937      	ldr	r1, [pc, #220]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eea:	e03a      	b.n	8004f62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d020      	beq.n	8004f36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ef4:	4b34      	ldr	r3, [pc, #208]	@ (8004fc8 <HAL_RCC_OscConfig+0x244>)
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004efa:	f7fe fa67 	bl	80033cc <HAL_GetTick>
 8004efe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f00:	e008      	b.n	8004f14 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f02:	f7fe fa63 	bl	80033cc <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d901      	bls.n	8004f14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e1a8      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f14:	4b2b      	ldr	r3, [pc, #172]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0302 	and.w	r3, r3, #2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d0f0      	beq.n	8004f02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f20:	4b28      	ldr	r3, [pc, #160]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	00db      	lsls	r3, r3, #3
 8004f2e:	4925      	ldr	r1, [pc, #148]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004f30:	4313      	orrs	r3, r2
 8004f32:	600b      	str	r3, [r1, #0]
 8004f34:	e015      	b.n	8004f62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f36:	4b24      	ldr	r3, [pc, #144]	@ (8004fc8 <HAL_RCC_OscConfig+0x244>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f3c:	f7fe fa46 	bl	80033cc <HAL_GetTick>
 8004f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f42:	e008      	b.n	8004f56 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f44:	f7fe fa42 	bl	80033cc <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e187      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f56:	4b1b      	ldr	r3, [pc, #108]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0302 	and.w	r3, r3, #2
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1f0      	bne.n	8004f44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0308 	and.w	r3, r3, #8
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d036      	beq.n	8004fdc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	695b      	ldr	r3, [r3, #20]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d016      	beq.n	8004fa4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f76:	4b15      	ldr	r3, [pc, #84]	@ (8004fcc <HAL_RCC_OscConfig+0x248>)
 8004f78:	2201      	movs	r2, #1
 8004f7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f7c:	f7fe fa26 	bl	80033cc <HAL_GetTick>
 8004f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f82:	e008      	b.n	8004f96 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f84:	f7fe fa22 	bl	80033cc <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e167      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f96:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc4 <HAL_RCC_OscConfig+0x240>)
 8004f98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f9a:	f003 0302 	and.w	r3, r3, #2
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d0f0      	beq.n	8004f84 <HAL_RCC_OscConfig+0x200>
 8004fa2:	e01b      	b.n	8004fdc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fa4:	4b09      	ldr	r3, [pc, #36]	@ (8004fcc <HAL_RCC_OscConfig+0x248>)
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004faa:	f7fe fa0f 	bl	80033cc <HAL_GetTick>
 8004fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fb0:	e00e      	b.n	8004fd0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fb2:	f7fe fa0b 	bl	80033cc <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d907      	bls.n	8004fd0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e150      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
 8004fc4:	40023800 	.word	0x40023800
 8004fc8:	42470000 	.word	0x42470000
 8004fcc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fd0:	4b88      	ldr	r3, [pc, #544]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8004fd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fd4:	f003 0302 	and.w	r3, r3, #2
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d1ea      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0304 	and.w	r3, r3, #4
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	f000 8097 	beq.w	8005118 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fea:	2300      	movs	r3, #0
 8004fec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fee:	4b81      	ldr	r3, [pc, #516]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8004ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d10f      	bne.n	800501a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	60bb      	str	r3, [r7, #8]
 8004ffe:	4b7d      	ldr	r3, [pc, #500]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005002:	4a7c      	ldr	r2, [pc, #496]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005004:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005008:	6413      	str	r3, [r2, #64]	@ 0x40
 800500a:	4b7a      	ldr	r3, [pc, #488]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 800500c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005012:	60bb      	str	r3, [r7, #8]
 8005014:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005016:	2301      	movs	r3, #1
 8005018:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800501a:	4b77      	ldr	r3, [pc, #476]	@ (80051f8 <HAL_RCC_OscConfig+0x474>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005022:	2b00      	cmp	r3, #0
 8005024:	d118      	bne.n	8005058 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005026:	4b74      	ldr	r3, [pc, #464]	@ (80051f8 <HAL_RCC_OscConfig+0x474>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a73      	ldr	r2, [pc, #460]	@ (80051f8 <HAL_RCC_OscConfig+0x474>)
 800502c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005030:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005032:	f7fe f9cb 	bl	80033cc <HAL_GetTick>
 8005036:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005038:	e008      	b.n	800504c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800503a:	f7fe f9c7 	bl	80033cc <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b02      	cmp	r3, #2
 8005046:	d901      	bls.n	800504c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e10c      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800504c:	4b6a      	ldr	r3, [pc, #424]	@ (80051f8 <HAL_RCC_OscConfig+0x474>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005054:	2b00      	cmp	r3, #0
 8005056:	d0f0      	beq.n	800503a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	2b01      	cmp	r3, #1
 800505e:	d106      	bne.n	800506e <HAL_RCC_OscConfig+0x2ea>
 8005060:	4b64      	ldr	r3, [pc, #400]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005062:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005064:	4a63      	ldr	r2, [pc, #396]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005066:	f043 0301 	orr.w	r3, r3, #1
 800506a:	6713      	str	r3, [r2, #112]	@ 0x70
 800506c:	e01c      	b.n	80050a8 <HAL_RCC_OscConfig+0x324>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	2b05      	cmp	r3, #5
 8005074:	d10c      	bne.n	8005090 <HAL_RCC_OscConfig+0x30c>
 8005076:	4b5f      	ldr	r3, [pc, #380]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800507a:	4a5e      	ldr	r2, [pc, #376]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 800507c:	f043 0304 	orr.w	r3, r3, #4
 8005080:	6713      	str	r3, [r2, #112]	@ 0x70
 8005082:	4b5c      	ldr	r3, [pc, #368]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005086:	4a5b      	ldr	r2, [pc, #364]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005088:	f043 0301 	orr.w	r3, r3, #1
 800508c:	6713      	str	r3, [r2, #112]	@ 0x70
 800508e:	e00b      	b.n	80050a8 <HAL_RCC_OscConfig+0x324>
 8005090:	4b58      	ldr	r3, [pc, #352]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005092:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005094:	4a57      	ldr	r2, [pc, #348]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005096:	f023 0301 	bic.w	r3, r3, #1
 800509a:	6713      	str	r3, [r2, #112]	@ 0x70
 800509c:	4b55      	ldr	r3, [pc, #340]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 800509e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050a0:	4a54      	ldr	r2, [pc, #336]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 80050a2:	f023 0304 	bic.w	r3, r3, #4
 80050a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d015      	beq.n	80050dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050b0:	f7fe f98c 	bl	80033cc <HAL_GetTick>
 80050b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050b6:	e00a      	b.n	80050ce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050b8:	f7fe f988 	bl	80033cc <HAL_GetTick>
 80050bc:	4602      	mov	r2, r0
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d901      	bls.n	80050ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e0cb      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ce:	4b49      	ldr	r3, [pc, #292]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 80050d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050d2:	f003 0302 	and.w	r3, r3, #2
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d0ee      	beq.n	80050b8 <HAL_RCC_OscConfig+0x334>
 80050da:	e014      	b.n	8005106 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050dc:	f7fe f976 	bl	80033cc <HAL_GetTick>
 80050e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050e2:	e00a      	b.n	80050fa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050e4:	f7fe f972 	bl	80033cc <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e0b5      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050fa:	4b3e      	ldr	r3, [pc, #248]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 80050fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1ee      	bne.n	80050e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005106:	7dfb      	ldrb	r3, [r7, #23]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d105      	bne.n	8005118 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800510c:	4b39      	ldr	r3, [pc, #228]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 800510e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005110:	4a38      	ldr	r2, [pc, #224]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005112:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005116:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	699b      	ldr	r3, [r3, #24]
 800511c:	2b00      	cmp	r3, #0
 800511e:	f000 80a1 	beq.w	8005264 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005122:	4b34      	ldr	r3, [pc, #208]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f003 030c 	and.w	r3, r3, #12
 800512a:	2b08      	cmp	r3, #8
 800512c:	d05c      	beq.n	80051e8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	699b      	ldr	r3, [r3, #24]
 8005132:	2b02      	cmp	r3, #2
 8005134:	d141      	bne.n	80051ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005136:	4b31      	ldr	r3, [pc, #196]	@ (80051fc <HAL_RCC_OscConfig+0x478>)
 8005138:	2200      	movs	r2, #0
 800513a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800513c:	f7fe f946 	bl	80033cc <HAL_GetTick>
 8005140:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005142:	e008      	b.n	8005156 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005144:	f7fe f942 	bl	80033cc <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	2b02      	cmp	r3, #2
 8005150:	d901      	bls.n	8005156 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e087      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005156:	4b27      	ldr	r3, [pc, #156]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1f0      	bne.n	8005144 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	69da      	ldr	r2, [r3, #28]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6a1b      	ldr	r3, [r3, #32]
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005170:	019b      	lsls	r3, r3, #6
 8005172:	431a      	orrs	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005178:	085b      	lsrs	r3, r3, #1
 800517a:	3b01      	subs	r3, #1
 800517c:	041b      	lsls	r3, r3, #16
 800517e:	431a      	orrs	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005184:	061b      	lsls	r3, r3, #24
 8005186:	491b      	ldr	r1, [pc, #108]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 8005188:	4313      	orrs	r3, r2
 800518a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800518c:	4b1b      	ldr	r3, [pc, #108]	@ (80051fc <HAL_RCC_OscConfig+0x478>)
 800518e:	2201      	movs	r2, #1
 8005190:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005192:	f7fe f91b 	bl	80033cc <HAL_GetTick>
 8005196:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005198:	e008      	b.n	80051ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800519a:	f7fe f917 	bl	80033cc <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d901      	bls.n	80051ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	e05c      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051ac:	4b11      	ldr	r3, [pc, #68]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d0f0      	beq.n	800519a <HAL_RCC_OscConfig+0x416>
 80051b8:	e054      	b.n	8005264 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051ba:	4b10      	ldr	r3, [pc, #64]	@ (80051fc <HAL_RCC_OscConfig+0x478>)
 80051bc:	2200      	movs	r2, #0
 80051be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c0:	f7fe f904 	bl	80033cc <HAL_GetTick>
 80051c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051c6:	e008      	b.n	80051da <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051c8:	f7fe f900 	bl	80033cc <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d901      	bls.n	80051da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e045      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051da:	4b06      	ldr	r3, [pc, #24]	@ (80051f4 <HAL_RCC_OscConfig+0x470>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d1f0      	bne.n	80051c8 <HAL_RCC_OscConfig+0x444>
 80051e6:	e03d      	b.n	8005264 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	699b      	ldr	r3, [r3, #24]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d107      	bne.n	8005200 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e038      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
 80051f4:	40023800 	.word	0x40023800
 80051f8:	40007000 	.word	0x40007000
 80051fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005200:	4b1b      	ldr	r3, [pc, #108]	@ (8005270 <HAL_RCC_OscConfig+0x4ec>)
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	2b01      	cmp	r3, #1
 800520c:	d028      	beq.n	8005260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005218:	429a      	cmp	r2, r3
 800521a:	d121      	bne.n	8005260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005226:	429a      	cmp	r2, r3
 8005228:	d11a      	bne.n	8005260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005230:	4013      	ands	r3, r2
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005236:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005238:	4293      	cmp	r3, r2
 800523a:	d111      	bne.n	8005260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005246:	085b      	lsrs	r3, r3, #1
 8005248:	3b01      	subs	r3, #1
 800524a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800524c:	429a      	cmp	r2, r3
 800524e:	d107      	bne.n	8005260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800525a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800525c:	429a      	cmp	r2, r3
 800525e:	d001      	beq.n	8005264 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e000      	b.n	8005266 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	3718      	adds	r7, #24
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	40023800 	.word	0x40023800

08005274 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d101      	bne.n	8005288 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e0cc      	b.n	8005422 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005288:	4b68      	ldr	r3, [pc, #416]	@ (800542c <HAL_RCC_ClockConfig+0x1b8>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0307 	and.w	r3, r3, #7
 8005290:	683a      	ldr	r2, [r7, #0]
 8005292:	429a      	cmp	r2, r3
 8005294:	d90c      	bls.n	80052b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005296:	4b65      	ldr	r3, [pc, #404]	@ (800542c <HAL_RCC_ClockConfig+0x1b8>)
 8005298:	683a      	ldr	r2, [r7, #0]
 800529a:	b2d2      	uxtb	r2, r2
 800529c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800529e:	4b63      	ldr	r3, [pc, #396]	@ (800542c <HAL_RCC_ClockConfig+0x1b8>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0307 	and.w	r3, r3, #7
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d001      	beq.n	80052b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e0b8      	b.n	8005422 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d020      	beq.n	80052fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0304 	and.w	r3, r3, #4
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d005      	beq.n	80052d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052c8:	4b59      	ldr	r3, [pc, #356]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	4a58      	ldr	r2, [pc, #352]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 80052ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80052d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0308 	and.w	r3, r3, #8
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d005      	beq.n	80052ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052e0:	4b53      	ldr	r3, [pc, #332]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	4a52      	ldr	r2, [pc, #328]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 80052e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80052ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052ec:	4b50      	ldr	r3, [pc, #320]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	494d      	ldr	r1, [pc, #308]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 80052fa:	4313      	orrs	r3, r2
 80052fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0301 	and.w	r3, r3, #1
 8005306:	2b00      	cmp	r3, #0
 8005308:	d044      	beq.n	8005394 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	2b01      	cmp	r3, #1
 8005310:	d107      	bne.n	8005322 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005312:	4b47      	ldr	r3, [pc, #284]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d119      	bne.n	8005352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e07f      	b.n	8005422 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	2b02      	cmp	r3, #2
 8005328:	d003      	beq.n	8005332 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800532e:	2b03      	cmp	r3, #3
 8005330:	d107      	bne.n	8005342 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005332:	4b3f      	ldr	r3, [pc, #252]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800533a:	2b00      	cmp	r3, #0
 800533c:	d109      	bne.n	8005352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e06f      	b.n	8005422 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005342:	4b3b      	ldr	r3, [pc, #236]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d101      	bne.n	8005352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e067      	b.n	8005422 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005352:	4b37      	ldr	r3, [pc, #220]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f023 0203 	bic.w	r2, r3, #3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	4934      	ldr	r1, [pc, #208]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 8005360:	4313      	orrs	r3, r2
 8005362:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005364:	f7fe f832 	bl	80033cc <HAL_GetTick>
 8005368:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800536a:	e00a      	b.n	8005382 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800536c:	f7fe f82e 	bl	80033cc <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800537a:	4293      	cmp	r3, r2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e04f      	b.n	8005422 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005382:	4b2b      	ldr	r3, [pc, #172]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f003 020c 	and.w	r2, r3, #12
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	429a      	cmp	r2, r3
 8005392:	d1eb      	bne.n	800536c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005394:	4b25      	ldr	r3, [pc, #148]	@ (800542c <HAL_RCC_ClockConfig+0x1b8>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0307 	and.w	r3, r3, #7
 800539c:	683a      	ldr	r2, [r7, #0]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d20c      	bcs.n	80053bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053a2:	4b22      	ldr	r3, [pc, #136]	@ (800542c <HAL_RCC_ClockConfig+0x1b8>)
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	b2d2      	uxtb	r2, r2
 80053a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053aa:	4b20      	ldr	r3, [pc, #128]	@ (800542c <HAL_RCC_ClockConfig+0x1b8>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0307 	and.w	r3, r3, #7
 80053b2:	683a      	ldr	r2, [r7, #0]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d001      	beq.n	80053bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e032      	b.n	8005422 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0304 	and.w	r3, r3, #4
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d008      	beq.n	80053da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053c8:	4b19      	ldr	r3, [pc, #100]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	4916      	ldr	r1, [pc, #88]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 80053d6:	4313      	orrs	r3, r2
 80053d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 0308 	and.w	r3, r3, #8
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d009      	beq.n	80053fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053e6:	4b12      	ldr	r3, [pc, #72]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	490e      	ldr	r1, [pc, #56]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053fa:	f000 f821 	bl	8005440 <HAL_RCC_GetSysClockFreq>
 80053fe:	4602      	mov	r2, r0
 8005400:	4b0b      	ldr	r3, [pc, #44]	@ (8005430 <HAL_RCC_ClockConfig+0x1bc>)
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	091b      	lsrs	r3, r3, #4
 8005406:	f003 030f 	and.w	r3, r3, #15
 800540a:	490a      	ldr	r1, [pc, #40]	@ (8005434 <HAL_RCC_ClockConfig+0x1c0>)
 800540c:	5ccb      	ldrb	r3, [r1, r3]
 800540e:	fa22 f303 	lsr.w	r3, r2, r3
 8005412:	4a09      	ldr	r2, [pc, #36]	@ (8005438 <HAL_RCC_ClockConfig+0x1c4>)
 8005414:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005416:	4b09      	ldr	r3, [pc, #36]	@ (800543c <HAL_RCC_ClockConfig+0x1c8>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4618      	mov	r0, r3
 800541c:	f7fd ff92 	bl	8003344 <HAL_InitTick>

  return HAL_OK;
 8005420:	2300      	movs	r3, #0
}
 8005422:	4618      	mov	r0, r3
 8005424:	3710      	adds	r7, #16
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	bf00      	nop
 800542c:	40023c00 	.word	0x40023c00
 8005430:	40023800 	.word	0x40023800
 8005434:	0800aa8c 	.word	0x0800aa8c
 8005438:	20000044 	.word	0x20000044
 800543c:	20000048 	.word	0x20000048

08005440 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005444:	b094      	sub	sp, #80	@ 0x50
 8005446:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005448:	2300      	movs	r3, #0
 800544a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800544c:	2300      	movs	r3, #0
 800544e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005450:	2300      	movs	r3, #0
 8005452:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005454:	2300      	movs	r3, #0
 8005456:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005458:	4b79      	ldr	r3, [pc, #484]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x200>)
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	f003 030c 	and.w	r3, r3, #12
 8005460:	2b08      	cmp	r3, #8
 8005462:	d00d      	beq.n	8005480 <HAL_RCC_GetSysClockFreq+0x40>
 8005464:	2b08      	cmp	r3, #8
 8005466:	f200 80e1 	bhi.w	800562c <HAL_RCC_GetSysClockFreq+0x1ec>
 800546a:	2b00      	cmp	r3, #0
 800546c:	d002      	beq.n	8005474 <HAL_RCC_GetSysClockFreq+0x34>
 800546e:	2b04      	cmp	r3, #4
 8005470:	d003      	beq.n	800547a <HAL_RCC_GetSysClockFreq+0x3a>
 8005472:	e0db      	b.n	800562c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005474:	4b73      	ldr	r3, [pc, #460]	@ (8005644 <HAL_RCC_GetSysClockFreq+0x204>)
 8005476:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005478:	e0db      	b.n	8005632 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800547a:	4b73      	ldr	r3, [pc, #460]	@ (8005648 <HAL_RCC_GetSysClockFreq+0x208>)
 800547c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800547e:	e0d8      	b.n	8005632 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005480:	4b6f      	ldr	r3, [pc, #444]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x200>)
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005488:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800548a:	4b6d      	ldr	r3, [pc, #436]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x200>)
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d063      	beq.n	800555e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005496:	4b6a      	ldr	r3, [pc, #424]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x200>)
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	099b      	lsrs	r3, r3, #6
 800549c:	2200      	movs	r2, #0
 800549e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80054a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80054aa:	2300      	movs	r3, #0
 80054ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80054ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80054b2:	4622      	mov	r2, r4
 80054b4:	462b      	mov	r3, r5
 80054b6:	f04f 0000 	mov.w	r0, #0
 80054ba:	f04f 0100 	mov.w	r1, #0
 80054be:	0159      	lsls	r1, r3, #5
 80054c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054c4:	0150      	lsls	r0, r2, #5
 80054c6:	4602      	mov	r2, r0
 80054c8:	460b      	mov	r3, r1
 80054ca:	4621      	mov	r1, r4
 80054cc:	1a51      	subs	r1, r2, r1
 80054ce:	6139      	str	r1, [r7, #16]
 80054d0:	4629      	mov	r1, r5
 80054d2:	eb63 0301 	sbc.w	r3, r3, r1
 80054d6:	617b      	str	r3, [r7, #20]
 80054d8:	f04f 0200 	mov.w	r2, #0
 80054dc:	f04f 0300 	mov.w	r3, #0
 80054e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054e4:	4659      	mov	r1, fp
 80054e6:	018b      	lsls	r3, r1, #6
 80054e8:	4651      	mov	r1, sl
 80054ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80054ee:	4651      	mov	r1, sl
 80054f0:	018a      	lsls	r2, r1, #6
 80054f2:	4651      	mov	r1, sl
 80054f4:	ebb2 0801 	subs.w	r8, r2, r1
 80054f8:	4659      	mov	r1, fp
 80054fa:	eb63 0901 	sbc.w	r9, r3, r1
 80054fe:	f04f 0200 	mov.w	r2, #0
 8005502:	f04f 0300 	mov.w	r3, #0
 8005506:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800550a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800550e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005512:	4690      	mov	r8, r2
 8005514:	4699      	mov	r9, r3
 8005516:	4623      	mov	r3, r4
 8005518:	eb18 0303 	adds.w	r3, r8, r3
 800551c:	60bb      	str	r3, [r7, #8]
 800551e:	462b      	mov	r3, r5
 8005520:	eb49 0303 	adc.w	r3, r9, r3
 8005524:	60fb      	str	r3, [r7, #12]
 8005526:	f04f 0200 	mov.w	r2, #0
 800552a:	f04f 0300 	mov.w	r3, #0
 800552e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005532:	4629      	mov	r1, r5
 8005534:	024b      	lsls	r3, r1, #9
 8005536:	4621      	mov	r1, r4
 8005538:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800553c:	4621      	mov	r1, r4
 800553e:	024a      	lsls	r2, r1, #9
 8005540:	4610      	mov	r0, r2
 8005542:	4619      	mov	r1, r3
 8005544:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005546:	2200      	movs	r2, #0
 8005548:	62bb      	str	r3, [r7, #40]	@ 0x28
 800554a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800554c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005550:	f7fa fe3a 	bl	80001c8 <__aeabi_uldivmod>
 8005554:	4602      	mov	r2, r0
 8005556:	460b      	mov	r3, r1
 8005558:	4613      	mov	r3, r2
 800555a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800555c:	e058      	b.n	8005610 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800555e:	4b38      	ldr	r3, [pc, #224]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x200>)
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	099b      	lsrs	r3, r3, #6
 8005564:	2200      	movs	r2, #0
 8005566:	4618      	mov	r0, r3
 8005568:	4611      	mov	r1, r2
 800556a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800556e:	623b      	str	r3, [r7, #32]
 8005570:	2300      	movs	r3, #0
 8005572:	627b      	str	r3, [r7, #36]	@ 0x24
 8005574:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005578:	4642      	mov	r2, r8
 800557a:	464b      	mov	r3, r9
 800557c:	f04f 0000 	mov.w	r0, #0
 8005580:	f04f 0100 	mov.w	r1, #0
 8005584:	0159      	lsls	r1, r3, #5
 8005586:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800558a:	0150      	lsls	r0, r2, #5
 800558c:	4602      	mov	r2, r0
 800558e:	460b      	mov	r3, r1
 8005590:	4641      	mov	r1, r8
 8005592:	ebb2 0a01 	subs.w	sl, r2, r1
 8005596:	4649      	mov	r1, r9
 8005598:	eb63 0b01 	sbc.w	fp, r3, r1
 800559c:	f04f 0200 	mov.w	r2, #0
 80055a0:	f04f 0300 	mov.w	r3, #0
 80055a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80055a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80055ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80055b0:	ebb2 040a 	subs.w	r4, r2, sl
 80055b4:	eb63 050b 	sbc.w	r5, r3, fp
 80055b8:	f04f 0200 	mov.w	r2, #0
 80055bc:	f04f 0300 	mov.w	r3, #0
 80055c0:	00eb      	lsls	r3, r5, #3
 80055c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055c6:	00e2      	lsls	r2, r4, #3
 80055c8:	4614      	mov	r4, r2
 80055ca:	461d      	mov	r5, r3
 80055cc:	4643      	mov	r3, r8
 80055ce:	18e3      	adds	r3, r4, r3
 80055d0:	603b      	str	r3, [r7, #0]
 80055d2:	464b      	mov	r3, r9
 80055d4:	eb45 0303 	adc.w	r3, r5, r3
 80055d8:	607b      	str	r3, [r7, #4]
 80055da:	f04f 0200 	mov.w	r2, #0
 80055de:	f04f 0300 	mov.w	r3, #0
 80055e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80055e6:	4629      	mov	r1, r5
 80055e8:	028b      	lsls	r3, r1, #10
 80055ea:	4621      	mov	r1, r4
 80055ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055f0:	4621      	mov	r1, r4
 80055f2:	028a      	lsls	r2, r1, #10
 80055f4:	4610      	mov	r0, r2
 80055f6:	4619      	mov	r1, r3
 80055f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055fa:	2200      	movs	r2, #0
 80055fc:	61bb      	str	r3, [r7, #24]
 80055fe:	61fa      	str	r2, [r7, #28]
 8005600:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005604:	f7fa fde0 	bl	80001c8 <__aeabi_uldivmod>
 8005608:	4602      	mov	r2, r0
 800560a:	460b      	mov	r3, r1
 800560c:	4613      	mov	r3, r2
 800560e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005610:	4b0b      	ldr	r3, [pc, #44]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x200>)
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	0c1b      	lsrs	r3, r3, #16
 8005616:	f003 0303 	and.w	r3, r3, #3
 800561a:	3301      	adds	r3, #1
 800561c:	005b      	lsls	r3, r3, #1
 800561e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005620:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005622:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005624:	fbb2 f3f3 	udiv	r3, r2, r3
 8005628:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800562a:	e002      	b.n	8005632 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800562c:	4b05      	ldr	r3, [pc, #20]	@ (8005644 <HAL_RCC_GetSysClockFreq+0x204>)
 800562e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005630:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005632:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005634:	4618      	mov	r0, r3
 8005636:	3750      	adds	r7, #80	@ 0x50
 8005638:	46bd      	mov	sp, r7
 800563a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800563e:	bf00      	nop
 8005640:	40023800 	.word	0x40023800
 8005644:	00f42400 	.word	0x00f42400
 8005648:	007a1200 	.word	0x007a1200

0800564c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800564c:	b480      	push	{r7}
 800564e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005650:	4b03      	ldr	r3, [pc, #12]	@ (8005660 <HAL_RCC_GetHCLKFreq+0x14>)
 8005652:	681b      	ldr	r3, [r3, #0]
}
 8005654:	4618      	mov	r0, r3
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	20000044 	.word	0x20000044

08005664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005668:	f7ff fff0 	bl	800564c <HAL_RCC_GetHCLKFreq>
 800566c:	4602      	mov	r2, r0
 800566e:	4b05      	ldr	r3, [pc, #20]	@ (8005684 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	0a9b      	lsrs	r3, r3, #10
 8005674:	f003 0307 	and.w	r3, r3, #7
 8005678:	4903      	ldr	r1, [pc, #12]	@ (8005688 <HAL_RCC_GetPCLK1Freq+0x24>)
 800567a:	5ccb      	ldrb	r3, [r1, r3]
 800567c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005680:	4618      	mov	r0, r3
 8005682:	bd80      	pop	{r7, pc}
 8005684:	40023800 	.word	0x40023800
 8005688:	0800aa9c 	.word	0x0800aa9c

0800568c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005690:	f7ff ffdc 	bl	800564c <HAL_RCC_GetHCLKFreq>
 8005694:	4602      	mov	r2, r0
 8005696:	4b05      	ldr	r3, [pc, #20]	@ (80056ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	0b5b      	lsrs	r3, r3, #13
 800569c:	f003 0307 	and.w	r3, r3, #7
 80056a0:	4903      	ldr	r1, [pc, #12]	@ (80056b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80056a2:	5ccb      	ldrb	r3, [r1, r3]
 80056a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	40023800 	.word	0x40023800
 80056b0:	0800aa9c 	.word	0x0800aa9c

080056b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e07b      	b.n	80057be <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d108      	bne.n	80056e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056d6:	d009      	beq.n	80056ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	61da      	str	r2, [r3, #28]
 80056de:	e005      	b.n	80056ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d106      	bne.n	800570c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f7fd fb70 	bl	8002dec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2202      	movs	r2, #2
 8005710:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005722:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005734:	431a      	orrs	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800573e:	431a      	orrs	r2, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	691b      	ldr	r3, [r3, #16]
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	431a      	orrs	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	431a      	orrs	r2, r3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800575c:	431a      	orrs	r2, r3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	69db      	ldr	r3, [r3, #28]
 8005762:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005766:	431a      	orrs	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6a1b      	ldr	r3, [r3, #32]
 800576c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005770:	ea42 0103 	orr.w	r1, r2, r3
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005778:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	430a      	orrs	r2, r1
 8005782:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	0c1b      	lsrs	r3, r3, #16
 800578a:	f003 0104 	and.w	r1, r3, #4
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005792:	f003 0210 	and.w	r2, r3, #16
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	430a      	orrs	r2, r1
 800579c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	69da      	ldr	r2, [r3, #28]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80057bc:	2300      	movs	r3, #0
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3708      	adds	r7, #8
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b088      	sub	sp, #32
 80057ca:	af02      	add	r7, sp, #8
 80057cc:	60f8      	str	r0, [r7, #12]
 80057ce:	60b9      	str	r1, [r7, #8]
 80057d0:	603b      	str	r3, [r7, #0]
 80057d2:	4613      	mov	r3, r2
 80057d4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d001      	beq.n	80057e6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80057e2:	2302      	movs	r3, #2
 80057e4:	e104      	b.n	80059f0 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d002      	beq.n	80057f2 <HAL_SPI_Receive+0x2c>
 80057ec:	88fb      	ldrh	r3, [r7, #6]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e0fc      	b.n	80059f0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057fe:	d112      	bne.n	8005826 <HAL_SPI_Receive+0x60>
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d10e      	bne.n	8005826 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2204      	movs	r2, #4
 800580c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005810:	88fa      	ldrh	r2, [r7, #6]
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	9300      	str	r3, [sp, #0]
 8005816:	4613      	mov	r3, r2
 8005818:	68ba      	ldr	r2, [r7, #8]
 800581a:	68b9      	ldr	r1, [r7, #8]
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f000 f8eb 	bl	80059f8 <HAL_SPI_TransmitReceive>
 8005822:	4603      	mov	r3, r0
 8005824:	e0e4      	b.n	80059f0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005826:	f7fd fdd1 	bl	80033cc <HAL_GetTick>
 800582a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005832:	2b01      	cmp	r3, #1
 8005834:	d101      	bne.n	800583a <HAL_SPI_Receive+0x74>
 8005836:	2302      	movs	r3, #2
 8005838:	e0da      	b.n	80059f0 <HAL_SPI_Receive+0x22a>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2201      	movs	r2, #1
 800583e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2204      	movs	r2, #4
 8005846:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	68ba      	ldr	r2, [r7, #8]
 8005854:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	88fa      	ldrh	r2, [r7, #6]
 800585a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	88fa      	ldrh	r2, [r7, #6]
 8005860:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2200      	movs	r2, #0
 800586c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2200      	movs	r2, #0
 8005878:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005888:	d10f      	bne.n	80058aa <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005898:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80058a8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058b4:	2b40      	cmp	r3, #64	@ 0x40
 80058b6:	d007      	beq.n	80058c8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058c6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d170      	bne.n	80059b2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80058d0:	e035      	b.n	800593e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d115      	bne.n	800590c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f103 020c 	add.w	r2, r3, #12
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ec:	7812      	ldrb	r2, [r2, #0]
 80058ee:	b2d2      	uxtb	r2, r2
 80058f0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f6:	1c5a      	adds	r2, r3, #1
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005900:	b29b      	uxth	r3, r3
 8005902:	3b01      	subs	r3, #1
 8005904:	b29a      	uxth	r2, r3
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800590a:	e018      	b.n	800593e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800590c:	f7fd fd5e 	bl	80033cc <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	683a      	ldr	r2, [r7, #0]
 8005918:	429a      	cmp	r2, r3
 800591a:	d803      	bhi.n	8005924 <HAL_SPI_Receive+0x15e>
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005922:	d102      	bne.n	800592a <HAL_SPI_Receive+0x164>
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d109      	bne.n	800593e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2201      	movs	r2, #1
 800592e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e058      	b.n	80059f0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005942:	b29b      	uxth	r3, r3
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1c4      	bne.n	80058d2 <HAL_SPI_Receive+0x10c>
 8005948:	e038      	b.n	80059bc <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f003 0301 	and.w	r3, r3, #1
 8005954:	2b01      	cmp	r3, #1
 8005956:	d113      	bne.n	8005980 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68da      	ldr	r2, [r3, #12]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005962:	b292      	uxth	r2, r2
 8005964:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800596a:	1c9a      	adds	r2, r3, #2
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005974:	b29b      	uxth	r3, r3
 8005976:	3b01      	subs	r3, #1
 8005978:	b29a      	uxth	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800597e:	e018      	b.n	80059b2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005980:	f7fd fd24 	bl	80033cc <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	683a      	ldr	r2, [r7, #0]
 800598c:	429a      	cmp	r2, r3
 800598e:	d803      	bhi.n	8005998 <HAL_SPI_Receive+0x1d2>
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005996:	d102      	bne.n	800599e <HAL_SPI_Receive+0x1d8>
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d109      	bne.n	80059b2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2201      	movs	r2, #1
 80059a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e01e      	b.n	80059f0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d1c6      	bne.n	800594a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059bc:	697a      	ldr	r2, [r7, #20]
 80059be:	6839      	ldr	r1, [r7, #0]
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f000 fa4b 	bl	8005e5c <SPI_EndRxTransaction>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d002      	beq.n	80059d2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2220      	movs	r2, #32
 80059d0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2201      	movs	r2, #1
 80059d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d001      	beq.n	80059ee <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e000      	b.n	80059f0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80059ee:	2300      	movs	r3, #0
  }
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3718      	adds	r7, #24
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b08a      	sub	sp, #40	@ 0x28
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60f8      	str	r0, [r7, #12]
 8005a00:	60b9      	str	r1, [r7, #8]
 8005a02:	607a      	str	r2, [r7, #4]
 8005a04:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a06:	2301      	movs	r3, #1
 8005a08:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a0a:	f7fd fcdf 	bl	80033cc <HAL_GetTick>
 8005a0e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a16:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005a1e:	887b      	ldrh	r3, [r7, #2]
 8005a20:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a22:	7ffb      	ldrb	r3, [r7, #31]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d00c      	beq.n	8005a42 <HAL_SPI_TransmitReceive+0x4a>
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a2e:	d106      	bne.n	8005a3e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d102      	bne.n	8005a3e <HAL_SPI_TransmitReceive+0x46>
 8005a38:	7ffb      	ldrb	r3, [r7, #31]
 8005a3a:	2b04      	cmp	r3, #4
 8005a3c:	d001      	beq.n	8005a42 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005a3e:	2302      	movs	r3, #2
 8005a40:	e17f      	b.n	8005d42 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d005      	beq.n	8005a54 <HAL_SPI_TransmitReceive+0x5c>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d002      	beq.n	8005a54 <HAL_SPI_TransmitReceive+0x5c>
 8005a4e:	887b      	ldrh	r3, [r7, #2]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d101      	bne.n	8005a58 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e174      	b.n	8005d42 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d101      	bne.n	8005a66 <HAL_SPI_TransmitReceive+0x6e>
 8005a62:	2302      	movs	r3, #2
 8005a64:	e16d      	b.n	8005d42 <HAL_SPI_TransmitReceive+0x34a>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2201      	movs	r2, #1
 8005a6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	2b04      	cmp	r3, #4
 8005a78:	d003      	beq.n	8005a82 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2205      	movs	r2, #5
 8005a7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	887a      	ldrh	r2, [r7, #2]
 8005a92:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	887a      	ldrh	r2, [r7, #2]
 8005a98:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	68ba      	ldr	r2, [r7, #8]
 8005a9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	887a      	ldrh	r2, [r7, #2]
 8005aa4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	887a      	ldrh	r2, [r7, #2]
 8005aaa:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac2:	2b40      	cmp	r3, #64	@ 0x40
 8005ac4:	d007      	beq.n	8005ad6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ad4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ade:	d17e      	bne.n	8005bde <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d002      	beq.n	8005aee <HAL_SPI_TransmitReceive+0xf6>
 8005ae8:	8afb      	ldrh	r3, [r7, #22]
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d16c      	bne.n	8005bc8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af2:	881a      	ldrh	r2, [r3, #0]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005afe:	1c9a      	adds	r2, r3, #2
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	b29a      	uxth	r2, r3
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b12:	e059      	b.n	8005bc8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f003 0302 	and.w	r3, r3, #2
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d11b      	bne.n	8005b5a <HAL_SPI_TransmitReceive+0x162>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d016      	beq.n	8005b5a <HAL_SPI_TransmitReceive+0x162>
 8005b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d113      	bne.n	8005b5a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b36:	881a      	ldrh	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b42:	1c9a      	adds	r2, r3, #2
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b56:	2300      	movs	r3, #0
 8005b58:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	f003 0301 	and.w	r3, r3, #1
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d119      	bne.n	8005b9c <HAL_SPI_TransmitReceive+0x1a4>
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b6c:	b29b      	uxth	r3, r3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d014      	beq.n	8005b9c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68da      	ldr	r2, [r3, #12]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b7c:	b292      	uxth	r2, r2
 8005b7e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b84:	1c9a      	adds	r2, r3, #2
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	3b01      	subs	r3, #1
 8005b92:	b29a      	uxth	r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b9c:	f7fd fc16 	bl	80033cc <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d80d      	bhi.n	8005bc8 <HAL_SPI_TransmitReceive+0x1d0>
 8005bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb2:	d009      	beq.n	8005bc8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	e0bc      	b.n	8005d42 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1a0      	bne.n	8005b14 <HAL_SPI_TransmitReceive+0x11c>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d19b      	bne.n	8005b14 <HAL_SPI_TransmitReceive+0x11c>
 8005bdc:	e082      	b.n	8005ce4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d002      	beq.n	8005bec <HAL_SPI_TransmitReceive+0x1f4>
 8005be6:	8afb      	ldrh	r3, [r7, #22]
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d171      	bne.n	8005cd0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	330c      	adds	r3, #12
 8005bf6:	7812      	ldrb	r2, [r2, #0]
 8005bf8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bfe:	1c5a      	adds	r2, r3, #1
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	b29a      	uxth	r2, r3
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c12:	e05d      	b.n	8005cd0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f003 0302 	and.w	r3, r3, #2
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d11c      	bne.n	8005c5c <HAL_SPI_TransmitReceive+0x264>
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d017      	beq.n	8005c5c <HAL_SPI_TransmitReceive+0x264>
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d114      	bne.n	8005c5c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	330c      	adds	r3, #12
 8005c3c:	7812      	ldrb	r2, [r2, #0]
 8005c3e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c44:	1c5a      	adds	r2, r3, #1
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	3b01      	subs	r3, #1
 8005c52:	b29a      	uxth	r2, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d119      	bne.n	8005c9e <HAL_SPI_TransmitReceive+0x2a6>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d014      	beq.n	8005c9e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	68da      	ldr	r2, [r3, #12]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c7e:	b2d2      	uxtb	r2, r2
 8005c80:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c86:	1c5a      	adds	r2, r3, #1
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	3b01      	subs	r3, #1
 8005c94:	b29a      	uxth	r2, r3
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005c9e:	f7fd fb95 	bl	80033cc <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	6a3b      	ldr	r3, [r7, #32]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d803      	bhi.n	8005cb6 <HAL_SPI_TransmitReceive+0x2be>
 8005cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cb4:	d102      	bne.n	8005cbc <HAL_SPI_TransmitReceive+0x2c4>
 8005cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d109      	bne.n	8005cd0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e038      	b.n	8005d42 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d19c      	bne.n	8005c14 <HAL_SPI_TransmitReceive+0x21c>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d197      	bne.n	8005c14 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ce4:	6a3a      	ldr	r2, [r7, #32]
 8005ce6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f000 f91d 	bl	8005f28 <SPI_EndRxTxTransaction>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d008      	beq.n	8005d06 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2220      	movs	r2, #32
 8005cf8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e01d      	b.n	8005d42 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d10a      	bne.n	8005d24 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d0e:	2300      	movs	r3, #0
 8005d10:	613b      	str	r3, [r7, #16]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	613b      	str	r3, [r7, #16]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	613b      	str	r3, [r7, #16]
 8005d22:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d001      	beq.n	8005d40 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e000      	b.n	8005d42 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005d40:	2300      	movs	r3, #0
  }
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3728      	adds	r7, #40	@ 0x28
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
	...

08005d4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b088      	sub	sp, #32
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	60f8      	str	r0, [r7, #12]
 8005d54:	60b9      	str	r1, [r7, #8]
 8005d56:	603b      	str	r3, [r7, #0]
 8005d58:	4613      	mov	r3, r2
 8005d5a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d5c:	f7fd fb36 	bl	80033cc <HAL_GetTick>
 8005d60:	4602      	mov	r2, r0
 8005d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d64:	1a9b      	subs	r3, r3, r2
 8005d66:	683a      	ldr	r2, [r7, #0]
 8005d68:	4413      	add	r3, r2
 8005d6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d6c:	f7fd fb2e 	bl	80033cc <HAL_GetTick>
 8005d70:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d72:	4b39      	ldr	r3, [pc, #228]	@ (8005e58 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	015b      	lsls	r3, r3, #5
 8005d78:	0d1b      	lsrs	r3, r3, #20
 8005d7a:	69fa      	ldr	r2, [r7, #28]
 8005d7c:	fb02 f303 	mul.w	r3, r2, r3
 8005d80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d82:	e055      	b.n	8005e30 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8a:	d051      	beq.n	8005e30 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d8c:	f7fd fb1e 	bl	80033cc <HAL_GetTick>
 8005d90:	4602      	mov	r2, r0
 8005d92:	69bb      	ldr	r3, [r7, #24]
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	69fa      	ldr	r2, [r7, #28]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d902      	bls.n	8005da2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d13d      	bne.n	8005e1e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	685a      	ldr	r2, [r3, #4]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005db0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005dba:	d111      	bne.n	8005de0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dc4:	d004      	beq.n	8005dd0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dce:	d107      	bne.n	8005de0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dde:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005de4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005de8:	d10f      	bne.n	8005e0a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005df8:	601a      	str	r2, [r3, #0]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e018      	b.n	8005e50 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d102      	bne.n	8005e2a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005e24:	2300      	movs	r3, #0
 8005e26:	61fb      	str	r3, [r7, #28]
 8005e28:	e002      	b.n	8005e30 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	689a      	ldr	r2, [r3, #8]
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	4013      	ands	r3, r2
 8005e3a:	68ba      	ldr	r2, [r7, #8]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	bf0c      	ite	eq
 8005e40:	2301      	moveq	r3, #1
 8005e42:	2300      	movne	r3, #0
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	461a      	mov	r2, r3
 8005e48:	79fb      	ldrb	r3, [r7, #7]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d19a      	bne.n	8005d84 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3720      	adds	r7, #32
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	20000044 	.word	0x20000044

08005e5c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af02      	add	r7, sp, #8
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e70:	d111      	bne.n	8005e96 <SPI_EndRxTransaction+0x3a>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e7a:	d004      	beq.n	8005e86 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e84:	d107      	bne.n	8005e96 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e94:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e9e:	d12a      	bne.n	8005ef6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ea8:	d012      	beq.n	8005ed0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	9300      	str	r3, [sp, #0]
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	2180      	movs	r1, #128	@ 0x80
 8005eb4:	68f8      	ldr	r0, [r7, #12]
 8005eb6:	f7ff ff49 	bl	8005d4c <SPI_WaitFlagStateUntilTimeout>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d02d      	beq.n	8005f1c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ec4:	f043 0220 	orr.w	r2, r3, #32
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e026      	b.n	8005f1e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	9300      	str	r3, [sp, #0]
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	2101      	movs	r1, #1
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	f7ff ff36 	bl	8005d4c <SPI_WaitFlagStateUntilTimeout>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d01a      	beq.n	8005f1c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eea:	f043 0220 	orr.w	r2, r3, #32
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	e013      	b.n	8005f1e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	9300      	str	r3, [sp, #0]
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	2200      	movs	r2, #0
 8005efe:	2101      	movs	r1, #1
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f7ff ff23 	bl	8005d4c <SPI_WaitFlagStateUntilTimeout>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d007      	beq.n	8005f1c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f10:	f043 0220 	orr.w	r2, r3, #32
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005f18:	2303      	movs	r3, #3
 8005f1a:	e000      	b.n	8005f1e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3710      	adds	r7, #16
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
	...

08005f28 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b088      	sub	sp, #32
 8005f2c:	af02      	add	r7, sp, #8
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	9300      	str	r3, [sp, #0]
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	2102      	movs	r1, #2
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f7ff ff04 	bl	8005d4c <SPI_WaitFlagStateUntilTimeout>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d007      	beq.n	8005f5a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f4e:	f043 0220 	orr.w	r2, r3, #32
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e032      	b.n	8005fc0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005f5a:	4b1b      	ldr	r3, [pc, #108]	@ (8005fc8 <SPI_EndRxTxTransaction+0xa0>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a1b      	ldr	r2, [pc, #108]	@ (8005fcc <SPI_EndRxTxTransaction+0xa4>)
 8005f60:	fba2 2303 	umull	r2, r3, r2, r3
 8005f64:	0d5b      	lsrs	r3, r3, #21
 8005f66:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005f6a:	fb02 f303 	mul.w	r3, r2, r3
 8005f6e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f78:	d112      	bne.n	8005fa0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	9300      	str	r3, [sp, #0]
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	2200      	movs	r2, #0
 8005f82:	2180      	movs	r1, #128	@ 0x80
 8005f84:	68f8      	ldr	r0, [r7, #12]
 8005f86:	f7ff fee1 	bl	8005d4c <SPI_WaitFlagStateUntilTimeout>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d016      	beq.n	8005fbe <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f94:	f043 0220 	orr.w	r2, r3, #32
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005f9c:	2303      	movs	r3, #3
 8005f9e:	e00f      	b.n	8005fc0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00a      	beq.n	8005fbc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fb6:	2b80      	cmp	r3, #128	@ 0x80
 8005fb8:	d0f2      	beq.n	8005fa0 <SPI_EndRxTxTransaction+0x78>
 8005fba:	e000      	b.n	8005fbe <SPI_EndRxTxTransaction+0x96>
        break;
 8005fbc:	bf00      	nop
  }

  return HAL_OK;
 8005fbe:	2300      	movs	r3, #0
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3718      	adds	r7, #24
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	20000044 	.word	0x20000044
 8005fcc:	165e9f81 	.word	0x165e9f81

08005fd0 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e038      	b.n	8006058 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d106      	bne.n	8006000 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005ffa:	68f8      	ldr	r0, [r7, #12]
 8005ffc:	f7fa fec4 	bl	8000d88 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	3308      	adds	r3, #8
 8006008:	4619      	mov	r1, r3
 800600a:	4610      	mov	r0, r2
 800600c:	f001 fc20 	bl	8007850 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6818      	ldr	r0, [r3, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	461a      	mov	r2, r3
 800601a:	68b9      	ldr	r1, [r7, #8]
 800601c:	f001 fc82 	bl	8007924 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6858      	ldr	r0, [r3, #4]
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	689a      	ldr	r2, [r3, #8]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800602c:	6879      	ldr	r1, [r7, #4]
 800602e:	f001 fca7 	bl	8007980 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	6892      	ldr	r2, [r2, #8]
 800603a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	68fa      	ldr	r2, [r7, #12]
 8006044:	6892      	ldr	r2, [r2, #8]
 8006046:	f041 0101 	orr.w	r1, r1, #1
 800604a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2201      	movs	r2, #1
 8006052:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3710      	adds	r7, #16
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b082      	sub	sp, #8
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d101      	bne.n	8006072 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e041      	b.n	80060f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b00      	cmp	r3, #0
 800607c:	d106      	bne.n	800608c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f7fc ffc2 	bl	8003010 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2202      	movs	r2, #2
 8006090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	3304      	adds	r3, #4
 800609c:	4619      	mov	r1, r3
 800609e:	4610      	mov	r0, r2
 80060a0:	f000 fa7e 	bl	80065a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2201      	movs	r2, #1
 80060b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2201      	movs	r2, #1
 80060c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2201      	movs	r2, #1
 80060d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2201      	movs	r2, #1
 80060e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80060f4:	2300      	movs	r3, #0
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3708      	adds	r7, #8
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
	...

08006100 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800610e:	b2db      	uxtb	r3, r3
 8006110:	2b01      	cmp	r3, #1
 8006112:	d001      	beq.n	8006118 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e04e      	b.n	80061b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	68da      	ldr	r2, [r3, #12]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f042 0201 	orr.w	r2, r2, #1
 800612e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a23      	ldr	r2, [pc, #140]	@ (80061c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d022      	beq.n	8006180 <HAL_TIM_Base_Start_IT+0x80>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006142:	d01d      	beq.n	8006180 <HAL_TIM_Base_Start_IT+0x80>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a1f      	ldr	r2, [pc, #124]	@ (80061c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d018      	beq.n	8006180 <HAL_TIM_Base_Start_IT+0x80>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a1e      	ldr	r2, [pc, #120]	@ (80061cc <HAL_TIM_Base_Start_IT+0xcc>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d013      	beq.n	8006180 <HAL_TIM_Base_Start_IT+0x80>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a1c      	ldr	r2, [pc, #112]	@ (80061d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d00e      	beq.n	8006180 <HAL_TIM_Base_Start_IT+0x80>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a1b      	ldr	r2, [pc, #108]	@ (80061d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d009      	beq.n	8006180 <HAL_TIM_Base_Start_IT+0x80>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a19      	ldr	r2, [pc, #100]	@ (80061d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d004      	beq.n	8006180 <HAL_TIM_Base_Start_IT+0x80>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a18      	ldr	r2, [pc, #96]	@ (80061dc <HAL_TIM_Base_Start_IT+0xdc>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d111      	bne.n	80061a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	f003 0307 	and.w	r3, r3, #7
 800618a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2b06      	cmp	r3, #6
 8006190:	d010      	beq.n	80061b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f042 0201 	orr.w	r2, r2, #1
 80061a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061a2:	e007      	b.n	80061b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f042 0201 	orr.w	r2, r2, #1
 80061b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061b4:	2300      	movs	r3, #0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3714      	adds	r7, #20
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr
 80061c2:	bf00      	nop
 80061c4:	40010000 	.word	0x40010000
 80061c8:	40000400 	.word	0x40000400
 80061cc:	40000800 	.word	0x40000800
 80061d0:	40000c00 	.word	0x40000c00
 80061d4:	40010400 	.word	0x40010400
 80061d8:	40014000 	.word	0x40014000
 80061dc:	40001800 	.word	0x40001800

080061e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	f003 0302 	and.w	r3, r3, #2
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d020      	beq.n	8006244 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f003 0302 	and.w	r3, r3, #2
 8006208:	2b00      	cmp	r3, #0
 800620a:	d01b      	beq.n	8006244 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f06f 0202 	mvn.w	r2, #2
 8006214:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	699b      	ldr	r3, [r3, #24]
 8006222:	f003 0303 	and.w	r3, r3, #3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 f999 	bl	8006562 <HAL_TIM_IC_CaptureCallback>
 8006230:	e005      	b.n	800623e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 f98b 	bl	800654e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 f99c 	bl	8006576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	f003 0304 	and.w	r3, r3, #4
 800624a:	2b00      	cmp	r3, #0
 800624c:	d020      	beq.n	8006290 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	f003 0304 	and.w	r3, r3, #4
 8006254:	2b00      	cmp	r3, #0
 8006256:	d01b      	beq.n	8006290 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f06f 0204 	mvn.w	r2, #4
 8006260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2202      	movs	r2, #2
 8006266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006272:	2b00      	cmp	r3, #0
 8006274:	d003      	beq.n	800627e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 f973 	bl	8006562 <HAL_TIM_IC_CaptureCallback>
 800627c:	e005      	b.n	800628a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f000 f965 	bl	800654e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 f976 	bl	8006576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	f003 0308 	and.w	r3, r3, #8
 8006296:	2b00      	cmp	r3, #0
 8006298:	d020      	beq.n	80062dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f003 0308 	and.w	r3, r3, #8
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d01b      	beq.n	80062dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f06f 0208 	mvn.w	r2, #8
 80062ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2204      	movs	r2, #4
 80062b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	69db      	ldr	r3, [r3, #28]
 80062ba:	f003 0303 	and.w	r3, r3, #3
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d003      	beq.n	80062ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 f94d 	bl	8006562 <HAL_TIM_IC_CaptureCallback>
 80062c8:	e005      	b.n	80062d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 f93f 	bl	800654e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f000 f950 	bl	8006576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	f003 0310 	and.w	r3, r3, #16
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d020      	beq.n	8006328 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f003 0310 	and.w	r3, r3, #16
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d01b      	beq.n	8006328 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f06f 0210 	mvn.w	r2, #16
 80062f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2208      	movs	r2, #8
 80062fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	69db      	ldr	r3, [r3, #28]
 8006306:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800630a:	2b00      	cmp	r3, #0
 800630c:	d003      	beq.n	8006316 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 f927 	bl	8006562 <HAL_TIM_IC_CaptureCallback>
 8006314:	e005      	b.n	8006322 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 f919 	bl	800654e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f000 f92a 	bl	8006576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	f003 0301 	and.w	r3, r3, #1
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00c      	beq.n	800634c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f003 0301 	and.w	r3, r3, #1
 8006338:	2b00      	cmp	r3, #0
 800633a:	d007      	beq.n	800634c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f06f 0201 	mvn.w	r2, #1
 8006344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f7fc fc80 	bl	8002c4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006352:	2b00      	cmp	r3, #0
 8006354:	d00c      	beq.n	8006370 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800635c:	2b00      	cmp	r3, #0
 800635e:	d007      	beq.n	8006370 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f000 fade 	bl	800692c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006376:	2b00      	cmp	r3, #0
 8006378:	d00c      	beq.n	8006394 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006380:	2b00      	cmp	r3, #0
 8006382:	d007      	beq.n	8006394 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800638c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f000 f8fb 	bl	800658a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	f003 0320 	and.w	r3, r3, #32
 800639a:	2b00      	cmp	r3, #0
 800639c:	d00c      	beq.n	80063b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f003 0320 	and.w	r3, r3, #32
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d007      	beq.n	80063b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f06f 0220 	mvn.w	r2, #32
 80063b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 fab0 	bl	8006918 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80063b8:	bf00      	nop
 80063ba:	3710      	adds	r7, #16
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b084      	sub	sp, #16
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80063ca:	2300      	movs	r3, #0
 80063cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d101      	bne.n	80063dc <HAL_TIM_ConfigClockSource+0x1c>
 80063d8:	2302      	movs	r3, #2
 80063da:	e0b4      	b.n	8006546 <HAL_TIM_ConfigClockSource+0x186>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2202      	movs	r2, #2
 80063e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80063fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006402:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	68ba      	ldr	r2, [r7, #8]
 800640a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006414:	d03e      	beq.n	8006494 <HAL_TIM_ConfigClockSource+0xd4>
 8006416:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800641a:	f200 8087 	bhi.w	800652c <HAL_TIM_ConfigClockSource+0x16c>
 800641e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006422:	f000 8086 	beq.w	8006532 <HAL_TIM_ConfigClockSource+0x172>
 8006426:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800642a:	d87f      	bhi.n	800652c <HAL_TIM_ConfigClockSource+0x16c>
 800642c:	2b70      	cmp	r3, #112	@ 0x70
 800642e:	d01a      	beq.n	8006466 <HAL_TIM_ConfigClockSource+0xa6>
 8006430:	2b70      	cmp	r3, #112	@ 0x70
 8006432:	d87b      	bhi.n	800652c <HAL_TIM_ConfigClockSource+0x16c>
 8006434:	2b60      	cmp	r3, #96	@ 0x60
 8006436:	d050      	beq.n	80064da <HAL_TIM_ConfigClockSource+0x11a>
 8006438:	2b60      	cmp	r3, #96	@ 0x60
 800643a:	d877      	bhi.n	800652c <HAL_TIM_ConfigClockSource+0x16c>
 800643c:	2b50      	cmp	r3, #80	@ 0x50
 800643e:	d03c      	beq.n	80064ba <HAL_TIM_ConfigClockSource+0xfa>
 8006440:	2b50      	cmp	r3, #80	@ 0x50
 8006442:	d873      	bhi.n	800652c <HAL_TIM_ConfigClockSource+0x16c>
 8006444:	2b40      	cmp	r3, #64	@ 0x40
 8006446:	d058      	beq.n	80064fa <HAL_TIM_ConfigClockSource+0x13a>
 8006448:	2b40      	cmp	r3, #64	@ 0x40
 800644a:	d86f      	bhi.n	800652c <HAL_TIM_ConfigClockSource+0x16c>
 800644c:	2b30      	cmp	r3, #48	@ 0x30
 800644e:	d064      	beq.n	800651a <HAL_TIM_ConfigClockSource+0x15a>
 8006450:	2b30      	cmp	r3, #48	@ 0x30
 8006452:	d86b      	bhi.n	800652c <HAL_TIM_ConfigClockSource+0x16c>
 8006454:	2b20      	cmp	r3, #32
 8006456:	d060      	beq.n	800651a <HAL_TIM_ConfigClockSource+0x15a>
 8006458:	2b20      	cmp	r3, #32
 800645a:	d867      	bhi.n	800652c <HAL_TIM_ConfigClockSource+0x16c>
 800645c:	2b00      	cmp	r3, #0
 800645e:	d05c      	beq.n	800651a <HAL_TIM_ConfigClockSource+0x15a>
 8006460:	2b10      	cmp	r3, #16
 8006462:	d05a      	beq.n	800651a <HAL_TIM_ConfigClockSource+0x15a>
 8006464:	e062      	b.n	800652c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006476:	f000 f9b3 	bl	80067e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006488:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68ba      	ldr	r2, [r7, #8]
 8006490:	609a      	str	r2, [r3, #8]
      break;
 8006492:	e04f      	b.n	8006534 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80064a4:	f000 f99c 	bl	80067e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689a      	ldr	r2, [r3, #8]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80064b6:	609a      	str	r2, [r3, #8]
      break;
 80064b8:	e03c      	b.n	8006534 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064c6:	461a      	mov	r2, r3
 80064c8:	f000 f910 	bl	80066ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	2150      	movs	r1, #80	@ 0x50
 80064d2:	4618      	mov	r0, r3
 80064d4:	f000 f969 	bl	80067aa <TIM_ITRx_SetConfig>
      break;
 80064d8:	e02c      	b.n	8006534 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80064e6:	461a      	mov	r2, r3
 80064e8:	f000 f92f 	bl	800674a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	2160      	movs	r1, #96	@ 0x60
 80064f2:	4618      	mov	r0, r3
 80064f4:	f000 f959 	bl	80067aa <TIM_ITRx_SetConfig>
      break;
 80064f8:	e01c      	b.n	8006534 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006506:	461a      	mov	r2, r3
 8006508:	f000 f8f0 	bl	80066ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2140      	movs	r1, #64	@ 0x40
 8006512:	4618      	mov	r0, r3
 8006514:	f000 f949 	bl	80067aa <TIM_ITRx_SetConfig>
      break;
 8006518:	e00c      	b.n	8006534 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4619      	mov	r1, r3
 8006524:	4610      	mov	r0, r2
 8006526:	f000 f940 	bl	80067aa <TIM_ITRx_SetConfig>
      break;
 800652a:	e003      	b.n	8006534 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	73fb      	strb	r3, [r7, #15]
      break;
 8006530:	e000      	b.n	8006534 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006532:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006544:	7bfb      	ldrb	r3, [r7, #15]
}
 8006546:	4618      	mov	r0, r3
 8006548:	3710      	adds	r7, #16
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}

0800654e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800654e:	b480      	push	{r7}
 8006550:	b083      	sub	sp, #12
 8006552:	af00      	add	r7, sp, #0
 8006554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006556:	bf00      	nop
 8006558:	370c      	adds	r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr

08006562 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006562:	b480      	push	{r7}
 8006564:	b083      	sub	sp, #12
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800656a:	bf00      	nop
 800656c:	370c      	adds	r7, #12
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr

08006576 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006576:	b480      	push	{r7}
 8006578:	b083      	sub	sp, #12
 800657a:	af00      	add	r7, sp, #0
 800657c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800657e:	bf00      	nop
 8006580:	370c      	adds	r7, #12
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr

0800658a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800658a:	b480      	push	{r7}
 800658c:	b083      	sub	sp, #12
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006592:	bf00      	nop
 8006594:	370c      	adds	r7, #12
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
	...

080065a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a43      	ldr	r2, [pc, #268]	@ (80066c0 <TIM_Base_SetConfig+0x120>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d013      	beq.n	80065e0 <TIM_Base_SetConfig+0x40>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065be:	d00f      	beq.n	80065e0 <TIM_Base_SetConfig+0x40>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	4a40      	ldr	r2, [pc, #256]	@ (80066c4 <TIM_Base_SetConfig+0x124>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d00b      	beq.n	80065e0 <TIM_Base_SetConfig+0x40>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	4a3f      	ldr	r2, [pc, #252]	@ (80066c8 <TIM_Base_SetConfig+0x128>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d007      	beq.n	80065e0 <TIM_Base_SetConfig+0x40>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4a3e      	ldr	r2, [pc, #248]	@ (80066cc <TIM_Base_SetConfig+0x12c>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d003      	beq.n	80065e0 <TIM_Base_SetConfig+0x40>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4a3d      	ldr	r2, [pc, #244]	@ (80066d0 <TIM_Base_SetConfig+0x130>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d108      	bne.n	80065f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	68fa      	ldr	r2, [r7, #12]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a32      	ldr	r2, [pc, #200]	@ (80066c0 <TIM_Base_SetConfig+0x120>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d02b      	beq.n	8006652 <TIM_Base_SetConfig+0xb2>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006600:	d027      	beq.n	8006652 <TIM_Base_SetConfig+0xb2>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a2f      	ldr	r2, [pc, #188]	@ (80066c4 <TIM_Base_SetConfig+0x124>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d023      	beq.n	8006652 <TIM_Base_SetConfig+0xb2>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a2e      	ldr	r2, [pc, #184]	@ (80066c8 <TIM_Base_SetConfig+0x128>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d01f      	beq.n	8006652 <TIM_Base_SetConfig+0xb2>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a2d      	ldr	r2, [pc, #180]	@ (80066cc <TIM_Base_SetConfig+0x12c>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d01b      	beq.n	8006652 <TIM_Base_SetConfig+0xb2>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a2c      	ldr	r2, [pc, #176]	@ (80066d0 <TIM_Base_SetConfig+0x130>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d017      	beq.n	8006652 <TIM_Base_SetConfig+0xb2>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a2b      	ldr	r2, [pc, #172]	@ (80066d4 <TIM_Base_SetConfig+0x134>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d013      	beq.n	8006652 <TIM_Base_SetConfig+0xb2>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a2a      	ldr	r2, [pc, #168]	@ (80066d8 <TIM_Base_SetConfig+0x138>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d00f      	beq.n	8006652 <TIM_Base_SetConfig+0xb2>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a29      	ldr	r2, [pc, #164]	@ (80066dc <TIM_Base_SetConfig+0x13c>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d00b      	beq.n	8006652 <TIM_Base_SetConfig+0xb2>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a28      	ldr	r2, [pc, #160]	@ (80066e0 <TIM_Base_SetConfig+0x140>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d007      	beq.n	8006652 <TIM_Base_SetConfig+0xb2>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a27      	ldr	r2, [pc, #156]	@ (80066e4 <TIM_Base_SetConfig+0x144>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d003      	beq.n	8006652 <TIM_Base_SetConfig+0xb2>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4a26      	ldr	r2, [pc, #152]	@ (80066e8 <TIM_Base_SetConfig+0x148>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d108      	bne.n	8006664 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006658:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	4313      	orrs	r3, r2
 8006662:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	4313      	orrs	r3, r2
 8006670:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	689a      	ldr	r2, [r3, #8]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a0e      	ldr	r2, [pc, #56]	@ (80066c0 <TIM_Base_SetConfig+0x120>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d003      	beq.n	8006692 <TIM_Base_SetConfig+0xf2>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a10      	ldr	r2, [pc, #64]	@ (80066d0 <TIM_Base_SetConfig+0x130>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d103      	bne.n	800669a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	691a      	ldr	r2, [r3, #16]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f043 0204 	orr.w	r2, r3, #4
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2201      	movs	r2, #1
 80066aa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	601a      	str	r2, [r3, #0]
}
 80066b2:	bf00      	nop
 80066b4:	3714      	adds	r7, #20
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr
 80066be:	bf00      	nop
 80066c0:	40010000 	.word	0x40010000
 80066c4:	40000400 	.word	0x40000400
 80066c8:	40000800 	.word	0x40000800
 80066cc:	40000c00 	.word	0x40000c00
 80066d0:	40010400 	.word	0x40010400
 80066d4:	40014000 	.word	0x40014000
 80066d8:	40014400 	.word	0x40014400
 80066dc:	40014800 	.word	0x40014800
 80066e0:	40001800 	.word	0x40001800
 80066e4:	40001c00 	.word	0x40001c00
 80066e8:	40002000 	.word	0x40002000

080066ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b087      	sub	sp, #28
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6a1b      	ldr	r3, [r3, #32]
 80066fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6a1b      	ldr	r3, [r3, #32]
 8006702:	f023 0201 	bic.w	r2, r3, #1
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006716:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	011b      	lsls	r3, r3, #4
 800671c:	693a      	ldr	r2, [r7, #16]
 800671e:	4313      	orrs	r3, r2
 8006720:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	f023 030a 	bic.w	r3, r3, #10
 8006728:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800672a:	697a      	ldr	r2, [r7, #20]
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	4313      	orrs	r3, r2
 8006730:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	697a      	ldr	r2, [r7, #20]
 800673c:	621a      	str	r2, [r3, #32]
}
 800673e:	bf00      	nop
 8006740:	371c      	adds	r7, #28
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr

0800674a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800674a:	b480      	push	{r7}
 800674c:	b087      	sub	sp, #28
 800674e:	af00      	add	r7, sp, #0
 8006750:	60f8      	str	r0, [r7, #12]
 8006752:	60b9      	str	r1, [r7, #8]
 8006754:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6a1b      	ldr	r3, [r3, #32]
 800675a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6a1b      	ldr	r3, [r3, #32]
 8006760:	f023 0210 	bic.w	r2, r3, #16
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	699b      	ldr	r3, [r3, #24]
 800676c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006774:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	031b      	lsls	r3, r3, #12
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	4313      	orrs	r3, r2
 800677e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006786:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	011b      	lsls	r3, r3, #4
 800678c:	697a      	ldr	r2, [r7, #20]
 800678e:	4313      	orrs	r3, r2
 8006790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	693a      	ldr	r2, [r7, #16]
 8006796:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	697a      	ldr	r2, [r7, #20]
 800679c:	621a      	str	r2, [r3, #32]
}
 800679e:	bf00      	nop
 80067a0:	371c      	adds	r7, #28
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr

080067aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80067aa:	b480      	push	{r7}
 80067ac:	b085      	sub	sp, #20
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
 80067b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067c2:	683a      	ldr	r2, [r7, #0]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	f043 0307 	orr.w	r3, r3, #7
 80067cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	609a      	str	r2, [r3, #8]
}
 80067d4:	bf00      	nop
 80067d6:	3714      	adds	r7, #20
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b087      	sub	sp, #28
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	607a      	str	r2, [r7, #4]
 80067ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	021a      	lsls	r2, r3, #8
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	431a      	orrs	r2, r3
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	4313      	orrs	r3, r2
 8006808:	697a      	ldr	r2, [r7, #20]
 800680a:	4313      	orrs	r3, r2
 800680c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	697a      	ldr	r2, [r7, #20]
 8006812:	609a      	str	r2, [r3, #8]
}
 8006814:	bf00      	nop
 8006816:	371c      	adds	r7, #28
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006820:	b480      	push	{r7}
 8006822:	b085      	sub	sp, #20
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006830:	2b01      	cmp	r3, #1
 8006832:	d101      	bne.n	8006838 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006834:	2302      	movs	r3, #2
 8006836:	e05a      	b.n	80068ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2202      	movs	r2, #2
 8006844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800685e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	4313      	orrs	r3, r2
 8006868:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a21      	ldr	r2, [pc, #132]	@ (80068fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d022      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006884:	d01d      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a1d      	ldr	r2, [pc, #116]	@ (8006900 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d018      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a1b      	ldr	r2, [pc, #108]	@ (8006904 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d013      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a1a      	ldr	r2, [pc, #104]	@ (8006908 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d00e      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a18      	ldr	r2, [pc, #96]	@ (800690c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d009      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a17      	ldr	r2, [pc, #92]	@ (8006910 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d004      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a15      	ldr	r2, [pc, #84]	@ (8006914 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d10c      	bne.n	80068dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	68ba      	ldr	r2, [r7, #8]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68ba      	ldr	r2, [r7, #8]
 80068da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3714      	adds	r7, #20
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	40010000 	.word	0x40010000
 8006900:	40000400 	.word	0x40000400
 8006904:	40000800 	.word	0x40000800
 8006908:	40000c00 	.word	0x40000c00
 800690c:	40010400 	.word	0x40010400
 8006910:	40014000 	.word	0x40014000
 8006914:	40001800 	.word	0x40001800

08006918 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b082      	sub	sp, #8
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d101      	bne.n	8006952 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e042      	b.n	80069d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006958:	b2db      	uxtb	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d106      	bne.n	800696c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f7fc fc10 	bl	800318c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2224      	movs	r2, #36	@ 0x24
 8006970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68da      	ldr	r2, [r3, #12]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006982:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f000 fcef 	bl	8007368 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	691a      	ldr	r2, [r3, #16]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006998:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	695a      	ldr	r2, [r3, #20]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80069a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	68da      	ldr	r2, [r3, #12]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2220      	movs	r2, #32
 80069c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2220      	movs	r2, #32
 80069cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2200      	movs	r2, #0
 80069d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3708      	adds	r7, #8
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	60b9      	str	r1, [r7, #8]
 80069ea:	4613      	mov	r3, r2
 80069ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	2b20      	cmp	r3, #32
 80069f8:	d112      	bne.n	8006a20 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d002      	beq.n	8006a06 <HAL_UART_Receive_IT+0x26>
 8006a00:	88fb      	ldrh	r3, [r7, #6]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d101      	bne.n	8006a0a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e00b      	b.n	8006a22 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006a10:	88fb      	ldrh	r3, [r7, #6]
 8006a12:	461a      	mov	r2, r3
 8006a14:	68b9      	ldr	r1, [r7, #8]
 8006a16:	68f8      	ldr	r0, [r7, #12]
 8006a18:	f000 fad2 	bl	8006fc0 <UART_Start_Receive_IT>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	e000      	b.n	8006a22 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006a20:	2302      	movs	r3, #2
  }
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3710      	adds	r7, #16
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
	...

08006a2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b0ba      	sub	sp, #232	@ 0xe8
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	695b      	ldr	r3, [r3, #20]
 8006a4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006a52:	2300      	movs	r3, #0
 8006a54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006a5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a62:	f003 030f 	and.w	r3, r3, #15
 8006a66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006a6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d10f      	bne.n	8006a92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a76:	f003 0320 	and.w	r3, r3, #32
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d009      	beq.n	8006a92 <HAL_UART_IRQHandler+0x66>
 8006a7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a82:	f003 0320 	and.w	r3, r3, #32
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d003      	beq.n	8006a92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 fbae 	bl	80071ec <UART_Receive_IT>
      return;
 8006a90:	e273      	b.n	8006f7a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006a92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	f000 80de 	beq.w	8006c58 <HAL_UART_IRQHandler+0x22c>
 8006a9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d106      	bne.n	8006ab6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006aa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006aac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	f000 80d1 	beq.w	8006c58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006aba:	f003 0301 	and.w	r3, r3, #1
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d00b      	beq.n	8006ada <HAL_UART_IRQHandler+0xae>
 8006ac2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d005      	beq.n	8006ada <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ad2:	f043 0201 	orr.w	r2, r3, #1
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ade:	f003 0304 	and.w	r3, r3, #4
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00b      	beq.n	8006afe <HAL_UART_IRQHandler+0xd2>
 8006ae6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006aea:	f003 0301 	and.w	r3, r3, #1
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d005      	beq.n	8006afe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006af6:	f043 0202 	orr.w	r2, r3, #2
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b02:	f003 0302 	and.w	r3, r3, #2
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d00b      	beq.n	8006b22 <HAL_UART_IRQHandler+0xf6>
 8006b0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b0e:	f003 0301 	and.w	r3, r3, #1
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d005      	beq.n	8006b22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b1a:	f043 0204 	orr.w	r2, r3, #4
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b26:	f003 0308 	and.w	r3, r3, #8
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d011      	beq.n	8006b52 <HAL_UART_IRQHandler+0x126>
 8006b2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b32:	f003 0320 	and.w	r3, r3, #32
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d105      	bne.n	8006b46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006b3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b3e:	f003 0301 	and.w	r3, r3, #1
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d005      	beq.n	8006b52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b4a:	f043 0208 	orr.w	r2, r3, #8
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	f000 820a 	beq.w	8006f70 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b60:	f003 0320 	and.w	r3, r3, #32
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d008      	beq.n	8006b7a <HAL_UART_IRQHandler+0x14e>
 8006b68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b6c:	f003 0320 	and.w	r3, r3, #32
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d002      	beq.n	8006b7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f000 fb39 	bl	80071ec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	695b      	ldr	r3, [r3, #20]
 8006b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b84:	2b40      	cmp	r3, #64	@ 0x40
 8006b86:	bf0c      	ite	eq
 8006b88:	2301      	moveq	r3, #1
 8006b8a:	2300      	movne	r3, #0
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b96:	f003 0308 	and.w	r3, r3, #8
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d103      	bne.n	8006ba6 <HAL_UART_IRQHandler+0x17a>
 8006b9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d04f      	beq.n	8006c46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 fa44 	bl	8007034 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	695b      	ldr	r3, [r3, #20]
 8006bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bb6:	2b40      	cmp	r3, #64	@ 0x40
 8006bb8:	d141      	bne.n	8006c3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	3314      	adds	r3, #20
 8006bc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006bc8:	e853 3f00 	ldrex	r3, [r3]
 8006bcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006bd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006bd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	3314      	adds	r3, #20
 8006be2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006be6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006bea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006bf2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006bf6:	e841 2300 	strex	r3, r2, [r1]
 8006bfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006bfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1d9      	bne.n	8006bba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d013      	beq.n	8006c36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c12:	4a8a      	ldr	r2, [pc, #552]	@ (8006e3c <HAL_UART_IRQHandler+0x410>)
 8006c14:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f7fc fd87 	bl	800372e <HAL_DMA_Abort_IT>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d016      	beq.n	8006c54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006c30:	4610      	mov	r0, r2
 8006c32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c34:	e00e      	b.n	8006c54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f000 f9ac 	bl	8006f94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c3c:	e00a      	b.n	8006c54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 f9a8 	bl	8006f94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c44:	e006      	b.n	8006c54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f000 f9a4 	bl	8006f94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006c52:	e18d      	b.n	8006f70 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c54:	bf00      	nop
    return;
 8006c56:	e18b      	b.n	8006f70 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	f040 8167 	bne.w	8006f30 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c66:	f003 0310 	and.w	r3, r3, #16
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f000 8160 	beq.w	8006f30 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c74:	f003 0310 	and.w	r3, r3, #16
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	f000 8159 	beq.w	8006f30 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c7e:	2300      	movs	r3, #0
 8006c80:	60bb      	str	r3, [r7, #8]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	60bb      	str	r3, [r7, #8]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	60bb      	str	r3, [r7, #8]
 8006c92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	695b      	ldr	r3, [r3, #20]
 8006c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c9e:	2b40      	cmp	r3, #64	@ 0x40
 8006ca0:	f040 80ce 	bne.w	8006e40 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006cb0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	f000 80a9 	beq.w	8006e0c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006cbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	f080 80a2 	bcs.w	8006e0c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006cce:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cd4:	69db      	ldr	r3, [r3, #28]
 8006cd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cda:	f000 8088 	beq.w	8006dee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	330c      	adds	r3, #12
 8006ce4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cec:	e853 3f00 	ldrex	r3, [r3]
 8006cf0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006cf4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006cf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cfc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	330c      	adds	r3, #12
 8006d06:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006d0a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006d0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d12:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006d16:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006d1a:	e841 2300 	strex	r3, r2, [r1]
 8006d1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006d22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d1d9      	bne.n	8006cde <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	3314      	adds	r3, #20
 8006d30:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d34:	e853 3f00 	ldrex	r3, [r3]
 8006d38:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006d3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d3c:	f023 0301 	bic.w	r3, r3, #1
 8006d40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	3314      	adds	r3, #20
 8006d4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006d4e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006d52:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d54:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006d56:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006d5a:	e841 2300 	strex	r3, r2, [r1]
 8006d5e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006d60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d1e1      	bne.n	8006d2a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	3314      	adds	r3, #20
 8006d6c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d70:	e853 3f00 	ldrex	r3, [r3]
 8006d74:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006d76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	3314      	adds	r3, #20
 8006d86:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006d8a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d8c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d8e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006d90:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006d92:	e841 2300 	strex	r3, r2, [r1]
 8006d96:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006d98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1e3      	bne.n	8006d66 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2220      	movs	r2, #32
 8006da2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2200      	movs	r2, #0
 8006daa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	330c      	adds	r3, #12
 8006db2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006db6:	e853 3f00 	ldrex	r3, [r3]
 8006dba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006dbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006dbe:	f023 0310 	bic.w	r3, r3, #16
 8006dc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	330c      	adds	r3, #12
 8006dcc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006dd0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006dd2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006dd6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006dd8:	e841 2300 	strex	r3, r2, [r1]
 8006ddc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006dde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d1e3      	bne.n	8006dac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006de8:	4618      	mov	r0, r3
 8006dea:	f7fc fc30 	bl	800364e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2202      	movs	r2, #2
 8006df2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	1ad3      	subs	r3, r2, r3
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	4619      	mov	r1, r3
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f000 f8cf 	bl	8006fa8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006e0a:	e0b3      	b.n	8006f74 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006e14:	429a      	cmp	r2, r3
 8006e16:	f040 80ad 	bne.w	8006f74 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e1e:	69db      	ldr	r3, [r3, #28]
 8006e20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e24:	f040 80a6 	bne.w	8006f74 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2202      	movs	r2, #2
 8006e2c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e32:	4619      	mov	r1, r3
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f000 f8b7 	bl	8006fa8 <HAL_UARTEx_RxEventCallback>
      return;
 8006e3a:	e09b      	b.n	8006f74 <HAL_UART_IRQHandler+0x548>
 8006e3c:	080070fb 	.word	0x080070fb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	1ad3      	subs	r3, r2, r3
 8006e4c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	f000 808e 	beq.w	8006f78 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006e5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	f000 8089 	beq.w	8006f78 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	330c      	adds	r3, #12
 8006e6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e70:	e853 3f00 	ldrex	r3, [r3]
 8006e74:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e7c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	330c      	adds	r3, #12
 8006e86:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006e8a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006e8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e92:	e841 2300 	strex	r3, r2, [r1]
 8006e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d1e3      	bne.n	8006e66 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	3314      	adds	r3, #20
 8006ea4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea8:	e853 3f00 	ldrex	r3, [r3]
 8006eac:	623b      	str	r3, [r7, #32]
   return(result);
 8006eae:	6a3b      	ldr	r3, [r7, #32]
 8006eb0:	f023 0301 	bic.w	r3, r3, #1
 8006eb4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	3314      	adds	r3, #20
 8006ebe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006ec2:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ec8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eca:	e841 2300 	strex	r3, r2, [r1]
 8006ece:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d1e3      	bne.n	8006e9e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2220      	movs	r2, #32
 8006eda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	330c      	adds	r3, #12
 8006eea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	e853 3f00 	ldrex	r3, [r3]
 8006ef2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f023 0310 	bic.w	r3, r3, #16
 8006efa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	330c      	adds	r3, #12
 8006f04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006f08:	61fa      	str	r2, [r7, #28]
 8006f0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f0c:	69b9      	ldr	r1, [r7, #24]
 8006f0e:	69fa      	ldr	r2, [r7, #28]
 8006f10:	e841 2300 	strex	r3, r2, [r1]
 8006f14:	617b      	str	r3, [r7, #20]
   return(result);
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d1e3      	bne.n	8006ee4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2202      	movs	r2, #2
 8006f20:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006f22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f26:	4619      	mov	r1, r3
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f000 f83d 	bl	8006fa8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006f2e:	e023      	b.n	8006f78 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d009      	beq.n	8006f50 <HAL_UART_IRQHandler+0x524>
 8006f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d003      	beq.n	8006f50 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f000 f8e7 	bl	800711c <UART_Transmit_IT>
    return;
 8006f4e:	e014      	b.n	8006f7a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006f50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d00e      	beq.n	8006f7a <HAL_UART_IRQHandler+0x54e>
 8006f5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d008      	beq.n	8006f7a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 f927 	bl	80071bc <UART_EndTransmit_IT>
    return;
 8006f6e:	e004      	b.n	8006f7a <HAL_UART_IRQHandler+0x54e>
    return;
 8006f70:	bf00      	nop
 8006f72:	e002      	b.n	8006f7a <HAL_UART_IRQHandler+0x54e>
      return;
 8006f74:	bf00      	nop
 8006f76:	e000      	b.n	8006f7a <HAL_UART_IRQHandler+0x54e>
      return;
 8006f78:	bf00      	nop
  }
}
 8006f7a:	37e8      	adds	r7, #232	@ 0xe8
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b083      	sub	sp, #12
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006f88:	bf00      	nop
 8006f8a:	370c      	adds	r7, #12
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr

08006f94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006f9c:	bf00      	nop
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	460b      	mov	r3, r1
 8006fb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b085      	sub	sp, #20
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	4613      	mov	r3, r2
 8006fcc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	68ba      	ldr	r2, [r7, #8]
 8006fd2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	88fa      	ldrh	r2, [r7, #6]
 8006fd8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	88fa      	ldrh	r2, [r7, #6]
 8006fde:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2222      	movs	r2, #34	@ 0x22
 8006fea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	691b      	ldr	r3, [r3, #16]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d007      	beq.n	8007006 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	68da      	ldr	r2, [r3, #12]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007004:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	695a      	ldr	r2, [r3, #20]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f042 0201 	orr.w	r2, r2, #1
 8007014:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	68da      	ldr	r2, [r3, #12]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f042 0220 	orr.w	r2, r2, #32
 8007024:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3714      	adds	r7, #20
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007034:	b480      	push	{r7}
 8007036:	b095      	sub	sp, #84	@ 0x54
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	330c      	adds	r3, #12
 8007042:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007046:	e853 3f00 	ldrex	r3, [r3]
 800704a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800704c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007052:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	330c      	adds	r3, #12
 800705a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800705c:	643a      	str	r2, [r7, #64]	@ 0x40
 800705e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007060:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007062:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007064:	e841 2300 	strex	r3, r2, [r1]
 8007068:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800706a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800706c:	2b00      	cmp	r3, #0
 800706e:	d1e5      	bne.n	800703c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	3314      	adds	r3, #20
 8007076:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007078:	6a3b      	ldr	r3, [r7, #32]
 800707a:	e853 3f00 	ldrex	r3, [r3]
 800707e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007080:	69fb      	ldr	r3, [r7, #28]
 8007082:	f023 0301 	bic.w	r3, r3, #1
 8007086:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	3314      	adds	r3, #20
 800708e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007090:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007092:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007094:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007096:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007098:	e841 2300 	strex	r3, r2, [r1]
 800709c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800709e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d1e5      	bne.n	8007070 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d119      	bne.n	80070e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	330c      	adds	r3, #12
 80070b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	e853 3f00 	ldrex	r3, [r3]
 80070ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	f023 0310 	bic.w	r3, r3, #16
 80070c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	330c      	adds	r3, #12
 80070ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070cc:	61ba      	str	r2, [r7, #24]
 80070ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d0:	6979      	ldr	r1, [r7, #20]
 80070d2:	69ba      	ldr	r2, [r7, #24]
 80070d4:	e841 2300 	strex	r3, r2, [r1]
 80070d8:	613b      	str	r3, [r7, #16]
   return(result);
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d1e5      	bne.n	80070ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2220      	movs	r2, #32
 80070e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80070ee:	bf00      	nop
 80070f0:	3754      	adds	r7, #84	@ 0x54
 80070f2:	46bd      	mov	sp, r7
 80070f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f8:	4770      	bx	lr

080070fa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80070fa:	b580      	push	{r7, lr}
 80070fc:	b084      	sub	sp, #16
 80070fe:	af00      	add	r7, sp, #0
 8007100:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007106:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2200      	movs	r2, #0
 800710c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	f7ff ff40 	bl	8006f94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007114:	bf00      	nop
 8007116:	3710      	adds	r7, #16
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800711c:	b480      	push	{r7}
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800712a:	b2db      	uxtb	r3, r3
 800712c:	2b21      	cmp	r3, #33	@ 0x21
 800712e:	d13e      	bne.n	80071ae <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007138:	d114      	bne.n	8007164 <UART_Transmit_IT+0x48>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d110      	bne.n	8007164 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6a1b      	ldr	r3, [r3, #32]
 8007146:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	881b      	ldrh	r3, [r3, #0]
 800714c:	461a      	mov	r2, r3
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007156:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6a1b      	ldr	r3, [r3, #32]
 800715c:	1c9a      	adds	r2, r3, #2
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	621a      	str	r2, [r3, #32]
 8007162:	e008      	b.n	8007176 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6a1b      	ldr	r3, [r3, #32]
 8007168:	1c59      	adds	r1, r3, #1
 800716a:	687a      	ldr	r2, [r7, #4]
 800716c:	6211      	str	r1, [r2, #32]
 800716e:	781a      	ldrb	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800717a:	b29b      	uxth	r3, r3
 800717c:	3b01      	subs	r3, #1
 800717e:	b29b      	uxth	r3, r3
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	4619      	mov	r1, r3
 8007184:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007186:	2b00      	cmp	r3, #0
 8007188:	d10f      	bne.n	80071aa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68da      	ldr	r2, [r3, #12]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007198:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	68da      	ldr	r2, [r3, #12]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071a8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80071aa:	2300      	movs	r3, #0
 80071ac:	e000      	b.n	80071b0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80071ae:	2302      	movs	r3, #2
  }
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3714      	adds	r7, #20
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b082      	sub	sp, #8
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	68da      	ldr	r2, [r3, #12]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071d2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2220      	movs	r2, #32
 80071d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f7ff fecf 	bl	8006f80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80071e2:	2300      	movs	r3, #0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3708      	adds	r7, #8
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b08c      	sub	sp, #48	@ 0x30
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80071f4:	2300      	movs	r3, #0
 80071f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80071f8:	2300      	movs	r3, #0
 80071fa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007202:	b2db      	uxtb	r3, r3
 8007204:	2b22      	cmp	r3, #34	@ 0x22
 8007206:	f040 80aa 	bne.w	800735e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007212:	d115      	bne.n	8007240 <UART_Receive_IT+0x54>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	691b      	ldr	r3, [r3, #16]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d111      	bne.n	8007240 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007220:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	b29b      	uxth	r3, r3
 800722a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800722e:	b29a      	uxth	r2, r3
 8007230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007232:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007238:	1c9a      	adds	r2, r3, #2
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	629a      	str	r2, [r3, #40]	@ 0x28
 800723e:	e024      	b.n	800728a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007244:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800724e:	d007      	beq.n	8007260 <UART_Receive_IT+0x74>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d10a      	bne.n	800726e <UART_Receive_IT+0x82>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	691b      	ldr	r3, [r3, #16]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d106      	bne.n	800726e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	b2da      	uxtb	r2, r3
 8007268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800726a:	701a      	strb	r2, [r3, #0]
 800726c:	e008      	b.n	8007280 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	685b      	ldr	r3, [r3, #4]
 8007274:	b2db      	uxtb	r3, r3
 8007276:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800727a:	b2da      	uxtb	r2, r3
 800727c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800727e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007284:	1c5a      	adds	r2, r3, #1
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800728e:	b29b      	uxth	r3, r3
 8007290:	3b01      	subs	r3, #1
 8007292:	b29b      	uxth	r3, r3
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	4619      	mov	r1, r3
 8007298:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800729a:	2b00      	cmp	r3, #0
 800729c:	d15d      	bne.n	800735a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	68da      	ldr	r2, [r3, #12]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f022 0220 	bic.w	r2, r2, #32
 80072ac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68da      	ldr	r2, [r3, #12]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80072bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	695a      	ldr	r2, [r3, #20]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f022 0201 	bic.w	r2, r2, #1
 80072cc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2220      	movs	r2, #32
 80072d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2200      	movs	r2, #0
 80072da:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d135      	bne.n	8007350 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	330c      	adds	r3, #12
 80072f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	e853 3f00 	ldrex	r3, [r3]
 80072f8:	613b      	str	r3, [r7, #16]
   return(result);
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	f023 0310 	bic.w	r3, r3, #16
 8007300:	627b      	str	r3, [r7, #36]	@ 0x24
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	330c      	adds	r3, #12
 8007308:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800730a:	623a      	str	r2, [r7, #32]
 800730c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800730e:	69f9      	ldr	r1, [r7, #28]
 8007310:	6a3a      	ldr	r2, [r7, #32]
 8007312:	e841 2300 	strex	r3, r2, [r1]
 8007316:	61bb      	str	r3, [r7, #24]
   return(result);
 8007318:	69bb      	ldr	r3, [r7, #24]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d1e5      	bne.n	80072ea <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f003 0310 	and.w	r3, r3, #16
 8007328:	2b10      	cmp	r3, #16
 800732a:	d10a      	bne.n	8007342 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800732c:	2300      	movs	r3, #0
 800732e:	60fb      	str	r3, [r7, #12]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	60fb      	str	r3, [r7, #12]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	60fb      	str	r3, [r7, #12]
 8007340:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007346:	4619      	mov	r1, r3
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f7ff fe2d 	bl	8006fa8 <HAL_UARTEx_RxEventCallback>
 800734e:	e002      	b.n	8007356 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f7fb fe83 	bl	800305c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007356:	2300      	movs	r3, #0
 8007358:	e002      	b.n	8007360 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800735a:	2300      	movs	r3, #0
 800735c:	e000      	b.n	8007360 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800735e:	2302      	movs	r3, #2
  }
}
 8007360:	4618      	mov	r0, r3
 8007362:	3730      	adds	r7, #48	@ 0x30
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007368:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800736c:	b0c0      	sub	sp, #256	@ 0x100
 800736e:	af00      	add	r7, sp, #0
 8007370:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	691b      	ldr	r3, [r3, #16]
 800737c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007384:	68d9      	ldr	r1, [r3, #12]
 8007386:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	ea40 0301 	orr.w	r3, r0, r1
 8007390:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007396:	689a      	ldr	r2, [r3, #8]
 8007398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800739c:	691b      	ldr	r3, [r3, #16]
 800739e:	431a      	orrs	r2, r3
 80073a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073a4:	695b      	ldr	r3, [r3, #20]
 80073a6:	431a      	orrs	r2, r3
 80073a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073ac:	69db      	ldr	r3, [r3, #28]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80073b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80073c0:	f021 010c 	bic.w	r1, r1, #12
 80073c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80073ce:	430b      	orrs	r3, r1
 80073d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80073d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	695b      	ldr	r3, [r3, #20]
 80073da:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80073de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073e2:	6999      	ldr	r1, [r3, #24]
 80073e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	ea40 0301 	orr.w	r3, r0, r1
 80073ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80073f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	4b8f      	ldr	r3, [pc, #572]	@ (8007634 <UART_SetConfig+0x2cc>)
 80073f8:	429a      	cmp	r2, r3
 80073fa:	d005      	beq.n	8007408 <UART_SetConfig+0xa0>
 80073fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	4b8d      	ldr	r3, [pc, #564]	@ (8007638 <UART_SetConfig+0x2d0>)
 8007404:	429a      	cmp	r2, r3
 8007406:	d104      	bne.n	8007412 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007408:	f7fe f940 	bl	800568c <HAL_RCC_GetPCLK2Freq>
 800740c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007410:	e003      	b.n	800741a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007412:	f7fe f927 	bl	8005664 <HAL_RCC_GetPCLK1Freq>
 8007416:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800741a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800741e:	69db      	ldr	r3, [r3, #28]
 8007420:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007424:	f040 810c 	bne.w	8007640 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007428:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800742c:	2200      	movs	r2, #0
 800742e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007432:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007436:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800743a:	4622      	mov	r2, r4
 800743c:	462b      	mov	r3, r5
 800743e:	1891      	adds	r1, r2, r2
 8007440:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007442:	415b      	adcs	r3, r3
 8007444:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007446:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800744a:	4621      	mov	r1, r4
 800744c:	eb12 0801 	adds.w	r8, r2, r1
 8007450:	4629      	mov	r1, r5
 8007452:	eb43 0901 	adc.w	r9, r3, r1
 8007456:	f04f 0200 	mov.w	r2, #0
 800745a:	f04f 0300 	mov.w	r3, #0
 800745e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007462:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007466:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800746a:	4690      	mov	r8, r2
 800746c:	4699      	mov	r9, r3
 800746e:	4623      	mov	r3, r4
 8007470:	eb18 0303 	adds.w	r3, r8, r3
 8007474:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007478:	462b      	mov	r3, r5
 800747a:	eb49 0303 	adc.w	r3, r9, r3
 800747e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	2200      	movs	r2, #0
 800748a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800748e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007492:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007496:	460b      	mov	r3, r1
 8007498:	18db      	adds	r3, r3, r3
 800749a:	653b      	str	r3, [r7, #80]	@ 0x50
 800749c:	4613      	mov	r3, r2
 800749e:	eb42 0303 	adc.w	r3, r2, r3
 80074a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80074a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80074a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80074ac:	f7f8 fe8c 	bl	80001c8 <__aeabi_uldivmod>
 80074b0:	4602      	mov	r2, r0
 80074b2:	460b      	mov	r3, r1
 80074b4:	4b61      	ldr	r3, [pc, #388]	@ (800763c <UART_SetConfig+0x2d4>)
 80074b6:	fba3 2302 	umull	r2, r3, r3, r2
 80074ba:	095b      	lsrs	r3, r3, #5
 80074bc:	011c      	lsls	r4, r3, #4
 80074be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074c2:	2200      	movs	r2, #0
 80074c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80074c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80074cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80074d0:	4642      	mov	r2, r8
 80074d2:	464b      	mov	r3, r9
 80074d4:	1891      	adds	r1, r2, r2
 80074d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80074d8:	415b      	adcs	r3, r3
 80074da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80074e0:	4641      	mov	r1, r8
 80074e2:	eb12 0a01 	adds.w	sl, r2, r1
 80074e6:	4649      	mov	r1, r9
 80074e8:	eb43 0b01 	adc.w	fp, r3, r1
 80074ec:	f04f 0200 	mov.w	r2, #0
 80074f0:	f04f 0300 	mov.w	r3, #0
 80074f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80074f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80074fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007500:	4692      	mov	sl, r2
 8007502:	469b      	mov	fp, r3
 8007504:	4643      	mov	r3, r8
 8007506:	eb1a 0303 	adds.w	r3, sl, r3
 800750a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800750e:	464b      	mov	r3, r9
 8007510:	eb4b 0303 	adc.w	r3, fp, r3
 8007514:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	2200      	movs	r2, #0
 8007520:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007524:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007528:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800752c:	460b      	mov	r3, r1
 800752e:	18db      	adds	r3, r3, r3
 8007530:	643b      	str	r3, [r7, #64]	@ 0x40
 8007532:	4613      	mov	r3, r2
 8007534:	eb42 0303 	adc.w	r3, r2, r3
 8007538:	647b      	str	r3, [r7, #68]	@ 0x44
 800753a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800753e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007542:	f7f8 fe41 	bl	80001c8 <__aeabi_uldivmod>
 8007546:	4602      	mov	r2, r0
 8007548:	460b      	mov	r3, r1
 800754a:	4611      	mov	r1, r2
 800754c:	4b3b      	ldr	r3, [pc, #236]	@ (800763c <UART_SetConfig+0x2d4>)
 800754e:	fba3 2301 	umull	r2, r3, r3, r1
 8007552:	095b      	lsrs	r3, r3, #5
 8007554:	2264      	movs	r2, #100	@ 0x64
 8007556:	fb02 f303 	mul.w	r3, r2, r3
 800755a:	1acb      	subs	r3, r1, r3
 800755c:	00db      	lsls	r3, r3, #3
 800755e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007562:	4b36      	ldr	r3, [pc, #216]	@ (800763c <UART_SetConfig+0x2d4>)
 8007564:	fba3 2302 	umull	r2, r3, r3, r2
 8007568:	095b      	lsrs	r3, r3, #5
 800756a:	005b      	lsls	r3, r3, #1
 800756c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007570:	441c      	add	r4, r3
 8007572:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007576:	2200      	movs	r2, #0
 8007578:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800757c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007580:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007584:	4642      	mov	r2, r8
 8007586:	464b      	mov	r3, r9
 8007588:	1891      	adds	r1, r2, r2
 800758a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800758c:	415b      	adcs	r3, r3
 800758e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007590:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007594:	4641      	mov	r1, r8
 8007596:	1851      	adds	r1, r2, r1
 8007598:	6339      	str	r1, [r7, #48]	@ 0x30
 800759a:	4649      	mov	r1, r9
 800759c:	414b      	adcs	r3, r1
 800759e:	637b      	str	r3, [r7, #52]	@ 0x34
 80075a0:	f04f 0200 	mov.w	r2, #0
 80075a4:	f04f 0300 	mov.w	r3, #0
 80075a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80075ac:	4659      	mov	r1, fp
 80075ae:	00cb      	lsls	r3, r1, #3
 80075b0:	4651      	mov	r1, sl
 80075b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075b6:	4651      	mov	r1, sl
 80075b8:	00ca      	lsls	r2, r1, #3
 80075ba:	4610      	mov	r0, r2
 80075bc:	4619      	mov	r1, r3
 80075be:	4603      	mov	r3, r0
 80075c0:	4642      	mov	r2, r8
 80075c2:	189b      	adds	r3, r3, r2
 80075c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075c8:	464b      	mov	r3, r9
 80075ca:	460a      	mov	r2, r1
 80075cc:	eb42 0303 	adc.w	r3, r2, r3
 80075d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	2200      	movs	r2, #0
 80075dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80075e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80075e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80075e8:	460b      	mov	r3, r1
 80075ea:	18db      	adds	r3, r3, r3
 80075ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075ee:	4613      	mov	r3, r2
 80075f0:	eb42 0303 	adc.w	r3, r2, r3
 80075f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80075f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80075fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80075fe:	f7f8 fde3 	bl	80001c8 <__aeabi_uldivmod>
 8007602:	4602      	mov	r2, r0
 8007604:	460b      	mov	r3, r1
 8007606:	4b0d      	ldr	r3, [pc, #52]	@ (800763c <UART_SetConfig+0x2d4>)
 8007608:	fba3 1302 	umull	r1, r3, r3, r2
 800760c:	095b      	lsrs	r3, r3, #5
 800760e:	2164      	movs	r1, #100	@ 0x64
 8007610:	fb01 f303 	mul.w	r3, r1, r3
 8007614:	1ad3      	subs	r3, r2, r3
 8007616:	00db      	lsls	r3, r3, #3
 8007618:	3332      	adds	r3, #50	@ 0x32
 800761a:	4a08      	ldr	r2, [pc, #32]	@ (800763c <UART_SetConfig+0x2d4>)
 800761c:	fba2 2303 	umull	r2, r3, r2, r3
 8007620:	095b      	lsrs	r3, r3, #5
 8007622:	f003 0207 	and.w	r2, r3, #7
 8007626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4422      	add	r2, r4
 800762e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007630:	e106      	b.n	8007840 <UART_SetConfig+0x4d8>
 8007632:	bf00      	nop
 8007634:	40011000 	.word	0x40011000
 8007638:	40011400 	.word	0x40011400
 800763c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007640:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007644:	2200      	movs	r2, #0
 8007646:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800764a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800764e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007652:	4642      	mov	r2, r8
 8007654:	464b      	mov	r3, r9
 8007656:	1891      	adds	r1, r2, r2
 8007658:	6239      	str	r1, [r7, #32]
 800765a:	415b      	adcs	r3, r3
 800765c:	627b      	str	r3, [r7, #36]	@ 0x24
 800765e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007662:	4641      	mov	r1, r8
 8007664:	1854      	adds	r4, r2, r1
 8007666:	4649      	mov	r1, r9
 8007668:	eb43 0501 	adc.w	r5, r3, r1
 800766c:	f04f 0200 	mov.w	r2, #0
 8007670:	f04f 0300 	mov.w	r3, #0
 8007674:	00eb      	lsls	r3, r5, #3
 8007676:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800767a:	00e2      	lsls	r2, r4, #3
 800767c:	4614      	mov	r4, r2
 800767e:	461d      	mov	r5, r3
 8007680:	4643      	mov	r3, r8
 8007682:	18e3      	adds	r3, r4, r3
 8007684:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007688:	464b      	mov	r3, r9
 800768a:	eb45 0303 	adc.w	r3, r5, r3
 800768e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800769e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80076a2:	f04f 0200 	mov.w	r2, #0
 80076a6:	f04f 0300 	mov.w	r3, #0
 80076aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80076ae:	4629      	mov	r1, r5
 80076b0:	008b      	lsls	r3, r1, #2
 80076b2:	4621      	mov	r1, r4
 80076b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076b8:	4621      	mov	r1, r4
 80076ba:	008a      	lsls	r2, r1, #2
 80076bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80076c0:	f7f8 fd82 	bl	80001c8 <__aeabi_uldivmod>
 80076c4:	4602      	mov	r2, r0
 80076c6:	460b      	mov	r3, r1
 80076c8:	4b60      	ldr	r3, [pc, #384]	@ (800784c <UART_SetConfig+0x4e4>)
 80076ca:	fba3 2302 	umull	r2, r3, r3, r2
 80076ce:	095b      	lsrs	r3, r3, #5
 80076d0:	011c      	lsls	r4, r3, #4
 80076d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076d6:	2200      	movs	r2, #0
 80076d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80076dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80076e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80076e4:	4642      	mov	r2, r8
 80076e6:	464b      	mov	r3, r9
 80076e8:	1891      	adds	r1, r2, r2
 80076ea:	61b9      	str	r1, [r7, #24]
 80076ec:	415b      	adcs	r3, r3
 80076ee:	61fb      	str	r3, [r7, #28]
 80076f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80076f4:	4641      	mov	r1, r8
 80076f6:	1851      	adds	r1, r2, r1
 80076f8:	6139      	str	r1, [r7, #16]
 80076fa:	4649      	mov	r1, r9
 80076fc:	414b      	adcs	r3, r1
 80076fe:	617b      	str	r3, [r7, #20]
 8007700:	f04f 0200 	mov.w	r2, #0
 8007704:	f04f 0300 	mov.w	r3, #0
 8007708:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800770c:	4659      	mov	r1, fp
 800770e:	00cb      	lsls	r3, r1, #3
 8007710:	4651      	mov	r1, sl
 8007712:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007716:	4651      	mov	r1, sl
 8007718:	00ca      	lsls	r2, r1, #3
 800771a:	4610      	mov	r0, r2
 800771c:	4619      	mov	r1, r3
 800771e:	4603      	mov	r3, r0
 8007720:	4642      	mov	r2, r8
 8007722:	189b      	adds	r3, r3, r2
 8007724:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007728:	464b      	mov	r3, r9
 800772a:	460a      	mov	r2, r1
 800772c:	eb42 0303 	adc.w	r3, r2, r3
 8007730:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800773e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007740:	f04f 0200 	mov.w	r2, #0
 8007744:	f04f 0300 	mov.w	r3, #0
 8007748:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800774c:	4649      	mov	r1, r9
 800774e:	008b      	lsls	r3, r1, #2
 8007750:	4641      	mov	r1, r8
 8007752:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007756:	4641      	mov	r1, r8
 8007758:	008a      	lsls	r2, r1, #2
 800775a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800775e:	f7f8 fd33 	bl	80001c8 <__aeabi_uldivmod>
 8007762:	4602      	mov	r2, r0
 8007764:	460b      	mov	r3, r1
 8007766:	4611      	mov	r1, r2
 8007768:	4b38      	ldr	r3, [pc, #224]	@ (800784c <UART_SetConfig+0x4e4>)
 800776a:	fba3 2301 	umull	r2, r3, r3, r1
 800776e:	095b      	lsrs	r3, r3, #5
 8007770:	2264      	movs	r2, #100	@ 0x64
 8007772:	fb02 f303 	mul.w	r3, r2, r3
 8007776:	1acb      	subs	r3, r1, r3
 8007778:	011b      	lsls	r3, r3, #4
 800777a:	3332      	adds	r3, #50	@ 0x32
 800777c:	4a33      	ldr	r2, [pc, #204]	@ (800784c <UART_SetConfig+0x4e4>)
 800777e:	fba2 2303 	umull	r2, r3, r2, r3
 8007782:	095b      	lsrs	r3, r3, #5
 8007784:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007788:	441c      	add	r4, r3
 800778a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800778e:	2200      	movs	r2, #0
 8007790:	673b      	str	r3, [r7, #112]	@ 0x70
 8007792:	677a      	str	r2, [r7, #116]	@ 0x74
 8007794:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007798:	4642      	mov	r2, r8
 800779a:	464b      	mov	r3, r9
 800779c:	1891      	adds	r1, r2, r2
 800779e:	60b9      	str	r1, [r7, #8]
 80077a0:	415b      	adcs	r3, r3
 80077a2:	60fb      	str	r3, [r7, #12]
 80077a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80077a8:	4641      	mov	r1, r8
 80077aa:	1851      	adds	r1, r2, r1
 80077ac:	6039      	str	r1, [r7, #0]
 80077ae:	4649      	mov	r1, r9
 80077b0:	414b      	adcs	r3, r1
 80077b2:	607b      	str	r3, [r7, #4]
 80077b4:	f04f 0200 	mov.w	r2, #0
 80077b8:	f04f 0300 	mov.w	r3, #0
 80077bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80077c0:	4659      	mov	r1, fp
 80077c2:	00cb      	lsls	r3, r1, #3
 80077c4:	4651      	mov	r1, sl
 80077c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077ca:	4651      	mov	r1, sl
 80077cc:	00ca      	lsls	r2, r1, #3
 80077ce:	4610      	mov	r0, r2
 80077d0:	4619      	mov	r1, r3
 80077d2:	4603      	mov	r3, r0
 80077d4:	4642      	mov	r2, r8
 80077d6:	189b      	adds	r3, r3, r2
 80077d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80077da:	464b      	mov	r3, r9
 80077dc:	460a      	mov	r2, r1
 80077de:	eb42 0303 	adc.w	r3, r2, r3
 80077e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80077e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80077ee:	667a      	str	r2, [r7, #100]	@ 0x64
 80077f0:	f04f 0200 	mov.w	r2, #0
 80077f4:	f04f 0300 	mov.w	r3, #0
 80077f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80077fc:	4649      	mov	r1, r9
 80077fe:	008b      	lsls	r3, r1, #2
 8007800:	4641      	mov	r1, r8
 8007802:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007806:	4641      	mov	r1, r8
 8007808:	008a      	lsls	r2, r1, #2
 800780a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800780e:	f7f8 fcdb 	bl	80001c8 <__aeabi_uldivmod>
 8007812:	4602      	mov	r2, r0
 8007814:	460b      	mov	r3, r1
 8007816:	4b0d      	ldr	r3, [pc, #52]	@ (800784c <UART_SetConfig+0x4e4>)
 8007818:	fba3 1302 	umull	r1, r3, r3, r2
 800781c:	095b      	lsrs	r3, r3, #5
 800781e:	2164      	movs	r1, #100	@ 0x64
 8007820:	fb01 f303 	mul.w	r3, r1, r3
 8007824:	1ad3      	subs	r3, r2, r3
 8007826:	011b      	lsls	r3, r3, #4
 8007828:	3332      	adds	r3, #50	@ 0x32
 800782a:	4a08      	ldr	r2, [pc, #32]	@ (800784c <UART_SetConfig+0x4e4>)
 800782c:	fba2 2303 	umull	r2, r3, r2, r3
 8007830:	095b      	lsrs	r3, r3, #5
 8007832:	f003 020f 	and.w	r2, r3, #15
 8007836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4422      	add	r2, r4
 800783e:	609a      	str	r2, [r3, #8]
}
 8007840:	bf00      	nop
 8007842:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007846:	46bd      	mov	sp, r7
 8007848:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800784c:	51eb851f 	.word	0x51eb851f

08007850 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8007850:	b480      	push	{r7}
 8007852:	b087      	sub	sp, #28
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007864:	683a      	ldr	r2, [r7, #0]
 8007866:	6812      	ldr	r2, [r2, #0]
 8007868:	f023 0101 	bic.w	r1, r3, #1
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	2b08      	cmp	r3, #8
 8007878:	d102      	bne.n	8007880 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800787a:	2340      	movs	r3, #64	@ 0x40
 800787c:	617b      	str	r3, [r7, #20]
 800787e:	e001      	b.n	8007884 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8007880:	2300      	movs	r3, #0
 8007882:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8007890:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8007896:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800789c:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80078a2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80078a8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80078ae:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 80078b4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 80078ba:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 80078c0:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 80078c6:	4313      	orrs	r3, r2
 80078c8:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	693a      	ldr	r2, [r7, #16]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078d8:	693a      	ldr	r2, [r7, #16]
 80078da:	4313      	orrs	r3, r2
 80078dc:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 80078de:	4b10      	ldr	r3, [pc, #64]	@ (8007920 <FSMC_NORSRAM_Init+0xd0>)
 80078e0:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80078e8:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80078f0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	43db      	mvns	r3, r3
 8007900:	ea02 0103 	and.w	r1, r2, r3
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	4319      	orrs	r1, r3
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8007912:	2300      	movs	r3, #0
}
 8007914:	4618      	mov	r0, r3
 8007916:	371c      	adds	r7, #28
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr
 8007920:	0008fb7f 	.word	0x0008fb7f

08007924 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007924:	b480      	push	{r7}
 8007926:	b085      	sub	sp, #20
 8007928:	af00      	add	r7, sp, #0
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	60b9      	str	r1, [r7, #8]
 800792e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 800793a:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8007942:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 800794a:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	691b      	ldr	r3, [r3, #16]
 8007950:	3b01      	subs	r3, #1
 8007952:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8007954:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	695b      	ldr	r3, [r3, #20]
 800795a:	3b02      	subs	r3, #2
 800795c:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 800795e:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8007966:	687a      	ldr	r2, [r7, #4]
 8007968:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 800796a:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 8007972:	2300      	movs	r3, #0
}
 8007974:	4618      	mov	r0, r3
 8007976:	3714      	adds	r7, #20
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr

08007980 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8007980:	b480      	push	{r7}
 8007982:	b085      	sub	sp, #20
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	60b9      	str	r1, [r7, #8]
 800798a:	607a      	str	r2, [r7, #4]
 800798c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007994:	d11d      	bne.n	80079d2 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800799e:	4b13      	ldr	r3, [pc, #76]	@ (80079ec <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80079a0:	4013      	ands	r3, r2
 80079a2:	68ba      	ldr	r2, [r7, #8]
 80079a4:	6811      	ldr	r1, [r2, #0]
 80079a6:	68ba      	ldr	r2, [r7, #8]
 80079a8:	6852      	ldr	r2, [r2, #4]
 80079aa:	0112      	lsls	r2, r2, #4
 80079ac:	4311      	orrs	r1, r2
 80079ae:	68ba      	ldr	r2, [r7, #8]
 80079b0:	6892      	ldr	r2, [r2, #8]
 80079b2:	0212      	lsls	r2, r2, #8
 80079b4:	4311      	orrs	r1, r2
 80079b6:	68ba      	ldr	r2, [r7, #8]
 80079b8:	6992      	ldr	r2, [r2, #24]
 80079ba:	4311      	orrs	r1, r2
 80079bc:	68ba      	ldr	r2, [r7, #8]
 80079be:	68d2      	ldr	r2, [r2, #12]
 80079c0:	0412      	lsls	r2, r2, #16
 80079c2:	430a      	orrs	r2, r1
 80079c4:	ea43 0102 	orr.w	r1, r3, r2
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80079d0:	e005      	b.n	80079de <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80079da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80079de:	2300      	movs	r3, #0
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3714      	adds	r7, #20
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr
 80079ec:	cff00000 	.word	0xcff00000

080079f0 <memset>:
 80079f0:	4402      	add	r2, r0
 80079f2:	4603      	mov	r3, r0
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d100      	bne.n	80079fa <memset+0xa>
 80079f8:	4770      	bx	lr
 80079fa:	f803 1b01 	strb.w	r1, [r3], #1
 80079fe:	e7f9      	b.n	80079f4 <memset+0x4>

08007a00 <__libc_init_array>:
 8007a00:	b570      	push	{r4, r5, r6, lr}
 8007a02:	4d0d      	ldr	r5, [pc, #52]	@ (8007a38 <__libc_init_array+0x38>)
 8007a04:	4c0d      	ldr	r4, [pc, #52]	@ (8007a3c <__libc_init_array+0x3c>)
 8007a06:	1b64      	subs	r4, r4, r5
 8007a08:	10a4      	asrs	r4, r4, #2
 8007a0a:	2600      	movs	r6, #0
 8007a0c:	42a6      	cmp	r6, r4
 8007a0e:	d109      	bne.n	8007a24 <__libc_init_array+0x24>
 8007a10:	4d0b      	ldr	r5, [pc, #44]	@ (8007a40 <__libc_init_array+0x40>)
 8007a12:	4c0c      	ldr	r4, [pc, #48]	@ (8007a44 <__libc_init_array+0x44>)
 8007a14:	f000 f818 	bl	8007a48 <_init>
 8007a18:	1b64      	subs	r4, r4, r5
 8007a1a:	10a4      	asrs	r4, r4, #2
 8007a1c:	2600      	movs	r6, #0
 8007a1e:	42a6      	cmp	r6, r4
 8007a20:	d105      	bne.n	8007a2e <__libc_init_array+0x2e>
 8007a22:	bd70      	pop	{r4, r5, r6, pc}
 8007a24:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a28:	4798      	blx	r3
 8007a2a:	3601      	adds	r6, #1
 8007a2c:	e7ee      	b.n	8007a0c <__libc_init_array+0xc>
 8007a2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a32:	4798      	blx	r3
 8007a34:	3601      	adds	r6, #1
 8007a36:	e7f2      	b.n	8007a1e <__libc_init_array+0x1e>
 8007a38:	0800aaac 	.word	0x0800aaac
 8007a3c:	0800aaac 	.word	0x0800aaac
 8007a40:	0800aaac 	.word	0x0800aaac
 8007a44:	0800aab0 	.word	0x0800aab0

08007a48 <_init>:
 8007a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a4a:	bf00      	nop
 8007a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a4e:	bc08      	pop	{r3}
 8007a50:	469e      	mov	lr, r3
 8007a52:	4770      	bx	lr

08007a54 <_fini>:
 8007a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a56:	bf00      	nop
 8007a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a5a:	bc08      	pop	{r3}
 8007a5c:	469e      	mov	lr, r3
 8007a5e:	4770      	bx	lr
