MAYBE


Initial Problem
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄
  Temp_Vars:  ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_ai_family_post, addr_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post
  Locations:  l0, l1, l10, l11, l12, l13, l14, l15, l16, l17, l18, l19, l2, l20, l21, l22, l23, l24, l25, l26, l27, l28, l29, l3, l30, l31, l32, l33, l34, l35, l36, l4, l5, l6, l7, l8, l9
  Return Locations:  
  Transitions:
  t₅₇: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l34(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₄: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l17(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: addr_post ≤ 1+X₁₄ ∧ 1+X₁₄ ≤ addr_post ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₂₀: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l9(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ err_post ≤ ___rho_1__post ∧ ___rho_1__post ≤ err_post ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₂₂: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l10(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1 ≤ X₁₀ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₂₁: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l11(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ X₁₀ ≤ 0
  t₂₃: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l11(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ X₉ ≤ 0
  t₂₄: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l12(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ 1 ≤ X₉ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₂₆: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l10(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1 ≤ X₁₉ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₂₅: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l13(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ X₁₉ ≤ 0
  t₂₉: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l14(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ 1+X₂₀ ≤ X₃ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ fd_post ≤ ___rho_15__post ∧ ___rho_15__post ≤ fd_post ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₃₀: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l7(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ X₃ ≤ X₂₀
  t₃₉: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l23(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1 ≤ X₇ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₄₀: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l25(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ X₇ ≤ 0
  t₂₇: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l18(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₄₂: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l16(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ 1+X₁₄ ≤ X₁ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₄₃: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l7(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ X₁ ≤ X₁₄
  t₂: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l29(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: ret_post ≤ 1 ∧ 1 ≤ ret_post ∧ 1 ≤ X₁₃ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₃: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l29(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ 0 ≤ ret_post ∧ ret_post ≤ 0 ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ X₁₃ ≤ 0
  t₀: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l1(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₃₄: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l22(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 1+X₀ ∧ 1+X₀ ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₃₂: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l24(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ 0 ≤ X₀
  t₃₃: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l24(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 2+X₀ ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₃₅: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l20(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ X₃ ≤ X₂₀
  t₃₆: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l22(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1+X₂₀ ≤ X₃ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₂₈: l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l15(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₄₁: l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l21(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₃₁: l24(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l23(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: listen_index_post ≤ 1+X₂₀ ∧ 1+X₂₀ ≤ listen_index_post ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₃₈: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l10(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1 ≤ X₈ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₃₇: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l23(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ X₈ ≤ 0
  t₄₆: l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l17(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₆ ≤ addr_post ∧ addr_post ≤ X₁₆ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₄₈: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l26(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: tmp1_post ≤ 1 ∧ 1 ≤ tmp1_post ∧ 1 ≤ X₂₃ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃
  t₄₇: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l28(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ X₂₃ ≤ 0
  t₄₄: l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l26(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1 ≤ X₁₆ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ 0 ≤ tmp1_post ∧ tmp1_post ≤ 0
  t₄₅: l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l26(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: tmp1_post ≤ 1 ∧ 1 ≤ tmp1_post ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₁₆ ≤ 0
  t₄₉: l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l31(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₈: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l36(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₂₁ ≤ 10 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₉: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l36(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: maxconn_post ≤ 10 ∧ 10 ≤ maxconn_post ∧ 11 ≤ X₂₁ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₅₂: l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l27(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ ret_post ≤ ___rho_9__post ∧ ___rho_9__post ≤ ret_post ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₅₀: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l29(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₅₅: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l30(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₁₈ ≤ 3 ∧ 3 ≤ X₁₈ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₅₃: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l33(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 4 ≤ X₁₈ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₅₄: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l33(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₁₈ ≤ 2 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₅₁: l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l30(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₅₆: l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l32(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ one_post ≤ 1 ∧ 1 ≤ MaxBackends_post ∧ 1 ≤ one_post ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ 0 ≤ added_post ∧ added_post ≤ 0 ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ 0 ≤ addrs_post ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ 0 ≤ listen_index_post ∧ listen_index_post ≤ 0 ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₅: l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l10(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: added_post ≤ 1+X₁₃ ∧ 1+X₁₃ ≤ added_post ∧ X₁₉ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₁₉ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ 0 ≤ X₁₇
  t₆: l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l10(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1+X₁₇ ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₇: l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l35(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ err_post ≤ ___rho_16__post ∧ ___rho_16__post ≤ err_post ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₁₂: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l6(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₁₁ ≤ 1 ∧ 1 ≤ X₁₁ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₁₃: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l8(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 2 ≤ X₁₁ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₁₄: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l8(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ X₁₁ ≤ 0
  t₁₇: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l4(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ X₁₅ ≤ 3 ∧ 3 ≤ X₁₅ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₁₅: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l6(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 4 ≤ X₁₅ ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₁₆: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l6(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₁₅ ≤ 2 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₁₀: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l3(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 0 ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₁: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l19(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₁₁: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l7(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₁₉: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l10(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: 1+X₁₇ ≤ 0 ∧ X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄
  t₁₈: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄) → l5(ListenSocket_OF_listen_index_post, MAXADDR_post, MaxBackends_post, MaxListen_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, added_post, addr_post, addr_ai_family_post, addrs_post, err_post, family_post, fd_post, listen_index_post, maxconn_post, one_post, ret_post, tmp1_post) :|: X₀ ≤ ListenSocket_OF_listen_index_post ∧ ListenSocket_OF_listen_index_post ≤ X₀ ∧ X₁ ≤ MAXADDR_post ∧ MAXADDR_post ≤ X₁ ∧ X₂ ≤ MaxBackends_post ∧ MaxBackends_post ≤ X₂ ∧ X₃ ≤ MaxListen_post ∧ MaxListen_post ≤ X₃ ∧ X₄ ≤ ___rho_15__post ∧ ___rho_15__post ≤ X₄ ∧ X₅ ≤ ___rho_16__post ∧ ___rho_16__post ≤ X₅ ∧ X₆ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₆ ∧ X₇ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₇ ∧ X₈ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₈ ∧ X₉ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₉ ∧ X₁₀ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₁₂ ∧ X₁₃ ≤ added_post ∧ added_post ≤ X₁₃ ∧ X₁₅ ≤ addr_ai_family_post ∧ addr_ai_family_post ≤ X₁₅ ∧ X₁₄ ≤ addr_post ∧ addr_post ≤ X₁₄ ∧ X₁₆ ≤ addrs_post ∧ addrs_post ≤ X₁₆ ∧ X₁₇ ≤ err_post ∧ err_post ≤ X₁₇ ∧ X₁₈ ≤ family_post ∧ family_post ≤ X₁₈ ∧ X₁₉ ≤ fd_post ∧ fd_post ≤ X₁₉ ∧ X₂₀ ≤ listen_index_post ∧ listen_index_post ≤ X₂₀ ∧ X₂₁ ≤ maxconn_post ∧ maxconn_post ≤ X₂₁ ∧ X₂₂ ≤ one_post ∧ one_post ≤ X₂₂ ∧ X₂₃ ≤ ret_post ∧ ret_post ≤ X₂₃ ∧ X₂₄ ≤ tmp1_post ∧ tmp1_post ≤ X₂₄ ∧ 0 ≤ X₁₇


Preprocessing
  Cut unreachable locations [l1; l2] from the program graph


  Eliminate variables [X₂; X₄; X₅; X₆; X₁₂; X₂₂; X₂₄] that do not contribute to the problem


  Found invariant X₈ ≤ 0 ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l32


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₂ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₂+X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₁+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l6


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₅+X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₅+X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₅ ∧ 2 ≤ X₂+X₅ ∧ 1 ≤ X₅+X₁₅ ∧ 1+X₁₄ ≤ X₅ ∧ 1 ≤ X₅+X₁₁ ∧ 2 ≤ X₁+X₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l12


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l10


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 3 ≤ X₉+X₁₀ ∧ X₁₀ ≤ 3+X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₂ ∧ 0 ≤ X₈+X₁₁ ∧ 3 ≤ X₈+X₁₀ ∧ X₁₀ ≤ 3+X₈ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₁ ∧ 4 ≤ X₂+X₁₀ ∧ X₁₀ ≤ 2+X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₂+X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 3 ≤ X₁₀+X₁₅ ∧ X₁₀ ≤ 3+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 3+X₁₄ ≤ X₁₀ ∧ X₁₀+X₁₄ ≤ 3 ∧ 1+X₁₄ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₁+X₁₂ ∧ 3 ≤ X₁₀+X₁₂ ∧ X₁₀ ≤ 3+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ X₁₀ ≤ 3+X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ X₁₀ ≤ 3 ∧ X₁₀ ≤ 2+X₁ ∧ 3 ≤ X₁₀ ∧ 4 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l4


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₂ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₂+X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₁+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l3


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l14


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ X₃ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ X₃ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ X₃ ≤ 0 ∧ X₃ ≤ X₁₅ ∧ X₃ ≤ X₁₁ ∧ 1+X₃ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l25


  Found invariant 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₇ ∧ X₁₇ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₇ ∧ X₁₇ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₇ ≤ 1 ∧ X₁₇ ≤ 1+X₁₅ ∧ X₁₇ ≤ 1+X₁₁ ∧ 0 ≤ X₁₇ ∧ 0 ≤ X₁₅+X₁₇ ∧ 0 ≤ X₁₁+X₁₇ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l31


  Found invariant X₈ ≤ 0 ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l26


  Found invariant 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l7


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₂ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₂+X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₁+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l5


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 3 ≤ X₉+X₁₀ ∧ X₁₀ ≤ 3+X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₂ ∧ 0 ≤ X₈+X₁₁ ∧ 3 ≤ X₈+X₁₀ ∧ X₁₀ ≤ 3+X₈ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₁ ∧ 4 ≤ X₂+X₁₀ ∧ X₁₀ ≤ 2+X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₂+X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 3 ≤ X₁₀+X₁₅ ∧ X₁₀ ≤ 3+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 3+X₁₄ ≤ X₁₀ ∧ X₁₀+X₁₄ ≤ 3 ∧ 1+X₁₄ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₁+X₁₂ ∧ 3 ≤ X₁₀+X₁₂ ∧ X₁₀ ≤ 3+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ X₁₀ ≤ 3+X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ X₁₀ ≤ 3 ∧ X₁₀ ≤ 2+X₁ ∧ 3 ≤ X₁₀ ∧ 4 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l8


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l16


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ X₁₆ ≤ 10+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ X₁₆ ≤ 10+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₂ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ X₁₆ ≤ 9+X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₅ ∧ X₁₄+X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₂ ∧ X₁₆ ≤ 10+X₁₁ ∧ X₁₆ ≤ 9+X₁ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₂+X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₁+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l36


  Found invariant X₈ ≤ 0 ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l27


  Found invariant 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l19


  Found invariant 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₇ ∧ X₁₇ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₇ ∧ X₁₇ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₇ ≤ 1 ∧ X₁₇ ≤ 1+X₁₅ ∧ X₁₇ ≤ 1+X₁₁ ∧ 0 ≤ X₁₇ ∧ 0 ≤ X₁₅+X₁₇ ∧ 0 ≤ X₁₁+X₁₇ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l29


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ X₂ ≤ X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l20


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l22


  Found invariant 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l18


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l11


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ X₂ ≤ X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l24


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l15


  Found invariant X₈ ≤ 0 ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l33


  Found invariant X₈ ≤ 0 ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l30


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ X₁₆ ≤ 10+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ X₁₆ ≤ 10+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ X₁₆ ≤ 9+X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₅ ∧ X₁₄+X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₁ ∧ X₁₆ ≤ 9+X₁ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l35


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l23


  Found invariant 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l17


  Found invariant X₈ ≤ 0 ∧ X₈+X₁₇ ≤ 0 ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ 0 ≤ X₈ ∧ X₁₇ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₇ ≤ 0 ∧ X₁₇ ≤ X₁₅ ∧ X₁₅+X₁₇ ≤ 0 ∧ X₁₇ ≤ X₁₁ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l28


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l21


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l13


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l9


Problem after Preprocessing
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇
  Temp_Vars:  MAXADDR_post, MaxBackends_post, ___rho_15__post, ___rho_16__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_8__post, ___rho_9__post, addrs_post, err_post, fd_post, maxconn_post, ret_post
  Locations:  l0, l10, l11, l12, l13, l14, l15, l16, l17, l18, l19, l20, l21, l22, l23, l24, l25, l26, l27, l28, l29, l3, l30, l31, l32, l33, l34, l35, l36, l4, l5, l6, l7, l8, l9
  Return Locations:  
  Transitions:
  t₁₁₅: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇)
  t₁₁₆: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, 1+X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₁₇: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, err_post, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ err_post ≤ ___rho_1__post ∧ ___rho_1__post ≤ err_post ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₁₈: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₅ ∧ 1 ≤ X₅+X₈ ∧ 1 ≤ X₅+X₉ ∧ 1 ≤ X₅+X₁₁ ∧ 1+X₁₄ ≤ X₅ ∧ 1 ≤ X₅+X₁₅ ∧ 2 ≤ X₁+X₂ ∧ 2 ≤ X₁+X₅ ∧ 2 ≤ X₂+X₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₁₉: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₆ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₅ ∧ 1 ≤ X₅+X₈ ∧ 1 ≤ X₅+X₉ ∧ 1 ≤ X₅+X₁₁ ∧ 1+X₁₄ ≤ X₅ ∧ 1 ≤ X₅+X₁₅ ∧ 2 ≤ X₁+X₂ ∧ 2 ≤ X₁+X₅ ∧ 2 ≤ X₂+X₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₂₀: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₅ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₂₁: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l12(X₀, X₁, X₂, X₃, X₄, X₅, ___rho_5__post, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ 1 ≤ X₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₂₂: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₁₄ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₂₃: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l13(X₀, X₁, X₂, X₃, X₄, ___rho_4__post, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ X₁₄ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₂₄: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, fd_post, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ 1+X₁₅ ≤ X₂ ∧ fd_post ≤ ___rho_15__post ∧ ___rho_15__post ≤ fd_post ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₂₅: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₂ ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₂₆: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₃ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₂₇: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₃ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₂₈: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₂₉: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l16(X₀, X₁, X₂, ___rho_2__post, ___rho_3__post, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₃₀: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₃₁: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, 1) :|: 1 ≤ X₈ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₃₂: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, 0) :|: X₈ ≤ 0 ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₃₃: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 1+X₀ ∧ 1+X₀ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₂ ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₃₄: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l24(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ X₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₂ ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₃₅: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l24(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 2+X₀ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₂ ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₃₆: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₂ ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₃₇: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₃₈: l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₃₉: l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₄₀: l24(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, 1+X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₂ ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₄₁: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₄ ∧ 1 ≤ X₁ ∧ 1+X₃ ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₃ ≤ 0 ∧ X₃ ≤ X₈ ∧ X₃ ≤ X₉ ∧ X₃ ≤ X₁₁ ∧ X₃ ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₄₂: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₄ ≤ 0 ∧ 1 ≤ X₁ ∧ 1+X₃ ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₃ ≤ 0 ∧ X₃ ≤ X₈ ∧ X₃ ≤ X₉ ∧ X₃ ≤ X₁₁ ∧ X₃ ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₄₃: l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₁₁, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ X₈ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₄₄: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₁₇ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ X₈ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₄₅: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₁₇ ≤ 0 ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ X₈ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₄₆: l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₁₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ X₁₇ ≤ X₈ ∧ X₈ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈+X₁₇ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ X₁₇ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₇ ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₅+X₁₇ ≤ 0 ∧ X₁₇ ≤ 0
  t₁₄₇: l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₁₁ ≤ 0 ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ X₁₇ ≤ X₈ ∧ X₈ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈+X₁₇ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ X₁₇ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₇ ≤ X₁₅ ∧ X₁₅ ≤ 0 ∧ X₁₅+X₁₇ ≤ 0 ∧ X₁₇ ≤ 0
  t₁₄₈: l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₁₇ ≤ 1+X₁₁ ∧ X₁₇ ≤ 1+X₁₅ ∧ X₁₇ ≤ 1 ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₇ ∧ X₁₇ ≤ X₈ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₇ ∧ X₁₇ ≤ X₉ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁+X₁₇ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₅+X₁₇ ∧ 0 ≤ X₁₇
  t₁₄₉: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₁₆ ≤ 10 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₅₀: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, 10, X₁₇) :|: 11 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₅₁: l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, ret_post) :|: 0 ≤ 0 ∧ ret_post ≤ ___rho_9__post ∧ ___rho_9__post ≤ ret_post ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ X₈ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₅₂: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₁₇ ≤ 1+X₁₁ ∧ X₁₇ ≤ 1+X₁₅ ∧ X₁₇ ≤ 1 ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₇ ∧ X₁₇ ≤ X₈ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₇ ∧ X₁₇ ≤ X₉ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁+X₁₇ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₅+X₁₇ ∧ 0 ≤ X₁₇
  t₁₅₃: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₁₃ ≤ 3 ∧ 3 ≤ X₁₃ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ X₈ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₅₄: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 4 ≤ X₁₃ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ X₈ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₅₅: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₁₃ ≤ 2 ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ X₈ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₅₆: l33(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ X₈ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ X₁₅ ≤ 0
  t₁₅₇: l34(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l32(X₀, MAXADDR_post, X₂, X₃, X₄, X₅, X₆, X₇, 0, X₉, X₁₀, addrs_post, X₁₂, X₁₃, X₁₄, 0, X₁₆, ret_post) :|: 0 ≤ 0 ∧ 1 ≤ MaxBackends_post ∧ 0 ≤ addrs_post
  t₁₅₈: l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l10(X₁₄, X₁, X₂, X₃, X₄, X₅, X₆, X₇, 1+X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ X₁₂ ∧ X₁₆ ≤ 10+X₈ ∧ X₁₆ ≤ 10+X₉ ∧ X₁₆ ≤ 10+X₁₁ ∧ X₁₄+X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₅ ∧ X₁₆ ≤ 10 ∧ X₁₆ ≤ 9+X₁ ∧ X₁₆ ≤ 9+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₅₉: l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1+X₁₂ ≤ 0 ∧ X₁₆ ≤ 10+X₈ ∧ X₁₆ ≤ 10+X₉ ∧ X₁₆ ≤ 10+X₁₁ ∧ X₁₄+X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₅ ∧ X₁₆ ≤ 10 ∧ X₁₆ ≤ 9+X₁ ∧ X₁₆ ≤ 9+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₆₀: l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, err_post, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ err_post ≤ ___rho_16__post ∧ ___rho_16__post ≤ err_post ∧ X₁₆ ≤ 10+X₈ ∧ X₁₆ ≤ 10+X₉ ∧ X₁₆ ≤ 10+X₁₁ ∧ X₁₆ ≤ 10+X₁₂ ∧ X₁₄+X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₅ ∧ X₁₆ ≤ 10 ∧ X₁₆ ≤ 9+X₁ ∧ X₁₆ ≤ 9+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₆₁: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₇ ≤ 1 ∧ 1 ≤ X₇ ∧ X₁₀ ≤ 3+X₈ ∧ X₁₀ ≤ 3+X₉ ∧ X₁₀ ≤ 3 ∧ X₁₀ ≤ 3+X₁₁ ∧ X₁₀ ≤ 3+X₁₂ ∧ X₁₀+X₁₄ ≤ 3 ∧ X₁₀ ≤ 3+X₁₅ ∧ X₁₀ ≤ 2+X₁ ∧ X₁₀ ≤ 2+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 3 ≤ X₈+X₁₀ ∧ 3 ≤ X₉+X₁₀ ∧ 3 ≤ X₁₀ ∧ 3 ≤ X₁₀+X₁₁ ∧ 3 ≤ X₁₀+X₁₂ ∧ 3+X₁₄ ≤ X₁₀ ∧ 3 ≤ X₁₀+X₁₅ ∧ 4 ≤ X₁+X₁₀ ∧ 4 ≤ X₂+X₁₀ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₆₂: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 2 ≤ X₇ ∧ X₁₀ ≤ 3+X₈ ∧ X₁₀ ≤ 3+X₉ ∧ X₁₀ ≤ 3 ∧ X₁₀ ≤ 3+X₁₁ ∧ X₁₀ ≤ 3+X₁₂ ∧ X₁₀+X₁₄ ≤ 3 ∧ X₁₀ ≤ 3+X₁₅ ∧ X₁₀ ≤ 2+X₁ ∧ X₁₀ ≤ 2+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 3 ≤ X₈+X₁₀ ∧ 3 ≤ X₉+X₁₀ ∧ 3 ≤ X₁₀ ∧ 3 ≤ X₁₀+X₁₁ ∧ 3 ≤ X₁₀+X₁₂ ∧ 3+X₁₄ ≤ X₁₀ ∧ 3 ≤ X₁₀+X₁₅ ∧ 4 ≤ X₁+X₁₀ ∧ 4 ≤ X₂+X₁₀ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₆₃: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₇ ≤ 0 ∧ X₁₀ ≤ 3+X₈ ∧ X₁₀ ≤ 3+X₉ ∧ X₁₀ ≤ 3 ∧ X₁₀ ≤ 3+X₁₁ ∧ X₁₀ ≤ 3+X₁₂ ∧ X₁₀+X₁₄ ≤ 3 ∧ X₁₀ ≤ 3+X₁₅ ∧ X₁₀ ≤ 2+X₁ ∧ X₁₀ ≤ 2+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 3 ≤ X₈+X₁₀ ∧ 3 ≤ X₉+X₁₀ ∧ 3 ≤ X₁₀ ∧ 3 ≤ X₁₀+X₁₁ ∧ 3 ≤ X₁₀+X₁₂ ∧ 3+X₁₄ ≤ X₁₀ ∧ 3 ≤ X₁₀+X₁₅ ∧ 4 ≤ X₁+X₁₀ ∧ 4 ≤ X₂+X₁₀ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₆₄: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, ___rho_8__post, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ X₁₀ ≤ 3 ∧ 3 ≤ X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₆₅: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 4 ≤ X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₆₆: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₁₀ ≤ 2 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₆₇: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, maxconn_post, X₁₇) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₆₈: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
  t₁₆₉: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₁₀ ≤ 3+X₈ ∧ X₁₀ ≤ 3+X₉ ∧ X₁₀ ≤ 3 ∧ X₁₀ ≤ 3+X₁₁ ∧ X₁₀ ≤ 3+X₁₂ ∧ X₁₀+X₁₄ ≤ 3 ∧ X₁₀ ≤ 3+X₁₅ ∧ X₁₀ ≤ 2+X₁ ∧ X₁₀ ≤ 2+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 3 ≤ X₈+X₁₀ ∧ 3 ≤ X₉+X₁₀ ∧ 3 ≤ X₁₀ ∧ 3 ≤ X₁₀+X₁₁ ∧ 3 ≤ X₁₀+X₁₂ ∧ 3+X₁₄ ≤ X₁₀ ∧ 3 ≤ X₁₀+X₁₅ ∧ 4 ≤ X₁+X₁₀ ∧ 4 ≤ X₂+X₁₀ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₇₀: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1+X₁₂ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅
  t₁₇₁: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ X₁₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅


MPRF for transition t₁₁₆: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, 1+X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₁₇: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, err_post, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ err_post ≤ ___rho_1__post ∧ ___rho_1__post ≤ err_post ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-1-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-1-X₉]
    • l4: [X₁-1-X₉]
    • l5: [X₁-1-X₉]
    • l6: [X₁-1-X₉]
    • l9: [X₁-1-X₉]




MPRF for transition t₁₁₈: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₅ ∧ 1 ≤ X₅+X₈ ∧ 1 ≤ X₅+X₉ ∧ 1 ≤ X₅+X₁₁ ∧ 1+X₁₄ ≤ X₅ ∧ 1 ≤ X₅+X₁₅ ∧ 2 ≤ X₁+X₂ ∧ 2 ≤ X₁+X₅ ∧ 2 ≤ X₂+X₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₁₉: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₆ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₅ ∧ 1 ≤ X₅+X₈ ∧ 1 ≤ X₅+X₉ ∧ 1 ≤ X₅+X₁₁ ∧ 1+X₁₄ ≤ X₅ ∧ 1 ≤ X₅+X₁₅ ∧ 2 ≤ X₁+X₂ ∧ 2 ≤ X₁+X₅ ∧ 2 ≤ X₂+X₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₉]
    • l11: [X₁-X₉]
    • l12: [1+X₁-X₉]
    • l13: [1+X₁-X₉]
    • l14: [1+X₁-X₉]
    • l15: [1+X₁-X₉]
    • l16: [1+X₁-X₉]
    • l17: [1+X₁-X₉]
    • l18: [1+X₁-X₉]
    • l20: [1+X₁-X₉]
    • l21: [1+X₁-X₉]
    • l22: [1+X₁-X₉]
    • l23: [1+X₁-X₉]
    • l24: [1+X₁-X₉]
    • l25: [1+X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₂₀: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₅ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [1+X₁-X₉]
    • l14: [1+X₁-X₉]
    • l15: [1+X₁-X₉]
    • l16: [1+X₁-X₉]
    • l17: [1+X₁-X₉]
    • l18: [1+X₁-X₉]
    • l20: [1+X₁-X₉]
    • l21: [1+X₁-X₉]
    • l22: [1+X₁-X₉]
    • l23: [1+X₁-X₉]
    • l24: [1+X₁-X₉]
    • l25: [1+X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₂₁: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l12(X₀, X₁, X₂, X₃, X₄, X₅, ___rho_5__post, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ 1 ≤ X₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [1+X₁-X₉]
    • l14: [1+X₁-X₉]
    • l15: [1+X₁-X₉]
    • l16: [1+X₁-X₉]
    • l17: [1+X₁-X₉]
    • l18: [1+X₁-X₉]
    • l20: [1+X₁-X₉]
    • l21: [1+X₁-X₉]
    • l22: [1+X₁-X₉]
    • l23: [1+X₁-X₉]
    • l24: [1+X₁-X₉]
    • l25: [1+X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₂₂: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₁₄ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₂₃: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l13(X₀, X₁, X₂, X₃, X₄, ___rho_4__post, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ X₁₄ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-1-X₉]
    • l12: [X₁-1-X₉]
    • l13: [X₁-1-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-1-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-1-X₉]
    • l4: [X₁-1-X₉]
    • l5: [X₁-1-X₉]
    • l6: [X₁-1-X₉]
    • l9: [X₁-1-X₉]




MPRF for transition t₁₂₄: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, fd_post, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ 1+X₁₅ ≤ X₂ ∧ fd_post ≤ ___rho_15__post ∧ ___rho_15__post ≤ fd_post ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [1+X₁-X₉]
    • l16: [1+X₁-X₉]
    • l17: [1+X₁-X₉]
    • l18: [1+X₁-X₉]
    • l20: [1+X₁-X₉]
    • l21: [1+X₁-X₉]
    • l22: [1+X₁-X₉]
    • l23: [1+X₁-X₉]
    • l24: [1+X₁-X₉]
    • l25: [1+X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₂₆: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₃ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁-X₉]
    • l11: [1+X₁-X₉]
    • l12: [1+X₁-X₉]
    • l13: [1+X₁-X₉]
    • l14: [1+X₁-X₉]
    • l15: [1+X₁-X₉]
    • l16: [2+X₁-X₉]
    • l17: [2+X₁-X₉]
    • l18: [2+X₁-X₉]
    • l20: [1+X₁-X₉]
    • l21: [1+X₁-X₉]
    • l22: [1+X₁-X₉]
    • l23: [1+X₁-X₉]
    • l24: [1+X₁-X₉]
    • l25: [1+X₁-X₉]
    • l3: [1+X₁-X₉]
    • l35: [1+X₁-X₉]
    • l36: [1+X₁-X₉]
    • l4: [X₁+X₁₀-2-X₉]
    • l5: [1+X₁-X₉]
    • l6: [1+X₁-X₉]
    • l9: [1+X₁-X₉]




MPRF for transition t₁₂₇: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₃ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁-X₉]
    • l11: [1+X₁-X₉]
    • l12: [1+X₁-X₉]
    • l13: [1+X₁-X₉]
    • l14: [1+X₁-X₉]
    • l15: [1+X₁-X₉]
    • l16: [2+X₁-X₉]
    • l17: [2+X₁-X₉]
    • l18: [2+X₁-X₉]
    • l20: [1+X₁-X₉]
    • l21: [1+X₁-X₉]
    • l22: [1+X₁-X₉]
    • l23: [1+X₁-X₉]
    • l24: [1+X₁-X₉]
    • l25: [1+X₁-X₉]
    • l3: [1+X₁-X₉]
    • l35: [1+X₁-X₉]
    • l36: [1+X₁-X₉]
    • l4: [1+X₁-X₉]
    • l5: [1+X₁-X₉]
    • l6: [1+X₁-X₉]
    • l9: [1+X₁-X₉]




MPRF for transition t₁₂₉: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l16(X₀, X₁, X₂, ___rho_2__post, ___rho_3__post, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁-X₉]
    • l11: [1+X₁-X₉]
    • l12: [1+X₁-X₉]
    • l13: [1+X₁-X₉]
    • l14: [1+X₁-X₉]
    • l15: [1+X₁-X₉]
    • l16: [1+X₁-X₉]
    • l17: [2+X₁-X₉]
    • l18: [2+X₁-X₉]
    • l20: [1+X₁-X₉]
    • l21: [1+X₁-X₉]
    • l22: [1+X₁-X₉]
    • l23: [1+X₁-X₉]
    • l24: [1+X₁-X₉]
    • l25: [1+X₁-X₉]
    • l3: [1+X₁-X₉]
    • l35: [1+X₁-X₉]
    • l36: [1+X₁-X₉]
    • l4: [1+X₁-X₉]
    • l5: [1+X₁-X₉]
    • l6: [1+X₁-X₉]
    • l9: [1+X₁-X₉]




MPRF for transition t₁₃₃: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 1+X₀ ∧ 1+X₀ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₂ ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-1-X₉]
    • l12: [X₁-1-X₉]
    • l13: [X₁-1-X₉]
    • l14: [X₁-1-X₉]
    • l15: [X₁-1-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-1-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-1-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-1-X₉]
    • l4: [X₁-1-X₉]
    • l5: [X₁-1-X₉]
    • l6: [X₁-1-X₉]
    • l9: [X₁-1-X₉]




MPRF for transition t₁₃₇: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-1-X₉]
    • l12: [X₁-1-X₉]
    • l13: [X₁-1-X₉]
    • l14: [X₁-1-X₉]
    • l15: [X₁-1-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-1-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-1-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-1-X₉]
    • l4: [X₁-1-X₉]
    • l5: [X₁-1-X₉]
    • l6: [X₁-1-X₉]
    • l9: [X₁-1-X₉]




MPRF for transition t₁₃₈: l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-1-X₉]
    • l12: [X₁-1-X₉]
    • l13: [X₁-1-X₉]
    • l14: [X₁-1-X₉]
    • l15: [X₁-1-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-1-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-1-X₉]
    • l4: [X₁-1-X₉]
    • l5: [X₁-1-X₉]
    • l6: [X₁-1-X₉]
    • l9: [X₁-1-X₉]




MPRF for transition t₁₄₁: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1 ≤ X₄ ∧ 1 ≤ X₁ ∧ 1+X₃ ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₃ ≤ 0 ∧ X₃ ≤ X₈ ∧ X₃ ≤ X₉ ∧ X₃ ≤ X₁₁ ∧ X₃ ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₄₂: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l23(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₄ ≤ 0 ∧ 1 ≤ X₁ ∧ 1+X₃ ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₃ ≤ 0 ∧ X₃ ≤ X₈ ∧ X₃ ≤ X₉ ∧ X₃ ≤ X₁₁ ∧ X₃ ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [1+X₁-X₉]
    • l17: [1+X₁-X₉]
    • l18: [1+X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [1+X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₄₉: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₁₆ ≤ 10 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-1-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₅₀: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, 10, X₁₇) :|: 11 ≤ X₁₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-1-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₅₈: l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l10(X₁₄, X₁, X₂, X₃, X₄, X₅, X₆, X₇, 1+X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ X₁₂ ∧ X₁₆ ≤ 10+X₈ ∧ X₁₆ ≤ 10+X₉ ∧ X₁₆ ≤ 10+X₁₁ ∧ X₁₄+X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₅ ∧ X₁₆ ≤ 10 ∧ X₁₆ ≤ 9+X₁ ∧ X₁₆ ≤ 9+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₈]
    • l11: [X₁-X₈]
    • l12: [X₁-X₈]
    • l13: [X₁-X₈]
    • l14: [X₁-X₈]
    • l15: [X₁-X₈]
    • l16: [X₁-X₈]
    • l17: [X₁-X₈]
    • l18: [X₁-X₈]
    • l20: [X₁-X₈]
    • l21: [X₁-X₈]
    • l22: [X₁-X₈]
    • l23: [X₁-X₈]
    • l24: [X₁-X₈]
    • l25: [X₁-X₈]
    • l3: [X₁-X₈]
    • l35: [X₁-X₈]
    • l36: [X₁-X₈]
    • l4: [X₁-X₈]
    • l5: [X₁-X₈]
    • l6: [X₁-X₈]
    • l9: [X₁-X₈]




MPRF for transition t₁₅₉: l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1+X₁₂ ≤ 0 ∧ X₁₆ ≤ 10+X₈ ∧ X₁₆ ≤ 10+X₉ ∧ X₁₆ ≤ 10+X₁₁ ∧ X₁₄+X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₅ ∧ X₁₆ ≤ 10 ∧ X₁₆ ≤ 9+X₁ ∧ X₁₆ ≤ 9+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₆₀: l36(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l35(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, err_post, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ err_post ≤ ___rho_16__post ∧ ___rho_16__post ≤ err_post ∧ X₁₆ ≤ 10+X₈ ∧ X₁₆ ≤ 10+X₉ ∧ X₁₆ ≤ 10+X₁₁ ∧ X₁₆ ≤ 10+X₁₂ ∧ X₁₄+X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₅ ∧ X₁₆ ≤ 10 ∧ X₁₆ ≤ 9+X₁ ∧ X₁₆ ≤ 9+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₆₁: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₇ ≤ 1 ∧ 1 ≤ X₇ ∧ X₁₀ ≤ 3+X₈ ∧ X₁₀ ≤ 3+X₉ ∧ X₁₀ ≤ 3 ∧ X₁₀ ≤ 3+X₁₁ ∧ X₁₀ ≤ 3+X₁₂ ∧ X₁₀+X₁₄ ≤ 3 ∧ X₁₀ ≤ 3+X₁₅ ∧ X₁₀ ≤ 2+X₁ ∧ X₁₀ ≤ 2+X₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 3 ≤ X₈+X₁₀ ∧ 3 ≤ X₉+X₁₀ ∧ 3 ≤ X₁₀ ∧ 3 ≤ X₁₀+X₁₁ ∧ 3 ≤ X₁₀+X₁₂ ∧ 3+X₁₄ ≤ X₁₀ ∧ 3 ≤ X₁₀+X₁₅ ∧ 4 ≤ X₁+X₁₀ ∧ 4 ≤ X₂+X₁₀ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-1-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-1-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-1-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₆₄: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, ___rho_8__post, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ 0 ∧ X₁₀ ≤ 3 ∧ 3 ≤ X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-1-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-1-X₉]
    • l4: [X₁-1-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-1-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₆₅: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 4 ≤ X₁₀ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-1-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-1-X₉]
    • l4: [X₁-1-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-1-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₆₆: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: X₁₀ ≤ 2 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-1-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-1-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-1-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₆₇: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, maxconn_post, X₁₇) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1 ≤ X₂+X₁₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₂ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₂ ∧ X₁₄ ≤ X₁₂ ∧ 0 ≤ X₁₂+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-1-X₉]
    • l35: [X₁-1-X₉]
    • l36: [X₁-1-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₇₀: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 1+X₁₂ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-1-X₉]
    • l11: [X₁-X₉]
    • l12: [X₁-X₉]
    • l13: [X₁-X₉]
    • l14: [X₁-X₉]
    • l15: [X₁-X₉]
    • l16: [X₁-X₉]
    • l17: [X₁-X₉]
    • l18: [X₁-X₉]
    • l20: [X₁-X₉]
    • l21: [X₁-X₉]
    • l22: [X₁-X₉]
    • l23: [X₁-X₉]
    • l24: [X₁-X₉]
    • l25: [X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [X₁-X₉]




MPRF for transition t₁₇₁: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) :|: 0 ≤ X₁₂ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₈ ∧ 1 ≤ X₂+X₉ ∧ 1 ≤ X₂+X₁₁ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ X₁₄ ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁-X₉]
    • l11: [1+X₁-X₉]
    • l12: [1+X₁-X₉]
    • l13: [1+X₁-X₉]
    • l14: [1+X₁-X₉]
    • l15: [1+X₁-X₉]
    • l16: [1+X₁-X₉]
    • l17: [1+X₁-X₉]
    • l18: [1+X₁-X₉]
    • l20: [1+X₁-X₉]
    • l21: [1+X₁-X₉]
    • l22: [1+X₁-X₉]
    • l23: [1+X₁-X₉]
    • l24: [1+X₁-X₉]
    • l25: [1+X₁-X₉]
    • l3: [X₁-X₉]
    • l35: [X₁-X₉]
    • l36: [X₁-X₉]
    • l4: [X₁-X₉]
    • l5: [X₁-X₉]
    • l6: [X₁-X₉]
    • l9: [1+X₁-X₉]




TWN: t₁₄₁: l25→l10


  cycle: [t₁₄₁: l25→l10; t₁₁₆: l10→l17; t₁₂₈: l17→l18; t₁₂₉: l18→l16; t₁₂₇: l16→l25]
  original loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  transformed loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  order: [X₁₅; X₁₁; X₉; X₈; X₁]
closed-form:  X₁₅: X₁₅
  X₁₁: X₁₁
  X₉: X₉ + [[n != 0]]⋅n^1
  X₈: X₈
  X₁: X₁

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁ ≤ 2+X₉ ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ X₁ ≤ 2+X₉ ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅



Stabilization-Threshold for: 2+X₉ ≤ X₁
  alphas_abs: 1+X₁+X₉
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₉ ≤ X₁
  alphas_abs: X₁+X₉
  M: 0
  N: 1
  Bound: Finite

  original loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  transformed loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  order: [X₁₅; X₁₁; X₉; X₈; X₁]
closed-form:  X₁₅: X₁₅
  X₁₁: X₁₁
  X₉: X₉ + [[n != 0]]⋅n^1
  X₈: X₈
  X₁: X₁

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁ ≤ 2+X₉ ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ X₁ ≤ 2+X₉ ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅



Stabilization-Threshold for: 2+X₉ ≤ X₁
  alphas_abs: 1+X₁+X₉
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₉ ≤ X₁
  alphas_abs: X₁+X₉
  M: 0
  N: 1
  Bound: Finite

  original loop: (0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  transformed loop: (0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  loop: (0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 1+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  order: [X₁₅; X₁₁; X₉; X₈; X₁]
closed-form:  X₁₅: X₁₅
  X₁₁: X₁₁
  X₉: X₉ + [[n != 0]]⋅n^1
  X₈: X₈
  X₁: X₁

  Termination: true
  Formula: 
    0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁ ≤ 1+X₉ ∧ X₈ ≤ 1+X₉ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₈ ≤ 1+X₉ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ X₈ ≤ 1+X₉ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅



Stabilization-Threshold for: 1+X₉ ≤ X₁
  alphas_abs: X₁+X₉
  M: 0
  N: 1
  Bound: Finite

  original loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  transformed loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  order: [X₁₅; X₁₁; X₉; X₈; X₁]
closed-form:  X₁₅: X₁₅
  X₁₁: X₁₁
  X₉: X₉ + [[n != 0]]⋅n^1
  X₈: X₈
  X₁: X₁

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁ ≤ 2+X₉ ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ X₁ ≤ 2+X₉ ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅



Stabilization-Threshold for: 2+X₉ ≤ X₁
  alphas_abs: 1+X₁+X₉
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₉ ≤ X₁
  alphas_abs: X₁+X₉
  M: 0
  N: 1
  Bound: Finite

  original loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  transformed loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  order: [X₁₅; X₁₁; X₉; X₈; X₁]
closed-form:  X₁₅: X₁₅
  X₁₁: X₁₁
  X₉: X₉ + [[n != 0]]⋅n^1
  X₈: X₈
  X₁: X₁

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁ ≤ 2+X₉ ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ X₁ ≤ 2+X₉ ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅



Stabilization-Threshold for: 2+X₉ ≤ X₁
  alphas_abs: 1+X₁+X₉
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₉ ≤ X₁
  alphas_abs: X₁+X₉
  M: 0
  N: 1
  Bound: Finite

  original loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  transformed loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  loop: (X₈ ≤ 1+X₉ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ 0 ∧ 2+X₉ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅ ∧ 1 ≤ X₁ ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 2+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ 1+X₉ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ 0 ≤ X₈ ∧ 0 ≤ 1+X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅,(X₁,X₈,X₉,X₁₁,X₁₅) -> (X₁,X₈,1+X₉,X₁₁,X₁₅))
  order: [X₁₅; X₁₁; X₉; X₈; X₁]
closed-form:  X₁₅: X₁₅
  X₁₁: X₁₁
  X₉: X₉ + [[n != 0]]⋅n^1
  X₈: X₈
  X₁: X₁

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁ ≤ 2+X₉ ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ X₁ ≤ 2+X₉ ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ X₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1+X₉ ≤ X₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ 3+X₉ ≤ X₁ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅
     ∨ 0 ≤ 0 ∧ ___rho_2__post ≤ 1+X₉ ∧ 0 ≤ 1+X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₁ ∧ X₁₁ ≤ 1+X₉ ∧ 0 ≤ 1+X₉+X₁₅ ∧ 1 ≤ 0 ∧ 1+___rho_2__post ≤ X₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₈ ≤ X₁ ∧ 1 ≤ X₁+X₉ ∧ 1 ≤ X₁+X₁₁ ∧ 1+X₁₁ ≤ X₁ ∧ 1 ≤ X₁+X₁₅ ∧ ___rho_2__post ≤ 0 ∧ ___rho_2__post ≤ X₈ ∧ ___rho_2__post ≤ X₁₁ ∧ ___rho_2__post ≤ X₁₅ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₁+X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₉ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₁₁ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₅



Stabilization-Threshold for: 2+X₉ ≤ X₁
  alphas_abs: 1+X₁+X₉
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₉ ≤ X₁
  alphas_abs: X₁+X₉
  M: 0
  N: 1
  Bound: Finite

TWN - Lifting for [116: l10->l17; 127: l16->l25; 128: l17->l18; 129: l18->l16; 141: l25->l10] of Finite
relevant size-bounds w.r.t. t₁₁₈: l12→l10:
Runtime-bound of t₁₁₈: Finite
Results in: Finite
TWN - Lifting for [116: l10->l17; 127: l16->l25; 128: l17->l18; 129: l18->l16; 141: l25->l10] of Finite
relevant size-bounds w.r.t. t₁₂₂: l14→l10:
Runtime-bound of t₁₂₂: Finite
Results in: Finite
TWN - Lifting for [116: l10->l17; 127: l16->l25; 128: l17->l18; 129: l18->l16; 141: l25->l10] of Finite
relevant size-bounds w.r.t. t₁₄₃: l26→l17:
Runtime-bound of t₁₄₃: Finite
Results in: Finite
TWN - Lifting for [116: l10->l17; 127: l16->l25; 128: l17->l18; 129: l18->l16; 141: l25->l10] of Finite
relevant size-bounds w.r.t. t₁₅₈: l35→l10:
Runtime-bound of t₁₅₈: Finite
Results in: Finite
TWN - Lifting for [116: l10->l17; 127: l16->l25; 128: l17->l18; 129: l18->l16; 141: l25->l10] of Finite
relevant size-bounds w.r.t. t₁₅₉: l35→l10:
Runtime-bound of t₁₅₉: Finite
Results in: Finite
TWN - Lifting for [116: l10->l17; 127: l16->l25; 128: l17->l18; 129: l18->l16; 141: l25->l10] of Finite
relevant size-bounds w.r.t. t₁₇₀: l9→l10:
Runtime-bound of t₁₇₀: Finite
Results in: Finite
  Cut unreachable locations [l20; l21] from the program graph


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 2+X₀ ≤ X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 2+X₀ ≤ X₈ ∧ 1+X₂ ≤ X₁₅ ∧ 1 ≤ X₁₅ ∧ 1 ≤ X₁₁+X₁₅ ∧ 2 ≤ X₁+X₁₅ ∧ 3+X₀ ≤ X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 2+X₀ ≤ X₁₁ ∧ 1 ≤ X₁ ∧ 3+X₀ ≤ X₁ ∧ 2+X₀ ≤ 0 for location l24_v3


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₂ ≤ X₁₅ ∧ 1 ≤ X₁₅ ∧ 1 ≤ X₁₁+X₁₅ ∧ 2 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l23_v1


  Found invariant X₈ ≤ 0 ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l32


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₂ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₂+X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₁+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l6


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₅+X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₅+X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₅ ∧ 2 ≤ X₂+X₅ ∧ 1 ≤ X₅+X₁₅ ∧ 1+X₁₄ ≤ X₅ ∧ 1 ≤ X₅+X₁₁ ∧ 2 ≤ X₁+X₅ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l12


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ 1+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l10


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₂ ≤ X₁₅ ∧ 1 ≤ X₁₅ ∧ 1 ≤ X₁₁+X₁₅ ∧ 2 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l21_v2


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 3 ≤ X₉+X₁₀ ∧ X₁₀ ≤ 3+X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₂ ∧ 0 ≤ X₈+X₁₁ ∧ 3 ≤ X₈+X₁₀ ∧ X₁₀ ≤ 3+X₈ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₁ ∧ 4 ≤ X₂+X₁₀ ∧ X₁₀ ≤ 2+X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₂+X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 3 ≤ X₁₀+X₁₅ ∧ X₁₀ ≤ 3+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 3+X₁₄ ≤ X₁₀ ∧ X₁₀+X₁₄ ≤ 3 ∧ 1+X₁₄ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₁+X₁₂ ∧ 3 ≤ X₁₀+X₁₂ ∧ X₁₀ ≤ 3+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ X₁₀ ≤ 3+X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ X₁₀ ≤ 3 ∧ X₁₀ ≤ 2+X₁ ∧ 3 ≤ X₁₀ ∧ 4 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l4


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₂ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₂+X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₁+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l3


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l14


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1+X₂ ≤ X₁₅ ∧ 1 ≤ X₁₅ ∧ 1 ≤ X₁₁+X₁₅ ∧ 2 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l20_v2


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ X₃ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ X₃ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ X₃ ≤ 0 ∧ X₃ ≤ X₁₅ ∧ X₃ ≤ X₁₁ ∧ 1+X₃ ≤ X₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l25


  Found invariant 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₇ ∧ X₁₇ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₇ ∧ X₁₇ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₇ ≤ 1 ∧ X₁₇ ≤ 1+X₁₅ ∧ X₁₇ ≤ 1+X₁₁ ∧ 0 ≤ X₁₇ ∧ 0 ≤ X₁₅+X₁₇ ∧ 0 ≤ X₁₁+X₁₇ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l31


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l21_v1


  Found invariant X₈ ≤ 0 ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l26


  Found invariant 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l7


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₂ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₂+X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₁+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l5


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 3 ≤ X₉+X₁₀ ∧ X₁₀ ≤ 3+X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₂ ∧ 0 ≤ X₈+X₁₁ ∧ 3 ≤ X₈+X₁₀ ∧ X₁₀ ≤ 3+X₈ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₁ ∧ 4 ≤ X₂+X₁₀ ∧ X₁₀ ≤ 2+X₂ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₂+X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 3 ≤ X₁₀+X₁₅ ∧ X₁₀ ≤ 3+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 3+X₁₄ ≤ X₁₀ ∧ X₁₀+X₁₄ ≤ 3 ∧ 1+X₁₄ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₁+X₁₂ ∧ 3 ≤ X₁₀+X₁₂ ∧ X₁₀ ≤ 3+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 3 ≤ X₁₀+X₁₁ ∧ X₁₀ ≤ 3+X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ X₁₀ ≤ 3 ∧ X₁₀ ≤ 2+X₁ ∧ 3 ≤ X₁₀ ∧ 4 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l8


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l16


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ X₁₆ ≤ 10+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₂ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ X₁₆ ≤ 10+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₂ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ X₁₆ ≤ 9+X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₅ ∧ X₁₄+X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₂ ∧ X₁₆ ≤ 10+X₁₁ ∧ X₁₆ ≤ 9+X₁ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₂+X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₂ ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 0 ≤ X₁₂ ∧ 0 ≤ X₁₁+X₁₂ ∧ 1 ≤ X₁+X₁₂ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l36


  Found invariant X₈ ≤ 0 ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l27


  Found invariant 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l19


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 2+X₀ ≤ X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 2+X₀ ≤ X₈ ∧ X₂ ≤ X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 2+X₀ ≤ X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 2+X₀ ≤ X₁₁ ∧ 1 ≤ X₁ ∧ 3+X₀ ≤ X₁ ∧ 2+X₀ ≤ 0 for location l24_v1


  Found invariant 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₇ ∧ X₁₇ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₇ ∧ X₁₇ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₇ ≤ 1 ∧ X₁₇ ≤ 1+X₁₅ ∧ X₁₇ ≤ 1+X₁₁ ∧ 0 ≤ X₁₇ ∧ 0 ≤ X₁₅+X₁₇ ∧ 0 ≤ X₁₁+X₁₇ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l29


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l22


  Found invariant 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l18


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l11


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l15


  Found invariant X₈ ≤ 0 ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l33


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₀+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₀+X₈ ∧ 1+X₂ ≤ X₁₅ ∧ 1 ≤ X₁₅ ∧ 1 ≤ X₁₁+X₁₅ ∧ 2 ≤ X₁+X₁₅ ∧ 1 ≤ X₀+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 0 ≤ X₀+X₁₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₀+X₁ ∧ 0 ≤ X₀ for location l24_v4


  Found invariant X₈ ≤ 0 ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l30


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ X₁₆ ≤ 10+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ X₁₆ ≤ 10+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ X₁₆ ≤ 9+X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₅ ∧ X₁₄+X₁₆ ≤ 10 ∧ X₁₆ ≤ 10+X₁₁ ∧ X₁₆ ≤ 9+X₁ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l35


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 0 ≤ X₀+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₀+X₈ ∧ X₂ ≤ X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 0 ≤ X₀+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 0 ≤ X₀+X₁₁ ∧ 1 ≤ X₁ ∧ 1 ≤ X₀+X₁ ∧ 0 ≤ X₀ for location l24_v2


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l23


  Found invariant 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l17


  Found invariant X₈ ≤ 0 ∧ X₈+X₁₇ ≤ 0 ∧ X₈ ≤ X₁₅ ∧ X₈+X₁₅ ≤ 0 ∧ X₈ ≤ X₁₁ ∧ 0 ≤ X₈ ∧ X₁₇ ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₅ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ X₁₇ ≤ 0 ∧ X₁₇ ≤ X₁₅ ∧ X₁₅+X₁₇ ≤ 0 ∧ X₁₇ ≤ X₁₁ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₁ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 0 ≤ X₁₁ for location l28


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 0 ≤ X₉+X₁₅ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 0 ≤ X₈+X₁₅ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ X₂ ≤ X₁₅ ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l20_v1


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l13


  Found invariant 1+X₉ ≤ X₁ ∧ 0 ≤ X₉ ∧ 0 ≤ X₈+X₉ ∧ X₈ ≤ X₉ ∧ 1 ≤ X₂+X₉ ∧ 0 ≤ X₉+X₁₅ ∧ X₁₄ ≤ X₉ ∧ 0 ≤ X₉+X₁₁ ∧ X₁₁ ≤ X₉ ∧ 1 ≤ X₁+X₉ ∧ 1+X₈ ≤ X₁ ∧ 0 ≤ X₈ ∧ 1 ≤ X₂+X₈ ∧ 0 ≤ X₈+X₁₅ ∧ X₁₄ ≤ X₈ ∧ 0 ≤ X₈+X₁₁ ∧ 1 ≤ X₁+X₈ ∧ 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1+X₁₄ ≤ X₂ ∧ 1 ≤ X₂+X₁₁ ∧ 2 ≤ X₁+X₂ ∧ 0 ≤ X₁₅ ∧ X₁₄ ≤ X₁₅ ∧ 0 ≤ X₁₁+X₁₅ ∧ 1 ≤ X₁+X₁₅ ∧ X₁₄ ≤ 0 ∧ X₁₄ ≤ X₁₁ ∧ 1+X₁₄ ≤ X₁ ∧ 1+X₁₁ ≤ X₁ ∧ 0 ≤ X₁₁ ∧ 1 ≤ X₁+X₁₁ ∧ 1 ≤ X₁ for location l9


All Bounds
Termination behavior
  Overall termination: Infinite
    t₁₁₅: Finite
    t₁₁₆: Finite
    t₁₁₇: Finite
    t₁₁₈: Finite
    t₁₁₉: Finite
    t₁₂₀: Finite
    t₁₂₁: Finite
    t₁₂₂: Finite
    t₁₂₃: Finite
    t₁₂₄: Finite
    t₁₂₅: Finite
    t₁₂₆: Finite
    t₁₂₇: Finite
    t₁₂₈: Finite
    t₁₂₉: Finite
    t₁₃₀: Finite
    t₁₃₁: Finite
    t₁₃₂: Finite
    t₁₃₃: Finite
    t₁₃₄: Infinite
    t₁₃₅: Infinite
    t₁₃₆: Infinite
    t₁₃₇: Finite
    t₁₃₈: Finite
    t₁₃₉: Infinite
    t₁₄₀: Infinite
    t₁₄₁: Finite
    t₁₄₂: Finite
    t₁₄₃: Finite
    t₁₄₄: Finite
    t₁₄₅: Finite
    t₁₄₆: Finite
    t₁₄₇: Finite
    t₁₄₈: Infinite
    t₁₄₉: Finite
    t₁₅₀: Finite
    t₁₅₁: Finite
    t₁₅₂: Infinite
    t₁₅₃: Finite
    t₁₅₄: Finite
    t₁₅₅: Finite
    t₁₅₆: Finite
    t₁₅₇: Finite
    t₁₅₈: Finite
    t₁₅₉: Finite
    t₁₆₀: Finite
    t₁₆₁: Finite
    t₁₆₂: Finite
    t₁₆₃: Finite
    t₁₆₄: Finite
    t₁₆₅: Finite
    t₁₆₆: Finite
    t₁₆₇: Finite
    t₁₆₈: Finite
    t₁₆₉: Finite
    t₁₇₀: Finite
    t₁₇₁: Finite



