0.7
2020.2
Nov 18 2020
09:47:47
D:/workplace/system_verilog/02.24_adder_sv_verification/02.24_adder_sv_verification.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/workplace/system_verilog/02.24_adder_sv_verification/02.24_adder_sv_verification.srcs/sim_1/new/tb_adder_verification.sv,1771995757,systemVerilog,,,,adder_interface;tb_adder_verification,,uvm,,,,,,
D:/workplace/system_verilog/02.24_adder_sv_verification/02.24_adder_sv_verification.srcs/sources_1/new/adder.sv,1771980666,systemVerilog,D:/workplace/system_verilog/02.24_adder_sv_verification/02.24_adder_sv_verification.srcs/sim_1/new/tb_adder_verification.sv,D:/workplace/system_verilog/02.24_adder_sv_verification/02.24_adder_sv_verification.srcs/sim_1/new/tb_adder_verification.sv,,$unit_adder_sv;adder,,uvm,,,,,,
