{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670357591963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670357591978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 14:13:11 2022 " "Processing started: Tue Dec 06 14:13:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670357591978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357591978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calc_out -c calc_out " "Command: quartus_map --read_settings_files=on --write_settings_files=off calc_out -c calc_out" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357591978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670357594415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670357594415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitou.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitou.v" { { "Info" "ISGN_ENTITY_NAME" "1 NbitOU " "Found entity 1: NbitOU" {  } { { "NbitOU.v" "" { Text "Z:/MyCSE2441Labs/term project extra/NbitOU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670357600711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357600711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab9/mux_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab9/mux_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_reg " "Found entity 1: MUX_reg" {  } { { "../Lab9/MUX_reg.v" "" { Text "Z:/MyCSE2441Labs/Lab9/MUX_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670357600773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357600773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 10/add3.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 10/add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "../Lab 10/add3.v" "" { Text "Z:/MyCSE2441Labs/Lab 10/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670357600835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357600835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 10/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 10/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../Lab 10/half_adder.v" "" { Text "Z:/MyCSE2441Labs/Lab 10/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670357600898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357600898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab5/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab5/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../Lab5/binary2seven.v" "" { Text "Z:/MyCSE2441Labs/Lab5/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670357600960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357600960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 10/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 10/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "../Lab 10/binary2bcd.v" "" { Text "Z:/MyCSE2441Labs/Lab 10/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670357601101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357601101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 10/calc_out_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 10/calc_out_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_out_unit " "Found entity 1: calc_out_unit" {  } { { "../Lab 10/calc_out_unit.v" "" { Text "Z:/MyCSE2441Labs/Lab 10/calc_out_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670357601242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357601242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc_out.v 1 1 " "Found 1 design units, including 1 entities, in source file calc_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_out " "Found entity 1: calc_out" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670357601304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357601304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset calc_out.v(41) " "Verilog HDL Implicit Net warning at calc_out.v(41): created implicit net for \"reset\"" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670357601304 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(56) " "Verilog HDL Instantiation warning at calc_out.v(56): instance has no name" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670357601304 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(71) " "Verilog HDL Instantiation warning at calc_out.v(71): instance has no name" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670357601304 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(86) " "Verilog HDL Instantiation warning at calc_out.v(86): instance has no name" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670357601304 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(100) " "Verilog HDL Instantiation warning at calc_out.v(100): instance has no name" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670357601304 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(129) " "Verilog HDL Instantiation warning at calc_out.v(129): instance has no name" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670357601304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calc_out " "Elaborating entity \"calc_out\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670357601413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitOU NbitOU:NbitOU_inst1 " "Elaborating entity \"NbitOU\" for hierarchy \"NbitOU:NbitOU_inst1\"" {  } { { "calc_out.v" "NbitOU_inst1" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670357601445 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q nbitou.v(8) " "Verilog HDL Always Construct warning at nbitou.v(8): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "nbitou.v" "" { Text "Z:/MyCSE2441Labs/term project extra/nbitou.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670357601476 "|calc_out|NbitOU:NbitOU_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] nbitou.v(8) " "Inferred latch for \"Q\[0\]\" at nbitou.v(8)" {  } { { "nbitou.v" "" { Text "Z:/MyCSE2441Labs/term project extra/nbitou.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357601476 "|calc_out|NbitOU:NbitOU_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] nbitou.v(8) " "Inferred latch for \"Q\[1\]\" at nbitou.v(8)" {  } { { "nbitou.v" "" { Text "Z:/MyCSE2441Labs/term project extra/nbitou.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357601476 "|calc_out|NbitOU:NbitOU_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] nbitou.v(8) " "Inferred latch for \"Q\[2\]\" at nbitou.v(8)" {  } { { "nbitou.v" "" { Text "Z:/MyCSE2441Labs/term project extra/nbitou.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357601476 "|calc_out|NbitOU:NbitOU_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] nbitou.v(8) " "Inferred latch for \"Q\[3\]\" at nbitou.v(8)" {  } { { "nbitou.v" "" { Text "Z:/MyCSE2441Labs/term project extra/nbitou.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357601476 "|calc_out|NbitOU:NbitOU_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] nbitou.v(8) " "Inferred latch for \"Q\[4\]\" at nbitou.v(8)" {  } { { "nbitou.v" "" { Text "Z:/MyCSE2441Labs/term project extra/nbitou.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357601476 "|calc_out|NbitOU:NbitOU_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] nbitou.v(8) " "Inferred latch for \"Q\[5\]\" at nbitou.v(8)" {  } { { "nbitou.v" "" { Text "Z:/MyCSE2441Labs/term project extra/nbitou.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357601476 "|calc_out|NbitOU:NbitOU_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] nbitou.v(8) " "Inferred latch for \"Q\[6\]\" at nbitou.v(8)" {  } { { "nbitou.v" "" { Text "Z:/MyCSE2441Labs/term project extra/nbitou.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357601476 "|calc_out|NbitOU:NbitOU_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] nbitou.v(8) " "Inferred latch for \"Q\[7\]\" at nbitou.v(8)" {  } { { "nbitou.v" "" { Text "Z:/MyCSE2441Labs/term project extra/nbitou.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357601476 "|calc_out|NbitOU:NbitOU_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_out_unit calc_out_unit:signmag " "Elaborating entity \"calc_out_unit\" for hierarchy \"calc_out_unit:signmag\"" {  } { { "calc_out.v" "signmag" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670357601476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder calc_out_unit:signmag\|half_adder:s7 " "Elaborating entity \"half_adder\" for hierarchy \"calc_out_unit:signmag\|half_adder:s7\"" {  } { { "../Lab 10/calc_out_unit.v" "s7" { Text "Z:/MyCSE2441Labs/Lab 10/calc_out_unit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670357601507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd binary2bcd:comb_3 " "Elaborating entity \"binary2bcd\" for hierarchy \"binary2bcd:comb_3\"" {  } { { "calc_out.v" "comb_3" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670357601538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 binary2bcd:comb_3\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"binary2bcd:comb_3\|add3:m1\"" {  } { { "../Lab 10/binary2bcd.v" "m1" { Text "Z:/MyCSE2441Labs/Lab 10/binary2bcd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670357601570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven binary2seven:comb_4 " "Elaborating entity \"binary2seven\" for hierarchy \"binary2seven:comb_4\"" {  } { { "calc_out.v" "comb_4" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670357601601 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a1 GND " "Pin \"a1\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|a1"} { "Warning" "WMLS_MLS_STUCK_PIN" "b1 GND " "Pin \"b1\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|b1"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1 GND " "Pin \"c1\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|c1"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1 GND " "Pin \"d1\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|d1"} { "Warning" "WMLS_MLS_STUCK_PIN" "e1 GND " "Pin \"e1\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|e1"} { "Warning" "WMLS_MLS_STUCK_PIN" "f1 GND " "Pin \"f1\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|f1"} { "Warning" "WMLS_MLS_STUCK_PIN" "g1 VCC " "Pin \"g1\" is stuck at VCC" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|g1"} { "Warning" "WMLS_MLS_STUCK_PIN" "a2 GND " "Pin \"a2\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|a2"} { "Warning" "WMLS_MLS_STUCK_PIN" "b2 GND " "Pin \"b2\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|b2"} { "Warning" "WMLS_MLS_STUCK_PIN" "c2 GND " "Pin \"c2\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|c2"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2 GND " "Pin \"d2\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|d2"} { "Warning" "WMLS_MLS_STUCK_PIN" "e2 GND " "Pin \"e2\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|e2"} { "Warning" "WMLS_MLS_STUCK_PIN" "f2 GND " "Pin \"f2\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|f2"} { "Warning" "WMLS_MLS_STUCK_PIN" "g2 VCC " "Pin \"g2\" is stuck at VCC" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|g2"} { "Warning" "WMLS_MLS_STUCK_PIN" "a3 GND " "Pin \"a3\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|a3"} { "Warning" "WMLS_MLS_STUCK_PIN" "b3 GND " "Pin \"b3\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|b3"} { "Warning" "WMLS_MLS_STUCK_PIN" "c3 GND " "Pin \"c3\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|c3"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3 GND " "Pin \"d3\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|d3"} { "Warning" "WMLS_MLS_STUCK_PIN" "e3 GND " "Pin \"e3\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|e3"} { "Warning" "WMLS_MLS_STUCK_PIN" "f3 GND " "Pin \"f3\" is stuck at GND" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|f3"} { "Warning" "WMLS_MLS_STUCK_PIN" "g3 VCC " "Pin \"g3\" is stuck at VCC" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|g3"} { "Warning" "WMLS_MLS_STUCK_PIN" "a4 VCC " "Pin \"a4\" is stuck at VCC" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|a4"} { "Warning" "WMLS_MLS_STUCK_PIN" "b4 VCC " "Pin \"b4\" is stuck at VCC" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|b4"} { "Warning" "WMLS_MLS_STUCK_PIN" "c4 VCC " "Pin \"c4\" is stuck at VCC" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|c4"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4 VCC " "Pin \"d4\" is stuck at VCC" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|d4"} { "Warning" "WMLS_MLS_STUCK_PIN" "e4 VCC " "Pin \"e4\" is stuck at VCC" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|e4"} { "Warning" "WMLS_MLS_STUCK_PIN" "f4 VCC " "Pin \"f4\" is stuck at VCC" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670357602320 "|calc_out|f4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670357602320 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670357603179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670357603179 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670357603522 "|calc_out|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670357603522 "|calc_out|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670357603522 "|calc_out|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670357603522 "|calc_out|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670357603522 "|calc_out|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670357603522 "|calc_out|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670357603522 "|calc_out|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LoadOU " "No output dependent on input pin \"LoadOU\"" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670357603522 "|calc_out|LoadOU"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670357603522 "|calc_out|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670357603522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670357603522 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670357603522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670357603522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670357603663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 14:13:23 2022 " "Processing ended: Tue Dec 06 14:13:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670357603663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670357603663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670357603663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670357603663 ""}
