<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Flash Controller for life cycle / key management handling</span>
<a name="l-6"></a><span class="c1">//</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="k">module</span> <span class="n">flash_ctrl_lcmgr</span> <span class="k">import</span> <span class="n">flash_ctrl_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="p">(</span>
<a name="l-9"></a>  <span class="k">input</span> <span class="n">clk_i</span><span class="p">,</span>
<a name="l-10"></a>  <span class="k">input</span> <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-11"></a>
<a name="l-12"></a>  <span class="c1">// initialization command</span>
<a name="l-13"></a>  <span class="k">input</span> <span class="n">init_i</span><span class="p">,</span>
<a name="l-14"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">init_done_o</span><span class="p">,</span>
<a name="l-15"></a>
<a name="l-16"></a>  <span class="c1">// only access seeds when provisioned</span>
<a name="l-17"></a>  <span class="k">input</span> <span class="n">provision_en_i</span><span class="p">,</span>
<a name="l-18"></a>
<a name="l-19"></a>  <span class="c1">// interface to ctrl arb control ports</span>
<a name="l-20"></a>  <span class="k">output</span> <span class="n">flash_ctrl_reg_pkg</span><span class="o">::</span><span class="n">flash_ctrl_reg2hw_control_reg_t</span> <span class="n">ctrl_o</span><span class="p">,</span>
<a name="l-21"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">req_o</span><span class="p">,</span>
<a name="l-22"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">TL_AW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">addr_o</span><span class="p">,</span>
<a name="l-23"></a>  <span class="k">input</span> <span class="n">done_i</span><span class="p">,</span>
<a name="l-24"></a>  <span class="k">input</span> <span class="n">err_i</span><span class="p">,</span>
<a name="l-25"></a>
<a name="l-26"></a>  <span class="c1">// interface to ctrl_arb data ports</span>
<a name="l-27"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">rready_o</span><span class="p">,</span>
<a name="l-28"></a>  <span class="k">input</span> <span class="n">rvalid_i</span><span class="p">,</span>
<a name="l-29"></a>
<a name="l-30"></a>  <span class="c1">// direct form rd_fifo</span>
<a name="l-31"></a>  <span class="k">input</span> <span class="p">[</span><span class="n">BusWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rdata_i</span><span class="p">,</span>
<a name="l-32"></a>
<a name="l-33"></a>  <span class="c1">// external rma request</span>
<a name="l-34"></a>  <span class="c1">// This should be simplified to just multi-bit request and multi-bit response</span>
<a name="l-35"></a>  <span class="k">input</span> <span class="n">rma_i</span><span class="p">,</span>
<a name="l-36"></a>  <span class="k">input</span> <span class="p">[</span><span class="n">BusWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rma_token_i</span><span class="p">,</span> <span class="c1">// just a random string</span>
<a name="l-37"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">BusWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rma_token_o</span><span class="p">,</span>
<a name="l-38"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">rma_rsp_o</span><span class="p">,</span>
<a name="l-39"></a>
<a name="l-40"></a>  <span class="c1">// random value</span>
<a name="l-41"></a>  <span class="k">input</span> <span class="p">[</span><span class="n">BusWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rand_i</span><span class="p">,</span>
<a name="l-42"></a>
<a name="l-43"></a>  <span class="c1">// seeds to the outside world,</span>
<a name="l-44"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">NumSeeds</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">SeedWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">seeds_o</span><span class="p">,</span>
<a name="l-45"></a>
<a name="l-46"></a>  <span class="c1">// indicate to memory protection what phase the hw interface is in</span>
<a name="l-47"></a>  <span class="k">output</span> <span class="n">flash_lcmgr_phase_e</span> <span class="n">phase_o</span><span class="p">,</span>
<a name="l-48"></a>
<a name="l-49"></a>  <span class="c1">// error status to registers</span>
<a name="l-50"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">seed_err_o</span><span class="p">,</span>
<a name="l-51"></a>
<a name="l-52"></a>  <span class="c1">// init ongoing</span>
<a name="l-53"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">init_busy_o</span>
<a name="l-54"></a><span class="p">);</span>
<a name="l-55"></a>
<a name="l-56"></a>  <span class="c1">// total number of pages to be wiped during RMA entry</span>
<a name="l-57"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">TotalDataPages</span> <span class="o">=</span> <span class="n">NumBanks</span> <span class="o">*</span> <span class="n">PagesPerBank</span><span class="p">;</span>
<a name="l-58"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">CntWidth</span> <span class="o">=</span> <span class="p">$</span><span class="n">clog2</span><span class="p">(</span><span class="n">TotalDataPages</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<a name="l-59"></a>
<a name="l-60"></a>  <span class="c1">// seed related local params</span>
<a name="l-61"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">SeedReads</span> <span class="o">=</span> <span class="n">SeedWidth</span> <span class="o">/</span> <span class="n">BusWidth</span><span class="p">;</span>
<a name="l-62"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">SeedRdsWidth</span> <span class="o">=</span> <span class="p">$</span><span class="n">clog2</span><span class="p">(</span><span class="n">SeedReads</span><span class="p">);</span>
<a name="l-63"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">SeedCntWidth</span> <span class="o">=</span> <span class="p">$</span><span class="n">clog2</span><span class="p">(</span><span class="n">NumSeeds</span><span class="o">+</span><span class="mi">1</span><span class="p">);</span>
<a name="l-64"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">NumSeedWidth</span> <span class="o">=</span> <span class="p">$</span><span class="n">clog2</span><span class="p">(</span><span class="n">NumSeeds</span><span class="p">);</span>
<a name="l-65"></a>
<a name="l-66"></a>  <span class="c1">// the various seed outputs</span>
<a name="l-67"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumSeeds</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">SeedReads</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">BusWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">seeds_q</span><span class="p">;</span>
<a name="l-68"></a>
<a name="l-69"></a>  <span class="c1">// rma related functions</span>
<a name="l-70"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">BusWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rsp_token</span><span class="p">;</span>
<a name="l-71"></a>
<a name="l-72"></a>  <span class="c1">// progress through and read out the various pieces of content</span>
<a name="l-73"></a>  <span class="c1">// This FSM should become sparse, especially for StRmaRsp</span>
<a name="l-74"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-75"></a>    <span class="n">StIdle</span><span class="p">,</span>
<a name="l-76"></a>    <span class="n">StReadSeeds</span><span class="p">,</span>
<a name="l-77"></a>    <span class="n">StWait</span><span class="p">,</span>
<a name="l-78"></a>    <span class="n">StWipeOwner</span><span class="p">,</span>
<a name="l-79"></a>    <span class="n">StWipeDataPart</span><span class="p">,</span>
<a name="l-80"></a>    <span class="n">StRmaRsp</span><span class="p">,</span>
<a name="l-81"></a>    <span class="n">StInvalid</span>
<a name="l-82"></a>  <span class="p">}</span> <span class="n">state_e</span><span class="p">;</span>
<a name="l-83"></a>
<a name="l-84"></a>  <span class="n">state_e</span> <span class="n">state_q</span><span class="p">,</span> <span class="n">state_d</span><span class="p">;</span>
<a name="l-85"></a>  <span class="kt">logic</span> <span class="n">init_done_d</span><span class="p">;</span>
<a name="l-86"></a>  <span class="kt">logic</span> <span class="n">validate_q</span><span class="p">,</span> <span class="n">validate_d</span><span class="p">;</span>
<a name="l-87"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">SeedCntWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">seed_cnt_q</span><span class="p">;</span>
<a name="l-88"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">CntWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">addr_cnt_q</span><span class="p">;</span>
<a name="l-89"></a>  <span class="kt">logic</span> <span class="n">seed_cnt_en</span><span class="p">,</span> <span class="n">seed_cnt_clr</span><span class="p">;</span>
<a name="l-90"></a>  <span class="kt">logic</span> <span class="n">addr_cnt_en</span><span class="p">,</span> <span class="n">addr_cnt_clr</span><span class="p">;</span>
<a name="l-91"></a>  <span class="n">flash_lcmgr_phase_e</span> <span class="n">phase</span><span class="p">;</span>
<a name="l-92"></a>  <span class="kt">logic</span> <span class="n">seed_phase</span><span class="p">;</span>
<a name="l-93"></a>  <span class="kt">logic</span> <span class="n">rma_phase</span><span class="p">;</span>
<a name="l-94"></a>
<a name="l-95"></a>  <span class="k">assign</span> <span class="n">seed_phase</span> <span class="o">=</span> <span class="n">phase</span> <span class="o">==</span> <span class="n">PhaseSeed</span><span class="p">;</span>
<a name="l-96"></a>  <span class="k">assign</span> <span class="n">rma_phase</span> <span class="o">=</span> <span class="n">phase</span> <span class="o">==</span> <span class="n">PhaseRma</span><span class="p">;</span>
<a name="l-97"></a>
<a name="l-98"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-99"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-100"></a>      <span class="n">state_q</span> <span class="o">&lt;=</span> <span class="n">StIdle</span><span class="p">;</span>
<a name="l-101"></a>      <span class="n">validate_q</span> <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-102"></a>      <span class="n">init_done_o</span> <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-103"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-104"></a>      <span class="n">state_q</span> <span class="o">&lt;=</span> <span class="n">state_d</span><span class="p">;</span>
<a name="l-105"></a>      <span class="n">validate_q</span> <span class="o">&lt;=</span> <span class="n">validate_d</span><span class="p">;</span>
<a name="l-106"></a>      <span class="n">init_done_o</span> <span class="o">&lt;=</span> <span class="n">init_done_d</span><span class="p">;</span>
<a name="l-107"></a>    <span class="k">end</span>
<a name="l-108"></a>  <span class="k">end</span>
<a name="l-109"></a>
<a name="l-110"></a>  <span class="c1">// seed cnt tracks which seed round we are handling at the moment</span>
<a name="l-111"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-112"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-113"></a>      <span class="n">seed_cnt_q</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-114"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">seed_cnt_clr</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-115"></a>      <span class="n">seed_cnt_q</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-116"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">seed_cnt_en</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-117"></a>      <span class="n">seed_cnt_q</span> <span class="o">&lt;=</span> <span class="n">seed_cnt_q</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-118"></a>    <span class="k">end</span>
<a name="l-119"></a>  <span class="k">end</span>
<a name="l-120"></a>
<a name="l-121"></a>  <span class="c1">// addr cnt tracks how far we are in an address looop</span>
<a name="l-122"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-123"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-124"></a>      <span class="n">addr_cnt_q</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-125"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">addr_cnt_clr</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-126"></a>      <span class="n">addr_cnt_q</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-127"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">addr_cnt_en</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-128"></a>      <span class="n">addr_cnt_q</span> <span class="o">&lt;=</span> <span class="n">addr_cnt_q</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-129"></a>    <span class="k">end</span>
<a name="l-130"></a>  <span class="k">end</span>
<a name="l-131"></a>
<a name="l-132"></a>  <span class="c1">// capture the seed values</span>
<a name="l-133"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">SeedRdsWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rd_idx</span><span class="p">;</span>
<a name="l-134"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumSeedWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">seed_idx</span><span class="p">;</span>
<a name="l-135"></a>  <span class="k">assign</span> <span class="n">rd_idx</span> <span class="o">=</span> <span class="n">addr_cnt_q</span><span class="p">[</span><span class="n">SeedRdsWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-136"></a>  <span class="k">assign</span> <span class="n">seed_idx</span> <span class="o">=</span> <span class="n">seed_cnt_q</span><span class="p">[</span><span class="n">NumSeedWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-137"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-138"></a>    <span class="c1">// validate current value</span>
<a name="l-139"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">seed_phase</span> <span class="o">&amp;&amp;</span> <span class="n">validate_q</span> <span class="o">&amp;&amp;</span> <span class="n">rvalid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-140"></a>      <span class="n">seeds_q</span><span class="p">[</span><span class="n">seed_idx</span><span class="p">][</span><span class="n">rd_idx</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">seeds_q</span><span class="p">[</span><span class="n">seed_idx</span><span class="p">][</span><span class="n">rd_idx</span><span class="p">]</span> <span class="o">&amp;</span>
<a name="l-141"></a>                                   <span class="n">rdata_i</span><span class="p">;</span>
<a name="l-142"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">seed_phase</span> <span class="o">&amp;&amp;</span> <span class="n">rvalid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-143"></a>      <span class="n">seeds_q</span><span class="p">[</span><span class="n">seed_idx</span><span class="p">][</span><span class="n">rd_idx</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">rdata_i</span><span class="p">;</span>
<a name="l-144"></a>    <span class="k">end</span>
<a name="l-145"></a>  <span class="k">end</span>
<a name="l-146"></a>
<a name="l-147"></a>  <span class="c1">// capture the random token for return</span>
<a name="l-148"></a>  <span class="c1">// store token in 2-shares and continuously xor in data</span>
<a name="l-149"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-150"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-151"></a>      <span class="n">rsp_token</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-152"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rma_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-153"></a>      <span class="n">rsp_token</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">rma_token_i</span> <span class="o">^</span> <span class="n">rand_i</span> <span class="o">^</span> <span class="n">BusWidth</span><span class="p">&#39;(</span><span class="n">StRmaRsp</span><span class="p">);</span>
<a name="l-154"></a>      <span class="n">rsp_token</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">rand_i</span><span class="p">;</span>
<a name="l-155"></a>    <span class="c1">// token can be changed during validation portion of the rma phase</span>
<a name="l-156"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rma_phase</span> <span class="o">&amp;&amp;</span> <span class="n">validate_q</span> <span class="o">&amp;&amp;</span> <span class="n">rvalid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-157"></a>      <span class="n">rsp_token</span> <span class="o">&lt;=</span> <span class="n">rsp_token</span> <span class="o">^</span> <span class="p">{</span><span class="n">rdata_i</span><span class="p">,</span> <span class="n">rdata_i</span><span class="p">};</span>
<a name="l-158"></a>    <span class="k">end</span>
<a name="l-159"></a>  <span class="k">end</span>
<a name="l-160"></a>
<a name="l-161"></a>  <span class="n">page_addr_t</span> <span class="n">seed_page</span><span class="p">;</span>
<a name="l-162"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">InfoTypesWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">seed_info_sel</span><span class="p">;</span>
<a name="l-163"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">BusAddrW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">seed_page_addr</span><span class="p">;</span>
<a name="l-164"></a>  <span class="k">assign</span> <span class="n">seed_page</span> <span class="o">=</span> <span class="n">SeedInfoPageSel</span><span class="p">[</span><span class="n">seed_idx</span><span class="p">];</span>
<a name="l-165"></a>  <span class="k">assign</span> <span class="n">seed_info_sel</span> <span class="o">=</span> <span class="n">seed_page</span><span class="p">.</span><span class="n">sel</span><span class="p">;</span>
<a name="l-166"></a>  <span class="k">assign</span> <span class="n">seed_page_addr</span> <span class="o">=</span> <span class="n">BusAddrW</span><span class="p">&#39;({</span><span class="n">seed_page</span><span class="p">.</span><span class="n">addr</span><span class="p">,</span> <span class="n">BusWordW</span><span class="p">&#39;(</span><span class="mi">0</span><span class="p">)});</span>
<a name="l-167"></a>
<a name="l-168"></a>  <span class="n">page_addr_t</span> <span class="n">owner_page</span><span class="p">;</span>
<a name="l-169"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">InfoTypesWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">owner_info_sel</span><span class="p">;</span>
<a name="l-170"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">BusAddrW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">owner_page_addr</span><span class="p">;</span>
<a name="l-171"></a>  <span class="k">assign</span> <span class="n">owner_page</span> <span class="o">=</span> <span class="n">SeedInfoPageSel</span><span class="p">[</span><span class="n">OwnerSeedIdx</span><span class="p">];</span>
<a name="l-172"></a>  <span class="k">assign</span> <span class="n">owner_info_sel</span> <span class="o">=</span> <span class="n">owner_page</span><span class="p">.</span><span class="n">sel</span><span class="p">;</span>
<a name="l-173"></a>  <span class="k">assign</span> <span class="n">owner_page_addr</span> <span class="o">=</span> <span class="n">BusAddrW</span><span class="p">&#39;({</span><span class="n">owner_page</span><span class="p">.</span><span class="n">addr</span><span class="p">,</span> <span class="n">BusWordW</span><span class="p">&#39;(</span><span class="mi">0</span><span class="p">)});</span>
<a name="l-174"></a>
<a name="l-175"></a>
<a name="l-176"></a>  <span class="kt">logic</span> <span class="n">start</span><span class="p">;</span>
<a name="l-177"></a>  <span class="n">flash_op_e</span> <span class="n">op</span><span class="p">;</span>
<a name="l-178"></a>  <span class="n">flash_prog_e</span> <span class="n">prog_type</span><span class="p">;</span>
<a name="l-179"></a>  <span class="n">flash_erase_e</span> <span class="n">erase_type</span><span class="p">;</span>
<a name="l-180"></a>  <span class="n">flash_part_e</span> <span class="n">part_sel</span><span class="p">;</span>
<a name="l-181"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">InfoTypesWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">info_sel</span><span class="p">;</span>
<a name="l-182"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">num_words</span><span class="p">;</span>
<a name="l-183"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">BusAddrW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">addr</span><span class="p">;</span>
<a name="l-184"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">BusWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rsp_mask</span><span class="p">;</span>
<a name="l-185"></a>
<a name="l-186"></a>  <span class="k">assign</span> <span class="n">prog_type</span> <span class="o">=</span> <span class="n">FlashProgNormal</span><span class="p">;</span>
<a name="l-187"></a>  <span class="k">assign</span> <span class="n">erase_type</span> <span class="o">=</span> <span class="n">FlashErasePage</span><span class="p">;</span>
<a name="l-188"></a>  <span class="c1">// seed phase is always read</span>
<a name="l-189"></a>  <span class="c1">// rma phase is erase unless we are validating</span>
<a name="l-190"></a>  <span class="k">assign</span> <span class="n">op</span> <span class="o">=</span> <span class="n">seed_phase</span> <span class="o">||</span> <span class="n">validate_q</span> <span class="o">?</span> <span class="n">FlashOpRead</span> <span class="o">:</span> <span class="n">FlashOpErase</span><span class="p">;</span>
<a name="l-191"></a>
<a name="l-192"></a>  <span class="c1">// synchronize inputs</span>
<a name="l-193"></a>  <span class="kt">logic</span> <span class="n">init_q</span><span class="p">;</span>
<a name="l-194"></a>
<a name="l-195"></a>  <span class="n">prim_flop_2sync</span> <span class="p">#(</span>
<a name="l-196"></a>    <span class="p">.</span><span class="n">Width</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
<a name="l-197"></a>    <span class="p">.</span><span class="n">ResetValue</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
<a name="l-198"></a>  <span class="p">)</span> <span class="n">u_sync_flash_init</span> <span class="p">(</span>
<a name="l-199"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-200"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-201"></a>    <span class="p">.</span><span class="n">d_i</span><span class="p">(</span><span class="n">init_i</span><span class="p">),</span>
<a name="l-202"></a>    <span class="p">.</span><span class="n">q_o</span><span class="p">(</span><span class="n">init_q</span><span class="p">)</span>
<a name="l-203"></a>  <span class="p">);</span>
<a name="l-204"></a>
<a name="l-205"></a>  <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-206"></a>
<a name="l-207"></a>    <span class="c1">// phases of the hardware interface</span>
<a name="l-208"></a>    <span class="n">phase</span> <span class="o">=</span> <span class="n">PhaseNone</span><span class="p">;</span>
<a name="l-209"></a>
<a name="l-210"></a>    <span class="c1">// timer controls</span>
<a name="l-211"></a>    <span class="n">seed_cnt_en</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-212"></a>    <span class="n">seed_cnt_clr</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-213"></a>    <span class="n">addr_cnt_en</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-214"></a>    <span class="n">addr_cnt_clr</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-215"></a>
<a name="l-216"></a>    <span class="c1">// flash ctrrl arb controls</span>
<a name="l-217"></a>    <span class="n">start</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-218"></a>    <span class="n">addr</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-219"></a>    <span class="n">part_sel</span> <span class="o">=</span> <span class="n">FlashPartInfo</span><span class="p">;</span>
<a name="l-220"></a>    <span class="n">info_sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<a name="l-221"></a>    <span class="n">num_words</span> <span class="o">=</span> <span class="n">SeedReads</span> <span class="o">-</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-222"></a>
<a name="l-223"></a>    <span class="c1">// rma responses</span>
<a name="l-224"></a>    <span class="n">rma_rsp_o</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-225"></a>    <span class="n">rsp_mask</span> <span class="o">=</span> <span class="p">{</span><span class="n">BusWidth</span><span class="p">{</span><span class="mb">1&#39;b1</span><span class="p">}};</span>
<a name="l-226"></a>
<a name="l-227"></a>    <span class="c1">// seed status</span>
<a name="l-228"></a>    <span class="n">seed_err_o</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-229"></a>
<a name="l-230"></a>    <span class="n">state_d</span> <span class="o">=</span> <span class="n">state_q</span><span class="p">;</span>
<a name="l-231"></a>    <span class="n">validate_d</span> <span class="o">=</span> <span class="n">validate_q</span><span class="p">;</span>
<a name="l-232"></a>
<a name="l-233"></a>    <span class="c1">// init status</span>
<a name="l-234"></a>    <span class="c1">// flash_ctrl handles its own arbitration between hardware and software.</span>
<a name="l-235"></a>    <span class="c1">// So once the init kicks off it is safe to ack.  The done signal is still</span>
<a name="l-236"></a>    <span class="c1">// to give a chance to hold off further power up progression in the future</span>
<a name="l-237"></a>    <span class="c1">// if required.</span>
<a name="l-238"></a>    <span class="n">init_done_d</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-239"></a>
<a name="l-240"></a>    <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">state_q</span><span class="p">)</span>
<a name="l-241"></a>
<a name="l-242"></a>      <span class="nl">StIdle:</span> <span class="k">begin</span>
<a name="l-243"></a>        <span class="n">init_done_d</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-244"></a>        <span class="n">phase</span> <span class="o">=</span> <span class="n">PhaseSeed</span><span class="p">;</span>
<a name="l-245"></a>        <span class="c1">// provision_en is only a &quot;good&quot; value after otp/lc initialization</span>
<a name="l-246"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">init_q</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-247"></a>          <span class="c1">// if provisioning is not enabled, do not read seeds and skip directly</span>
<a name="l-248"></a>          <span class="c1">// to wait state.</span>
<a name="l-249"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">provision_en_i</span> <span class="o">?</span> <span class="n">StReadSeeds</span> <span class="o">:</span> <span class="n">StWait</span><span class="p">;</span>
<a name="l-250"></a>        <span class="k">end</span>
<a name="l-251"></a>      <span class="k">end</span>
<a name="l-252"></a>
<a name="l-253"></a>      <span class="c1">// read seeds</span>
<a name="l-254"></a>      <span class="nl">StReadSeeds:</span> <span class="k">begin</span>
<a name="l-255"></a>        <span class="c1">// seeds can be updated in this state</span>
<a name="l-256"></a>        <span class="n">phase</span> <span class="o">=</span> <span class="n">PhaseSeed</span><span class="p">;</span>
<a name="l-257"></a>
<a name="l-258"></a>        <span class="c1">// kick off flash transaction</span>
<a name="l-259"></a>        <span class="n">start</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-260"></a>        <span class="n">addr</span> <span class="o">=</span> <span class="n">BusAddrW</span><span class="p">&#39;(</span><span class="n">seed_page_addr</span><span class="p">);</span>
<a name="l-261"></a>        <span class="n">info_sel</span> <span class="o">=</span> <span class="n">seed_info_sel</span><span class="p">;</span>
<a name="l-262"></a>
<a name="l-263"></a>        <span class="c1">// we have checked all seeds, proceed</span>
<a name="l-264"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">seed_cnt_q</span> <span class="o">==</span> <span class="n">NumSeeds</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-265"></a>          <span class="n">start</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-266"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">StWait</span><span class="p">;</span>
<a name="l-267"></a>
<a name="l-268"></a>        <span class="c1">// still reading curent seed, increment whenever data returns</span>
<a name="l-269"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">done_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-270"></a>          <span class="n">addr_cnt_en</span> <span class="o">=</span> <span class="n">rvalid_i</span><span class="p">;</span>
<a name="l-271"></a>
<a name="l-272"></a>        <span class="c1">// current seed reading is complete</span>
<a name="l-273"></a>        <span class="c1">// error is intentionally not used here, as we do not want read seed</span>
<a name="l-274"></a>        <span class="c1">// failures to stop the software from using flash</span>
<a name="l-275"></a>        <span class="c1">// When there are upstream failures, the data returned is simply all 1&#39;s.</span>
<a name="l-276"></a>        <span class="c1">// So instead of doing anything explicit, a status is indicated for software.</span>
<a name="l-277"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">done_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-278"></a>          <span class="n">addr_cnt_clr</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-279"></a>          <span class="n">seed_err_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-280"></a>
<a name="l-281"></a>          <span class="c1">// we move to the next seed only if current seed is read and validated</span>
<a name="l-282"></a>          <span class="c1">// if not, flip to validate phase and read seed again</span>
<a name="l-283"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">validate_q</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-284"></a>            <span class="n">seed_cnt_en</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-285"></a>            <span class="n">validate_d</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-286"></a>          <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-287"></a>            <span class="n">validate_d</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-288"></a>          <span class="k">end</span>
<a name="l-289"></a>        <span class="k">end</span>
<a name="l-290"></a>      <span class="k">end</span>
<a name="l-291"></a>
<a name="l-292"></a>      <span class="c1">// Waiting for an rma entry command</span>
<a name="l-293"></a>      <span class="nl">StWait:</span> <span class="k">begin</span>
<a name="l-294"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">rma_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-295"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">StWipeOwner</span><span class="p">;</span>
<a name="l-296"></a>        <span class="k">end</span>
<a name="l-297"></a>      <span class="k">end</span>
<a name="l-298"></a>
<a name="l-299"></a>      <span class="c1">// wipe away owner seed partition</span>
<a name="l-300"></a>      <span class="nl">StWipeOwner:</span> <span class="k">begin</span>
<a name="l-301"></a>        <span class="n">phase</span> <span class="o">=</span> <span class="n">PhaseRma</span><span class="p">;</span>
<a name="l-302"></a>        <span class="n">start</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-303"></a>        <span class="n">addr</span> <span class="o">=</span> <span class="n">BusAddrW</span><span class="p">&#39;(</span><span class="n">owner_page_addr</span><span class="p">);</span>
<a name="l-304"></a>        <span class="n">info_sel</span> <span class="o">=</span> <span class="n">owner_info_sel</span><span class="p">;</span>
<a name="l-305"></a>        <span class="n">num_words</span> <span class="o">=</span> <span class="n">BusWordsPerPage</span> <span class="o">-</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-306"></a>
<a name="l-307"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">done_i</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">err_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-308"></a>          <span class="c1">// if validate flag is set, erase and validation completed, proceed</span>
<a name="l-309"></a>          <span class="c1">// if validate flag not set, begin validation</span>
<a name="l-310"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">validate_q</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-311"></a>            <span class="n">validate_d</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-312"></a>            <span class="n">state_d</span> <span class="o">=</span> <span class="n">StWipeDataPart</span><span class="p">;</span>
<a name="l-313"></a>          <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-314"></a>            <span class="n">validate_d</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-315"></a>          <span class="k">end</span>
<a name="l-316"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">done_i</span> <span class="o">&amp;&amp;</span> <span class="n">err_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-317"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">StInvalid</span><span class="p">;</span>
<a name="l-318"></a>        <span class="k">end</span>
<a name="l-319"></a>      <span class="k">end</span>
<a name="l-320"></a>
<a name="l-321"></a>      <span class="c1">// wipe away data partitions</span>
<a name="l-322"></a>      <span class="c1">// TBD: Add an alert if not address counts are seen</span>
<a name="l-323"></a>      <span class="nl">StWipeDataPart:</span> <span class="k">begin</span>
<a name="l-324"></a>        <span class="n">phase</span> <span class="o">=</span> <span class="n">PhaseRma</span><span class="p">;</span>
<a name="l-325"></a>        <span class="n">part_sel</span> <span class="o">=</span> <span class="n">FlashPartData</span><span class="p">;</span>
<a name="l-326"></a>        <span class="n">start</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-327"></a>        <span class="n">addr</span> <span class="o">=</span> <span class="n">BusAddrW</span><span class="p">&#39;({</span><span class="n">addr_cnt_q</span><span class="p">,</span> <span class="n">BusWordW</span><span class="p">&#39;(</span><span class="mi">0</span><span class="p">)});</span>
<a name="l-328"></a>        <span class="n">num_words</span> <span class="o">=</span> <span class="n">BusWordsPerPage</span> <span class="o">-</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-329"></a>
<a name="l-330"></a>        <span class="c1">// reached the final page</span>
<a name="l-331"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">addr_cnt_q</span> <span class="o">==</span> <span class="n">TotalDataPages</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-332"></a>          <span class="n">start</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-333"></a>          <span class="n">addr_cnt_clr</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-334"></a>
<a name="l-335"></a>          <span class="c1">// completed wiping and validation, proceed</span>
<a name="l-336"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">validate_q</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-337"></a>            <span class="n">state_d</span> <span class="o">=</span> <span class="n">StRmaRsp</span><span class="p">;</span>
<a name="l-338"></a>            <span class="n">validate_d</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-339"></a>          <span class="c1">// completed wiping, begin validation</span>
<a name="l-340"></a>          <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-341"></a>            <span class="n">validate_d</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-342"></a>          <span class="k">end</span>
<a name="l-343"></a>
<a name="l-344"></a>        <span class="c1">// still working through erasing / validating pages</span>
<a name="l-345"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">done_i</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">err_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-346"></a>          <span class="n">addr_cnt_en</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-347"></a>        <span class="k">end</span>
<a name="l-348"></a>      <span class="k">end</span>
<a name="l-349"></a>
<a name="l-350"></a>      <span class="c1">// response to rma request</span>
<a name="l-351"></a>      <span class="nl">StRmaRsp:</span> <span class="k">begin</span>
<a name="l-352"></a>        <span class="n">phase</span> <span class="o">=</span> <span class="n">PhaseRma</span><span class="p">;</span>
<a name="l-353"></a>        <span class="n">rma_rsp_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-354"></a>        <span class="n">rsp_mask</span> <span class="o">=</span> <span class="n">BusWidth</span><span class="p">&#39;(</span><span class="n">StRmaRsp</span><span class="p">);</span>
<a name="l-355"></a>        <span class="n">state_d</span> <span class="o">=</span> <span class="n">StInvalid</span><span class="p">;</span>
<a name="l-356"></a>      <span class="k">end</span>
<a name="l-357"></a>
<a name="l-358"></a>      <span class="nl">StInvalid:</span> <span class="k">begin</span>
<a name="l-359"></a>        <span class="n">phase</span> <span class="o">=</span> <span class="n">PhaseInvalid</span><span class="p">;</span>
<a name="l-360"></a>        <span class="n">state_d</span> <span class="o">=</span> <span class="n">StInvalid</span><span class="p">;</span>
<a name="l-361"></a>      <span class="k">end</span>
<a name="l-362"></a>
<a name="l-363"></a>      <span class="k">default</span><span class="o">:</span><span class="p">;</span>
<a name="l-364"></a>
<a name="l-365"></a>    <span class="k">endcase</span> <span class="c1">// unique case (state_q)</span>
<a name="l-366"></a>
<a name="l-367"></a>  <span class="k">end</span> <span class="c1">// always_comb</span>
<a name="l-368"></a>
<a name="l-369"></a>  <span class="k">assign</span> <span class="n">rma_token_o</span> <span class="o">=</span> <span class="n">rsp_token</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">^</span> <span class="n">rsp_token</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">^</span> <span class="n">rsp_mask</span><span class="p">;</span>
<a name="l-370"></a>  <span class="k">assign</span> <span class="n">ctrl_o</span><span class="p">.</span><span class="n">start</span><span class="p">.</span><span class="n">q</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span>
<a name="l-371"></a>  <span class="k">assign</span> <span class="n">ctrl_o</span><span class="p">.</span><span class="n">op</span><span class="p">.</span><span class="n">q</span> <span class="o">=</span> <span class="n">op</span><span class="p">;</span>
<a name="l-372"></a>  <span class="k">assign</span> <span class="n">ctrl_o</span><span class="p">.</span><span class="n">prog_sel</span><span class="p">.</span><span class="n">q</span> <span class="o">=</span> <span class="n">prog_type</span><span class="p">;</span>
<a name="l-373"></a>  <span class="k">assign</span> <span class="n">ctrl_o</span><span class="p">.</span><span class="n">erase_sel</span><span class="p">.</span><span class="n">q</span> <span class="o">=</span> <span class="n">erase_type</span><span class="p">;</span>
<a name="l-374"></a>  <span class="k">assign</span> <span class="n">ctrl_o</span><span class="p">.</span><span class="n">partition_sel</span><span class="p">.</span><span class="n">q</span> <span class="o">=</span> <span class="n">part_sel</span><span class="p">;</span>
<a name="l-375"></a>  <span class="k">assign</span> <span class="n">ctrl_o</span><span class="p">.</span><span class="n">info_sel</span><span class="p">.</span><span class="n">q</span> <span class="o">=</span> <span class="n">info_sel</span><span class="p">;</span>
<a name="l-376"></a>  <span class="k">assign</span> <span class="n">ctrl_o</span><span class="p">.</span><span class="n">num</span> <span class="o">=</span> <span class="n">num_words</span><span class="p">;</span>
<a name="l-377"></a>  <span class="c1">// address is consistent with software width format (full bus)</span>
<a name="l-378"></a>  <span class="k">assign</span> <span class="n">addr_o</span> <span class="o">=</span> <span class="n">top_pkg</span><span class="o">::</span><span class="n">TL_AW</span><span class="p">&#39;({</span><span class="n">addr</span><span class="p">,</span> <span class="p">{</span><span class="n">BusByteWidth</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}}});</span>
<a name="l-379"></a>  <span class="k">assign</span> <span class="n">init_busy_o</span> <span class="o">=</span> <span class="n">seed_phase</span><span class="p">;</span>
<a name="l-380"></a>  <span class="k">assign</span> <span class="n">req_o</span> <span class="o">=</span> <span class="n">seed_phase</span> <span class="o">|</span> <span class="n">rma_phase</span><span class="p">;</span>
<a name="l-381"></a>  <span class="k">assign</span> <span class="n">rready_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-382"></a>  <span class="k">assign</span> <span class="n">seeds_o</span> <span class="o">=</span> <span class="n">seeds_q</span><span class="p">;</span>
<a name="l-383"></a>  <span class="k">assign</span> <span class="n">phase_o</span> <span class="o">=</span> <span class="n">phase</span><span class="p">;</span>
<a name="l-384"></a>
<a name="l-385"></a><span class="k">endmodule</span> <span class="c1">// flash_ctrl_lcmgr</span>
</pre></div>
</td></tr></table>
  </body>
</html>