# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do uart_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/uart/rtl {C:/fpga/workspace/fpga-exps/uart/rtl/uart_sender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:33 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/uart/rtl" C:/fpga/workspace/fpga-exps/uart/rtl/uart_sender.v 
# -- Compiling module uart_sender
# 
# Top level modules:
# 	uart_sender
# End time: 18:36:33 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/uart/proj/../testbench {C:/fpga/workspace/fpga-exps/uart/proj/../testbench/uart_rx_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:33 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/uart/proj/../testbench" C:/fpga/workspace/fpga-exps/uart/proj/../testbench/uart_rx_tb.v 
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 18:36:33 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/uart/proj/../rtl {C:/fpga/workspace/fpga-exps/uart/proj/../rtl/uart_receiver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:33 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/uart/proj/../rtl" C:/fpga/workspace/fpga-exps/uart/proj/../rtl/uart_receiver.v 
# -- Compiling module uart_receiver
# 
# Top level modules:
# 	uart_receiver
# End time: 18:36:33 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/uart/proj/../rtl {C:/fpga/workspace/fpga-exps/uart/proj/../rtl/uart_sender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:33 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/uart/proj/../rtl" C:/fpga/workspace/fpga-exps/uart/proj/../rtl/uart_sender.v 
# -- Compiling module uart_sender
# 
# Top level modules:
# 	uart_sender
# End time: 18:36:33 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  uart_rx_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" uart_rx_tb 
# Start time: 18:36:33 on Nov 14,2023
# Loading work.uart_rx_tb
# Loading work.uart_sender
# Loading work.uart_receiver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint sim:/uart_rx_tb/uart_sender1/*
add wave -position insertpoint sim:/uart_rx_tb/uart_receiver1/*
restart
run -all
# GetModuleFileName: 找不到指定的模块。
# 
# 
# Break key hit
# Simulation stop requested.
# End time: 18:38:56 on Nov 14,2023, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
