#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: FD_7.Q[0] (FDRE_ZINI clocked by clkin)
Endpoint  : FDPE_2.PRE[0] (FDPE_ZINI clocked by idelay_clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clkin (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
$iopadmap$arty.clk100.O[0] (IBUF_VPR)                                   0.000     0.000
FD_7.C[0] (FDRE_ZINI)                                                   1.241     1.241
FD_7.Q[0] (FDRE_ZINI) [clock-to-output]                                 0.303     1.544
PLLE2_ADV.RST[0] (PLLE2_ADV_VPR)                                        0.919     2.463
PLLE2_ADV.LOCKED[0] (PLLE2_ADV_VPR)                                     3.000     5.463
xilinxasyncresetsynchronizerimpl1.in[0] (.names)                        1.079     6.542
xilinxasyncresetsynchronizerimpl1.out[0] (.names)                       0.153     6.695
FDPE_2.PRE[0] (FDPE_ZINI)                                               0.850     7.545
data arrival time                                                                 7.545

clock idelay_clk (rise edge)                                            0.000     0.000
clock source latency                                                    0.000     0.000
BUFG_1.O[0] (BUFGCTRL_VPR)                                              0.000     0.000
FDPE_2.C[0] (FDPE_ZINI)                                                 0.837     0.837
clock uncertainty                                                       0.000     0.837
cell setup time                                                        -0.358     0.479
data required time                                                                0.479
---------------------------------------------------------------------------------------
data required time                                                                0.479
data arrival time                                                                -7.545
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.066


#Path 2
Startpoint: FD_7.Q[0] (FDRE_ZINI clocked by clkin)
Endpoint  : FDPE_3.PRE[0] (FDPE_ZINI clocked by idelay_clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clkin (rise edge)                                                 0.000     0.000
clock source latency                                                    0.000     0.000
$iopadmap$arty.clk100.O[0] (IBUF_VPR)                                   0.000     0.000
FD_7.C[0] (FDRE_ZINI)                                                   1.241     1.241
FD_7.Q[0] (FDRE_ZINI) [clock-to-output]                                 0.303     1.544
PLLE2_ADV.RST[0] (PLLE2_ADV_VPR)                                        0.919     2.463
PLLE2_ADV.LOCKED[0] (PLLE2_ADV_VPR)                                     3.000     5.463
xilinxasyncresetsynchronizerimpl1.in[0] (.names)                        1.079     6.542
xilinxasyncresetsynchronizerimpl1.out[0] (.names)                       0.153     6.695
FDPE_3.PRE[0] (FDPE_ZINI)                                               0.850     7.545
data arrival time                                                                 7.545

clock idelay_clk (rise edge)                                            0.000     0.000
clock source latency                                                    0.000     0.000
BUFG_1.O[0] (BUFGCTRL_VPR)                                              0.000     0.000
FDPE_3.C[0] (FDPE_ZINI)                                                 0.837     0.837
clock uncertainty                                                       0.000     0.837
cell setup time                                                        -0.358     0.479
data required time                                                                0.479
---------------------------------------------------------------------------------------
data required time                                                                0.479
data arrival time                                                                -7.545
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -7.066


#Path 3
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16618.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334     8.704
$techmap49918$abc$41290$auto$blifparse.cc:515:parse_blif$42178.A[5].in[4] (.names)                                                                     1.537    10.242
$techmap49918$abc$41290$auto$blifparse.cc:515:parse_blif$42178.A[5].out[0] (.names)                                                                    0.154    10.396
$abc$41290$auto$blifparse.cc:515:parse_blif$42178.fpga_mux_0.S[0] (MUXF6)                                                                              0.501    10.897
$abc$41290$auto$blifparse.cc:515:parse_blif$42178.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    10.907
VexRiscv._zz_31_[25].in[0] (.names)                                                                                                                    0.896    11.803
VexRiscv._zz_31_[25].out[0] (.names)                                                                                                                   0.149    11.952
$abc$41290$auto$blifparse.cc:515:parse_blif$42479.T0.in[1] (.names)                                                                                    1.228    13.181
$abc$41290$auto$blifparse.cc:515:parse_blif$42479.T0.out[0] (.names)                                                                                   0.152    13.333
$abc$41290$auto$blifparse.cc:515:parse_blif$42479.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    13.333
$abc$41290$auto$blifparse.cc:515:parse_blif$42479.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.343
$auto$ff.cc:262:slice$16618.D[0] (FDRE_ZINI)                                                                                                           0.976    14.318
data arrival time                                                                                                                                               14.318

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16618.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -14.318
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.436


#Path 4
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16581.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239     8.495
$techmap49905$abc$41290$auto$blifparse.cc:515:parse_blif$42166.A[5].in[4] (.names)                                                                     1.369     9.864
$techmap49905$abc$41290$auto$blifparse.cc:515:parse_blif$42166.A[5].out[0] (.names)                                                                    0.149    10.013
$abc$41290$auto$blifparse.cc:515:parse_blif$42166.fpga_mux_0.S[0] (MUXF6)                                                                              0.831    10.844
$abc$41290$auto$blifparse.cc:515:parse_blif$42166.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    10.854
VexRiscv._zz_31_[22].in[0] (.names)                                                                                                                    0.870    11.724
VexRiscv._zz_31_[22].out[0] (.names)                                                                                                                   0.120    11.844
VexRiscv.decode_RS1[22].in[2] (.names)                                                                                                                 1.169    13.013
VexRiscv.decode_RS1[22].out[0] (.names)                                                                                                                0.153    13.166
$auto$ff.cc:262:slice$16581.D[0] (FDRE_ZINI)                                                                                                           1.027    14.193
data arrival time                                                                                                                                               14.193

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16581.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -14.193
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.311


#Path 5
Startpoint: $auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17652.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17381.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].in[0] (.names)                                                                     2.005     3.145
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].out[0] (.names)                                                                    0.153     3.298
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].in[1] (.names)                                                                     1.286     4.584
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].out[0] (.names)                                                                    0.149     4.733
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].in[4] (.names)                                                                     1.313     6.046
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].out[0] (.names)                                                                    0.152     6.198
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].in[1] (.names)                                                                     1.174     7.372
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].out[0] (.names)                                                                    0.153     7.525
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.in[1] (.names)                                                                                    1.350     8.876
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.out[0] (.names)                                                                                   0.152     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.038
$auto$maccmap.cc:114:fulladd$15490.Y[18].in[1] (.names)                                                                                                1.273    10.310
$auto$maccmap.cc:114:fulladd$15490.Y[18].out[0] (.names)                                                                                               0.149    10.459
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.DI2[0] (CARRY4_VPR)                                                                   1.016    11.475
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.159
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.159
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.159
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.159
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.273
$techmap54864$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.273
$techmap54864$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.273
$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.273
$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    12.607
$auto$ff.cc:262:slice$17652.D[0] (FDRE_ZINI)                                                                                                           1.578    14.185
data arrival time                                                                                                                                               14.185

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17652.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -14.185
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.303


#Path 6
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16355.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313     8.797
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].in[2] (.names)                                                                     1.191     9.988
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].out[0] (.names)                                                                    0.150    10.138
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].in[3] (.names)                                                                     0.958    11.096
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].out[0] (.names)                                                                    0.150    11.246
$techmap50408$abc$41290$auto$blifparse.cc:515:parse_blif$41763.A[5].in[2] (.names)                                                                     0.277    11.523
$techmap50408$abc$41290$auto$blifparse.cc:515:parse_blif$41763.A[5].out[0] (.names)                                                                    0.120    11.643
$abc$41290$auto$blifparse.cc:515:parse_blif$41763.fpga_mux_0.S[0] (MUXF6)                                                                              0.151    11.794
$abc$41290$auto$blifparse.cc:515:parse_blif$41763.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    11.804
$abc$41290$auto$blifparse.cc:515:parse_blif$41762.T0.in[3] (.names)                                                                                    1.246    13.050
$abc$41290$auto$blifparse.cc:515:parse_blif$41762.T0.out[0] (.names)                                                                                   0.152    13.202
$abc$41290$auto$blifparse.cc:515:parse_blif$41762.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    13.202
$abc$41290$auto$blifparse.cc:515:parse_blif$41762.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.212
$auto$ff.cc:262:slice$16355.D[0] (FDRE_ZINI)                                                                                                           0.925    14.137
data arrival time                                                                                                                                               14.137

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16355.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -14.137
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.254


#Path 7
Startpoint: $auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13283.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.in[1] (.names)                                                                                    1.660     2.837
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.out[0] (.names)                                                                                   0.152     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.999
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].in[0] (.names)                                                                     1.951     4.951
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].out[0] (.names)                                                                    0.149     5.100
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.in[4] (.names)                                                                                    1.227     6.327
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.out[0] (.names)                                                                                   0.152     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.489
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].in[2] (.names)                                                                     1.233     7.722
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].out[0] (.names)                                                                    0.154     7.876
$auto$maccmap.cc:114:fulladd$19748.Y[17].in[3] (.names)                                                                                                1.208     9.084
$auto$maccmap.cc:114:fulladd$19748.Y[17].out[0] (.names)                                                                                               0.150     9.234
$auto$maccmap.cc:240:synth$19749.X[17].in[0] (.names)                                                                                                  1.211    10.445
$auto$maccmap.cc:240:synth$19749.X[17].out[0] (.names)                                                                                                 0.152    10.597
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.178    11.775
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    12.730
$auto$ff.cc:262:slice$13283.D[0] (FDRE_ZINI)                                                                                                           1.401    14.131
data arrival time                                                                                                                                               14.131

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13283.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -14.131
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.249


#Path 8
Startpoint: $auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16394.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17382.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$auto$maccmap.cc:114:fulladd$18108.Y[33].in[2] (.names)                                                                                                1.353     2.530
$auto$maccmap.cc:114:fulladd$18108.Y[33].out[0] (.names)                                                                                               0.152     2.682
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.in[2] (.names)                                                                                    1.718     4.400
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.out[0] (.names)                                                                                   0.152     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     4.562
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.in[0] (.names)                                                                                    1.203     5.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.out[0] (.names)                                                                                   0.150     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     5.925
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.in[1] (.names)                                                                                    1.391     7.316
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.out[0] (.names)                                                                                   0.152     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.478
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.in[3] (.names)                                                                                    1.258     8.736
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.out[0] (.names)                                                                                   0.154     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.900
$auto$maccmap.cc:240:synth$18109.X[20].in[0] (.names)                                                                                                  1.225    10.125
$auto$maccmap.cc:240:synth$18109.X[20].out[0] (.names)                                                                                                 0.154    10.279
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.679    11.958
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.580
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.580
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.580
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.580
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.694
$techmap54902$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.694
$techmap54902$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.694
$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.694
$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    12.916
$auto$ff.cc:262:slice$16394.D[0] (FDRE_ZINI)                                                                                                           1.159    14.075
data arrival time                                                                                                                                               14.075

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16394.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -14.075
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.192


#Path 9
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16593.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313     8.797
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].in[2] (.names)                                                                     1.191     9.988
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].out[0] (.names)                                                                    0.150    10.138
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].in[3] (.names)                                                                     0.958    11.096
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].out[0] (.names)                                                                    0.150    11.246
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.T0.in[4] (.names)                                                                                    1.259    12.506
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.T0.out[0] (.names)                                                                                   0.150    12.656
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    12.656
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    12.666
VexRiscv.decode_RS2[0].in[1] (.names)                                                                                                                  1.102    13.768
VexRiscv.decode_RS2[0].out[0] (.names)                                                                                                                 0.149    13.917
$auto$ff.cc:262:slice$16593.D[0] (FDRE_ZINI)                                                                                                           0.106    14.023
data arrival time                                                                                                                                               14.023

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16593.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -14.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.140


#Path 10
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16580.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334     8.590
$techmap49883$abc$41290$auto$blifparse.cc:515:parse_blif$42162.A[5].in[4] (.names)                                                                     0.831     9.421
$techmap49883$abc$41290$auto$blifparse.cc:515:parse_blif$42162.A[5].out[0] (.names)                                                                    0.149     9.570
$abc$41290$auto$blifparse.cc:515:parse_blif$42162.fpga_mux_0.S[0] (MUXF6)                                                                              0.786    10.356
$abc$41290$auto$blifparse.cc:515:parse_blif$42162.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    10.366
VexRiscv._zz_31_[21].in[0] (.names)                                                                                                                    1.181    11.547
VexRiscv._zz_31_[21].out[0] (.names)                                                                                                                   0.120    11.667
VexRiscv.decode_RS1[21].in[2] (.names)                                                                                                                 1.222    12.889
VexRiscv.decode_RS1[21].out[0] (.names)                                                                                                                0.152    13.041
$auto$ff.cc:262:slice$16580.D[0] (FDRE_ZINI)                                                                                                           0.976    14.017
data arrival time                                                                                                                                               14.017

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16580.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -14.017
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.135


#Path 11
Startpoint: $auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13279.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.in[1] (.names)                                                                                    1.660     2.837
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.out[0] (.names)                                                                                   0.152     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.999
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].in[0] (.names)                                                                     1.951     4.951
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].out[0] (.names)                                                                    0.149     5.100
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.in[4] (.names)                                                                                    1.227     6.327
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.out[0] (.names)                                                                                   0.152     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.489
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].in[2] (.names)                                                                     1.233     7.722
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].out[0] (.names)                                                                    0.154     7.876
$auto$maccmap.cc:114:fulladd$19748.Y[17].in[3] (.names)                                                                                                1.208     9.084
$auto$maccmap.cc:114:fulladd$19748.Y[17].out[0] (.names)                                                                                               0.150     9.234
$auto$maccmap.cc:240:synth$19749.X[17].in[0] (.names)                                                                                                  1.211    10.445
$auto$maccmap.cc:240:synth$19749.X[17].out[0] (.names)                                                                                                 0.152    10.597
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.178    11.775
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    12.616
$auto$ff.cc:262:slice$13279.D[0] (FDRE_ZINI)                                                                                                           1.401    14.017
data arrival time                                                                                                                                               14.017

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13279.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -14.017
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.135


#Path 12
Startpoint: $auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13284.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.in[1] (.names)                                                                                    1.660     2.837
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.out[0] (.names)                                                                                   0.152     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.999
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].in[0] (.names)                                                                     1.951     4.951
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].out[0] (.names)                                                                    0.149     5.100
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.in[4] (.names)                                                                                    1.227     6.327
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.out[0] (.names)                                                                                   0.152     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.489
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].in[2] (.names)                                                                     1.233     7.722
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].out[0] (.names)                                                                    0.154     7.876
$auto$maccmap.cc:114:fulladd$19748.Y[17].in[3] (.names)                                                                                                1.208     9.084
$auto$maccmap.cc:114:fulladd$19748.Y[17].out[0] (.names)                                                                                               0.150     9.234
$auto$maccmap.cc:240:synth$19749.X[17].in[0] (.names)                                                                                                  1.211    10.445
$auto$maccmap.cc:240:synth$19749.X[17].out[0] (.names)                                                                                                 0.152    10.597
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.178    11.775
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.531
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.531
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.531
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.531
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    12.753
$auto$ff.cc:262:slice$13284.D[0] (FDRE_ZINI)                                                                                                           1.248    14.001
data arrival time                                                                                                                                               14.001

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13284.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -14.001
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.119


#Path 13
Startpoint: $auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16393.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17382.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$auto$maccmap.cc:114:fulladd$18108.Y[33].in[2] (.names)                                                                                                1.353     2.530
$auto$maccmap.cc:114:fulladd$18108.Y[33].out[0] (.names)                                                                                               0.152     2.682
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.in[2] (.names)                                                                                    1.718     4.400
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.out[0] (.names)                                                                                   0.152     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     4.562
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.in[0] (.names)                                                                                    1.203     5.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.out[0] (.names)                                                                                   0.150     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     5.925
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.in[1] (.names)                                                                                    1.391     7.316
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.out[0] (.names)                                                                                   0.152     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.478
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.in[3] (.names)                                                                                    1.258     8.736
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.out[0] (.names)                                                                                   0.154     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.900
$auto$maccmap.cc:240:synth$18109.X[20].in[0] (.names)                                                                                                  1.225    10.125
$auto$maccmap.cc:240:synth$18109.X[20].out[0] (.names)                                                                                                 0.154    10.279
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.679    11.958
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.580
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.580
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.580
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.580
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    12.893
$auto$ff.cc:262:slice$16393.D[0] (FDRE_ZINI)                                                                                                           1.075    13.968
data arrival time                                                                                                                                               13.968

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16393.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.968
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.086


#Path 14
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16578.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313     8.455
$techmap49832$abc$41290$auto$blifparse.cc:515:parse_blif$42154.A[5].in[4] (.names)                                                                     1.108     9.564
$techmap49832$abc$41290$auto$blifparse.cc:515:parse_blif$42154.A[5].out[0] (.names)                                                                    0.153     9.717
$abc$41290$auto$blifparse.cc:515:parse_blif$42154.fpga_mux_0.S[0] (MUXF6)                                                                              0.501    10.218
$abc$41290$auto$blifparse.cc:515:parse_blif$42154.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    10.228
VexRiscv._zz_31_[19].in[0] (.names)                                                                                                                    1.334    11.562
VexRiscv._zz_31_[19].out[0] (.names)                                                                                                                   0.150    11.712
VexRiscv.decode_RS1[19].in[2] (.names)                                                                                                                 1.174    12.886
VexRiscv.decode_RS1[19].out[0] (.names)                                                                                                                0.153    13.039
$auto$ff.cc:262:slice$16578.D[0] (FDRE_ZINI)                                                                                                           0.922    13.962
data arrival time                                                                                                                                               13.962

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16578.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.962
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.080


#Path 15
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13292.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313     8.797
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].in[2] (.names)                                                                     1.191     9.988
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].out[0] (.names)                                                                    0.150    10.138
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].in[3] (.names)                                                                     0.958    11.096
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].out[0] (.names)                                                                    0.150    11.246
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.T0.in[4] (.names)                                                                                    1.259    12.506
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.T0.out[0] (.names)                                                                                   0.150    12.656
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    12.656
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    12.666
$auto$ff.cc:262:slice$13292.D[0] (FDRE_ZINI)                                                                                                           1.281    13.947
data arrival time                                                                                                                                               13.947

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13292.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -13.947
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.064


#Path 16
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16612.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313     8.455
$techmap49832$abc$41290$auto$blifparse.cc:515:parse_blif$42154.A[5].in[4] (.names)                                                                     1.108     9.564
$techmap49832$abc$41290$auto$blifparse.cc:515:parse_blif$42154.A[5].out[0] (.names)                                                                    0.153     9.717
$abc$41290$auto$blifparse.cc:515:parse_blif$42154.fpga_mux_0.S[0] (MUXF6)                                                                              0.501    10.218
$abc$41290$auto$blifparse.cc:515:parse_blif$42154.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    10.228
VexRiscv._zz_31_[19].in[0] (.names)                                                                                                                    1.334    11.562
VexRiscv._zz_31_[19].out[0] (.names)                                                                                                                   0.150    11.712
$abc$41290$auto$blifparse.cc:515:parse_blif$42461.T0.in[1] (.names)                                                                                    1.031    12.744
$abc$41290$auto$blifparse.cc:515:parse_blif$42461.T0.out[0] (.names)                                                                                   0.150    12.894
$abc$41290$auto$blifparse.cc:515:parse_blif$42461.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    12.894
$abc$41290$auto$blifparse.cc:515:parse_blif$42461.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    12.904
$auto$ff.cc:262:slice$16612.D[0] (FDRE_ZINI)                                                                                                           0.999    13.903
data arrival time                                                                                                                                               13.903

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16612.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.903
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.021


#Path 17
Startpoint: $auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16389.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17382.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$auto$maccmap.cc:114:fulladd$18108.Y[33].in[2] (.names)                                                                                                1.353     2.530
$auto$maccmap.cc:114:fulladd$18108.Y[33].out[0] (.names)                                                                                               0.152     2.682
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.in[2] (.names)                                                                                    1.718     4.400
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.out[0] (.names)                                                                                   0.152     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     4.562
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.in[0] (.names)                                                                                    1.203     5.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.out[0] (.names)                                                                                   0.150     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     5.925
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.in[1] (.names)                                                                                    1.391     7.316
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.out[0] (.names)                                                                                   0.152     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.478
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.in[3] (.names)                                                                                    1.258     8.736
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.out[0] (.names)                                                                                   0.154     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.900
$auto$maccmap.cc:240:synth$18109.X[20].in[0] (.names)                                                                                                  1.225    10.125
$auto$maccmap.cc:240:synth$18109.X[20].out[0] (.names)                                                                                                 0.154    10.279
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.679    11.958
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    12.779
$auto$ff.cc:262:slice$16389.D[0] (FDRE_ZINI)                                                                                                           1.116    13.895
data arrival time                                                                                                                                               13.895

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16389.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.895
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.013


#Path 18
Startpoint: $auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13285.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.in[1] (.names)                                                                                    1.660     2.837
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.out[0] (.names)                                                                                   0.152     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.999
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].in[0] (.names)                                                                     1.951     4.951
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].out[0] (.names)                                                                    0.149     5.100
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.in[4] (.names)                                                                                    1.227     6.327
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.out[0] (.names)                                                                                   0.152     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.489
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].in[2] (.names)                                                                     1.233     7.722
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].out[0] (.names)                                                                    0.154     7.876
$auto$maccmap.cc:114:fulladd$19748.Y[17].in[3] (.names)                                                                                                1.208     9.084
$auto$maccmap.cc:114:fulladd$19748.Y[17].out[0] (.names)                                                                                               0.150     9.234
$auto$maccmap.cc:240:synth$19749.X[17].in[0] (.names)                                                                                                  1.211    10.445
$auto$maccmap.cc:240:synth$19749.X[17].out[0] (.names)                                                                                                 0.152    10.597
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.178    11.775
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.531
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.531
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.531
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.531
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    12.865
$auto$ff.cc:262:slice$13285.D[0] (FDRE_ZINI)                                                                                                           1.024    13.889
data arrival time                                                                                                                                               13.889

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13285.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.889
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.007


#Path 19
Startpoint: $auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17648.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17381.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].in[0] (.names)                                                                     2.005     3.145
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].out[0] (.names)                                                                    0.153     3.298
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].in[1] (.names)                                                                     1.286     4.584
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].out[0] (.names)                                                                    0.149     4.733
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].in[4] (.names)                                                                     1.313     6.046
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].out[0] (.names)                                                                    0.152     6.198
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].in[1] (.names)                                                                     1.174     7.372
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].out[0] (.names)                                                                    0.153     7.525
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.in[1] (.names)                                                                                    1.350     8.876
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.out[0] (.names)                                                                                   0.152     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.038
$auto$maccmap.cc:114:fulladd$15490.Y[18].in[1] (.names)                                                                                                1.273    10.310
$auto$maccmap.cc:114:fulladd$15490.Y[18].out[0] (.names)                                                                                               0.149    10.459
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.DI2[0] (CARRY4_VPR)                                                                   1.016    11.475
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.159
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.159
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.159
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.159
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    12.493
$auto$ff.cc:262:slice$17648.D[0] (FDRE_ZINI)                                                                                                           1.389    13.882
data arrival time                                                                                                                                               13.882

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17648.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -3.000


#Path 20
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16559.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313     8.797
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].in[2] (.names)                                                                     1.191     9.988
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].out[0] (.names)                                                                    0.150    10.138
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].in[3] (.names)                                                                     0.958    11.096
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].out[0] (.names)                                                                    0.150    11.246
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.T0.in[4] (.names)                                                                                    1.259    12.506
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.T0.out[0] (.names)                                                                                   0.150    12.656
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    12.656
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    12.666
VexRiscv.decode_RS1[0].in[2] (.names)                                                                                                                  0.931    13.597
VexRiscv.decode_RS1[0].out[0] (.names)                                                                                                                 0.153    13.750
$auto$ff.cc:262:slice$16559.D[0] (FDRE_ZINI)                                                                                                           0.109    13.859
data arrival time                                                                                                                                               13.859

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16559.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -13.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.976


#Path 21
Startpoint: $auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16395.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17382.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$auto$maccmap.cc:114:fulladd$18108.Y[33].in[2] (.names)                                                                                                1.353     2.530
$auto$maccmap.cc:114:fulladd$18108.Y[33].out[0] (.names)                                                                                               0.152     2.682
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.in[2] (.names)                                                                                    1.718     4.400
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.out[0] (.names)                                                                                   0.152     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     4.562
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.in[0] (.names)                                                                                    1.203     5.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.out[0] (.names)                                                                                   0.150     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     5.925
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.in[1] (.names)                                                                                    1.391     7.316
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.out[0] (.names)                                                                                   0.152     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.478
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.in[3] (.names)                                                                                    1.258     8.736
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.out[0] (.names)                                                                                   0.154     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.900
$auto$maccmap.cc:240:synth$18109.X[20].in[0] (.names)                                                                                                  1.225    10.125
$auto$maccmap.cc:240:synth$18109.X[20].out[0] (.names)                                                                                                 0.154    10.279
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.679    11.958
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.580
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.580
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.580
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.580
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.694
$techmap54902$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.694
$techmap54902$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.694
$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.694
$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    13.028
$auto$ff.cc:262:slice$16395.D[0] (FDRE_ZINI)                                                                                                           0.821    13.849
data arrival time                                                                                                                                               13.849

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16395.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.849
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.967


#Path 22
Startpoint: $auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13286.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.in[1] (.names)                                                                                    1.660     2.837
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.out[0] (.names)                                                                                   0.152     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.999
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].in[0] (.names)                                                                     1.951     4.951
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].out[0] (.names)                                                                    0.149     5.100
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.in[4] (.names)                                                                                    1.227     6.327
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.out[0] (.names)                                                                                   0.152     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.489
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].in[2] (.names)                                                                     1.233     7.722
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].out[0] (.names)                                                                    0.154     7.876
$auto$maccmap.cc:114:fulladd$19748.Y[17].in[3] (.names)                                                                                                1.208     9.084
$auto$maccmap.cc:114:fulladd$19748.Y[17].out[0] (.names)                                                                                               0.150     9.234
$auto$maccmap.cc:240:synth$19749.X[17].in[0] (.names)                                                                                                  1.211    10.445
$auto$maccmap.cc:240:synth$19749.X[17].out[0] (.names)                                                                                                 0.152    10.597
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.178    11.775
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.531
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.531
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.531
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.531
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    12.770
$auto$ff.cc:262:slice$13286.D[0] (FDRE_ZINI)                                                                                                           1.079    13.849
data arrival time                                                                                                                                               13.849

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13286.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -13.849
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.966


#Path 23
Startpoint: $auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17651.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17381.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].in[0] (.names)                                                                     2.005     3.145
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].out[0] (.names)                                                                    0.153     3.298
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].in[1] (.names)                                                                     1.286     4.584
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].out[0] (.names)                                                                    0.149     4.733
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].in[4] (.names)                                                                     1.313     6.046
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].out[0] (.names)                                                                    0.152     6.198
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].in[1] (.names)                                                                     1.174     7.372
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].out[0] (.names)                                                                    0.153     7.525
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.in[1] (.names)                                                                                    1.350     8.876
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.out[0] (.names)                                                                                   0.152     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.038
$auto$maccmap.cc:114:fulladd$15490.Y[18].in[1] (.names)                                                                                                1.273    10.310
$auto$maccmap.cc:114:fulladd$15490.Y[18].out[0] (.names)                                                                                               0.149    10.459
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.DI2[0] (CARRY4_VPR)                                                                   1.016    11.475
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.159
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.159
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.159
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.159
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.273
$techmap54864$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.273
$techmap54864$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.273
$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.273
$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    12.495
$auto$ff.cc:262:slice$17651.D[0] (FDRE_ZINI)                                                                                                           1.351    13.847
data arrival time                                                                                                                                               13.847

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17651.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.847
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.965


#Path 24
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16614.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334     8.590
$techmap49883$abc$41290$auto$blifparse.cc:515:parse_blif$42162.A[5].in[4] (.names)                                                                     0.831     9.421
$techmap49883$abc$41290$auto$blifparse.cc:515:parse_blif$42162.A[5].out[0] (.names)                                                                    0.149     9.570
$abc$41290$auto$blifparse.cc:515:parse_blif$42162.fpga_mux_0.S[0] (MUXF6)                                                                              0.786    10.356
$abc$41290$auto$blifparse.cc:515:parse_blif$42162.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    10.366
VexRiscv._zz_31_[21].in[0] (.names)                                                                                                                    1.181    11.547
VexRiscv._zz_31_[21].out[0] (.names)                                                                                                                   0.120    11.667
$abc$41290$auto$blifparse.cc:515:parse_blif$42467.T0.in[1] (.names)                                                                                    1.210    12.877
$abc$41290$auto$blifparse.cc:515:parse_blif$42467.T0.out[0] (.names)                                                                                   0.152    13.029
$abc$41290$auto$blifparse.cc:515:parse_blif$42467.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    13.029
$abc$41290$auto$blifparse.cc:515:parse_blif$42467.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.039
$auto$ff.cc:262:slice$16614.D[0] (FDRE_ZINI)                                                                                                           0.790    13.829
data arrival time                                                                                                                                               13.829

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16614.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.829
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.947


#Path 25
Startpoint: $auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17649.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17381.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].in[0] (.names)                                                                     2.005     3.145
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].out[0] (.names)                                                                    0.153     3.298
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].in[1] (.names)                                                                     1.286     4.584
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].out[0] (.names)                                                                    0.149     4.733
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].in[4] (.names)                                                                     1.313     6.046
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].out[0] (.names)                                                                    0.152     6.198
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].in[1] (.names)                                                                     1.174     7.372
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].out[0] (.names)                                                                    0.153     7.525
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.in[1] (.names)                                                                                    1.350     8.876
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.out[0] (.names)                                                                                   0.152     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.038
$auto$maccmap.cc:114:fulladd$15490.Y[18].in[1] (.names)                                                                                                1.273    10.310
$auto$maccmap.cc:114:fulladd$15490.Y[18].out[0] (.names)                                                                                               0.149    10.459
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.DI2[0] (CARRY4_VPR)                                                                   1.016    11.475
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.159
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.159
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.159
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.159
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    12.398
$auto$ff.cc:262:slice$17649.D[0] (FDRE_ZINI)                                                                                                           1.420    13.819
data arrival time                                                                                                                                               13.819

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17649.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.819
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.937


#Path 26
Startpoint: $auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13275.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                      0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                  0.000     0.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                              0.837     0.837
$auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI) [clock-to-output]                                            0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.in[1] (.names)                                       1.660     2.837
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.out[0] (.names)                                      0.152     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.I0[0] (MUXF6)                                0.000     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.O[0] (MUXF6)                                 0.010     2.999
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].in[0] (.names)                        1.951     4.951
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].out[0] (.names)                       0.149     5.100
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.in[4] (.names)                                       1.227     6.327
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.out[0] (.names)                                      0.152     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.I0[0] (MUXF6)                                0.000     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.O[0] (MUXF6)                                 0.010     6.489
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].in[2] (.names)                        1.233     7.722
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].out[0] (.names)                       0.154     7.876
$auto$maccmap.cc:114:fulladd$19748.Y[17].in[3] (.names)                                                   1.208     9.084
$auto$maccmap.cc:114:fulladd$19748.Y[17].out[0] (.names)                                                  0.150     9.234
$auto$maccmap.cc:240:synth$19749.X[17].in[0] (.names)                                                     1.211    10.445
$auto$maccmap.cc:240:synth$19749.X[17].out[0] (.names)                                                    0.152    10.597
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                       1.178    11.775
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                       0.618    12.393
$auto$ff.cc:262:slice$13275.D[0] (FDRE_ZINI)                                                              1.401    13.794
data arrival time                                                                                                  13.794

clock sys_clk (rise edge)                                                                                10.000    10.000
clock source latency                                                                                      0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                  0.000    10.000
$auto$ff.cc:262:slice$13275.C[0] (FDRE_ZINI)                                                              0.837    10.837
clock uncertainty                                                                                         0.000    10.837
cell setup time                                                                                           0.045    10.882
data required time                                                                                                 10.882
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 10.882
data arrival time                                                                                                 -13.794
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -2.912


#Path 27
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13317.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334     8.704
$techmap49918$abc$41290$auto$blifparse.cc:515:parse_blif$42178.A[5].in[4] (.names)                                                                     1.537    10.242
$techmap49918$abc$41290$auto$blifparse.cc:515:parse_blif$42178.A[5].out[0] (.names)                                                                    0.154    10.396
$abc$41290$auto$blifparse.cc:515:parse_blif$42178.fpga_mux_0.S[0] (MUXF6)                                                                              0.501    10.897
$abc$41290$auto$blifparse.cc:515:parse_blif$42178.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    10.907
VexRiscv._zz_31_[25].in[0] (.names)                                                                                                                    0.896    11.803
VexRiscv._zz_31_[25].out[0] (.names)                                                                                                                   0.149    11.952
$auto$ff.cc:262:slice$13317.D[0] (FDRE_ZINI)                                                                                                           1.826    13.779
data arrival time                                                                                                                                               13.779

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13317.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.897


#Path 28
Startpoint: $auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13281.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.in[1] (.names)                                                                                    1.660     2.837
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.out[0] (.names)                                                                                   0.152     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.999
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].in[0] (.names)                                                                     1.951     4.951
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].out[0] (.names)                                                                    0.149     5.100
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.in[4] (.names)                                                                                    1.227     6.327
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.out[0] (.names)                                                                                   0.152     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.489
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].in[2] (.names)                                                                     1.233     7.722
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].out[0] (.names)                                                                    0.154     7.876
$auto$maccmap.cc:114:fulladd$19748.Y[17].in[3] (.names)                                                                                                1.208     9.084
$auto$maccmap.cc:114:fulladd$19748.Y[17].out[0] (.names)                                                                                               0.150     9.234
$auto$maccmap.cc:240:synth$19749.X[17].in[0] (.names)                                                                                                  1.211    10.445
$auto$maccmap.cc:240:synth$19749.X[17].out[0] (.names)                                                                                                 0.152    10.597
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.178    11.775
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    12.751
$auto$ff.cc:262:slice$13281.D[0] (FDRE_ZINI)                                                                                                           1.024    13.775
data arrival time                                                                                                                                               13.775

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13281.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.775
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.893


#Path 29
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$12851.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[5].in[1] (.names)                                                                                                                1.107     3.402
VexRiscv.execute_SRC1[5].out[0] (.names)                                                                                                               0.153     3.555
$techmap50228$abc$41290$auto$blifparse.cc:515:parse_blif$41785.A[0].in[1] (.names)                                                                     1.527     5.081
$techmap50228$abc$41290$auto$blifparse.cc:515:parse_blif$41785.A[0].out[0] (.names)                                                                    0.154     5.235
$auto$maccmap.cc:240:synth$18113.X[5].in[1] (.names)                                                                                                   0.630     5.865
$auto$maccmap.cc:240:synth$18113.X[5].out[0] (.names)                                                                                                  0.119     5.984
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    0.963     6.947
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.475
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     7.475
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     7.475
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     7.475
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334     7.809
$techmap49481$abc$41290$auto$blifparse.cc:515:parse_blif$42067.A[0].in[2] (.names)                                                                     0.974     8.783
$techmap49481$abc$41290$auto$blifparse.cc:515:parse_blif$42067.A[0].out[0] (.names)                                                                    0.119     8.902
$abc$41290$auto$blifparse.cc:515:parse_blif$41675.T0.in[3] (.names)                                                                                    1.260    10.162
$abc$41290$auto$blifparse.cc:515:parse_blif$41675.T0.out[0] (.names)                                                                                   0.150    10.312
$abc$41290$auto$blifparse.cc:515:parse_blif$41675.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    10.312
$abc$41290$auto$blifparse.cc:515:parse_blif$41675.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    10.322
$techmap50141$abc$41290$auto$blifparse.cc:515:parse_blif$41650.A[4].in[0] (.names)                                                                     1.303    11.625
$techmap50141$abc$41290$auto$blifparse.cc:515:parse_blif$41650.A[4].out[0] (.names)                                                                    0.152    11.777
$abc$41290$auto$blifparse.cc:515:parse_blif$41650.T0.in[0] (.names)                                                                                    0.890    12.667
$abc$41290$auto$blifparse.cc:515:parse_blif$41650.T0.out[0] (.names)                                                                                   0.152    12.819
$abc$41290$auto$blifparse.cc:515:parse_blif$41650.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    12.819
$abc$41290$auto$blifparse.cc:515:parse_blif$41650.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    12.829
$auto$ff.cc:262:slice$12851.D[0] (FDRE_ZINI)                                                                                                           0.931    13.760
data arrival time                                                                                                                                               13.760

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$12851.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.760
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.878


#Path 30
Startpoint: $auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16390.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17382.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$auto$maccmap.cc:114:fulladd$18108.Y[33].in[2] (.names)                                                                                                1.353     2.530
$auto$maccmap.cc:114:fulladd$18108.Y[33].out[0] (.names)                                                                                               0.152     2.682
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.in[2] (.names)                                                                                    1.718     4.400
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.out[0] (.names)                                                                                   0.152     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     4.562
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.in[0] (.names)                                                                                    1.203     5.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.out[0] (.names)                                                                                   0.150     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     5.925
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.in[1] (.names)                                                                                    1.391     7.316
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.out[0] (.names)                                                                                   0.152     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.478
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.in[3] (.names)                                                                                    1.258     8.736
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.out[0] (.names)                                                                                   0.154     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.900
$auto$maccmap.cc:240:synth$18109.X[20].in[0] (.names)                                                                                                  1.225    10.125
$auto$maccmap.cc:240:synth$18109.X[20].out[0] (.names)                                                                                                 0.154    10.279
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.679    11.958
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.580
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.580
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.580
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.580
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    12.802
$auto$ff.cc:262:slice$16390.D[0] (FDRE_ZINI)                                                                                                           0.924    13.726
data arrival time                                                                                                                                               13.726

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16390.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.726
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.844


#Path 31
Startpoint: $auto$ff.cc:262:slice$16564.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16385.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16564.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16564.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.T0.in[2] (.names)                                                                                    2.110     3.250
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.T0.out[0] (.names)                                                                                   0.152     3.402
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     3.402
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     3.412
$techmap53615$abc$41290$auto$blifparse.cc:515:parse_blif$45527.A[2].in[2] (.names)                                                                     1.477     4.889
$techmap53615$abc$41290$auto$blifparse.cc:515:parse_blif$45527.A[2].out[0] (.names)                                                                    0.120     5.009
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.T0.in[4] (.names)                                                                                    1.066     6.074
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.T0.out[0] (.names)                                                                                   0.152     6.226
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.226
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.236
$techmap53678$abc$41290$auto$blifparse.cc:515:parse_blif$45576.A[1].in[2] (.names)                                                                     1.053     7.289
$techmap53678$abc$41290$auto$blifparse.cc:515:parse_blif$45576.A[1].out[0] (.names)                                                                    0.149     7.438
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.T0.in[4] (.names)                                                                                    1.175     8.613
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.T0.out[0] (.names)                                                                                   0.152     8.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.775
$auto$maccmap.cc:240:synth$18109.X[18].in[2] (.names)                                                                                                  1.310    10.085
$auto$maccmap.cc:240:synth$18109.X[18].out[0] (.names)                                                                                                 0.152    10.237
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    1.672    11.909
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    12.285
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.285
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.285
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.285
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    12.598
$auto$ff.cc:262:slice$16385.D[0] (FDRE_ZINI)                                                                                                           1.114    13.711
data arrival time                                                                                                                                               13.711

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16385.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.711
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.829


#Path 32
Startpoint: $auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13277.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.in[1] (.names)                                                                                    1.660     2.837
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.out[0] (.names)                                                                                   0.152     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.999
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].in[0] (.names)                                                                     1.951     4.951
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].out[0] (.names)                                                                    0.149     5.100
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.in[4] (.names)                                                                                    1.227     6.327
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.out[0] (.names)                                                                                   0.152     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.489
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].in[2] (.names)                                                                     1.233     7.722
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].out[0] (.names)                                                                    0.154     7.876
$auto$maccmap.cc:114:fulladd$19748.Y[17].in[3] (.names)                                                                                                1.208     9.084
$auto$maccmap.cc:114:fulladd$19748.Y[17].out[0] (.names)                                                                                               0.150     9.234
$auto$maccmap.cc:240:synth$19749.X[17].in[0] (.names)                                                                                                  1.211    10.445
$auto$maccmap.cc:240:synth$19749.X[17].out[0] (.names)                                                                                                 0.152    10.597
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.178    11.775
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    12.637
$auto$ff.cc:262:slice$13277.D[0] (FDRE_ZINI)                                                                                                           1.024    13.661
data arrival time                                                                                                                                               13.661

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13277.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.661
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.779


#Path 33
Startpoint: $auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13147.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16598.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.in[1] (.names)                                                                                    1.435     2.612
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.out[0] (.names)                                                                                   0.152     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.774
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].in[2] (.names)                                                                     1.838     4.612
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].out[0] (.names)                                                                    0.149     4.761
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].in[0] (.names)                                                                     1.029     5.790
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].out[0] (.names)                                                                    0.150     5.940
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].in[4] (.names)                                                                     0.778     6.718
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].out[0] (.names)                                                                    0.153     6.871
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].in[1] (.names)                                                                     1.017     7.888
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].out[0] (.names)                                                                    0.149     8.037
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.in[4] (.names)                                                                                    1.196     9.233
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.out[0] (.names)                                                                                   0.150     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.393
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.688    11.081
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.703
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.703
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.703
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.703
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    12.016
$auto$ff.cc:262:slice$13147.D[0] (FDRE_ZINI)                                                                                                           1.635    13.651
data arrival time                                                                                                                                               13.651

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13147.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.651
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.769


#Path 34
Startpoint: $auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13149.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16598.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.in[1] (.names)                                                                                    1.435     2.612
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.out[0] (.names)                                                                                   0.152     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.774
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].in[2] (.names)                                                                     1.838     4.612
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].out[0] (.names)                                                                    0.149     4.761
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].in[0] (.names)                                                                     1.029     5.790
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].out[0] (.names)                                                                    0.150     5.940
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].in[4] (.names)                                                                     0.778     6.718
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].out[0] (.names)                                                                    0.153     6.871
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].in[1] (.names)                                                                     1.017     7.888
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].out[0] (.names)                                                                    0.149     8.037
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.in[4] (.names)                                                                                    1.196     9.233
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.out[0] (.names)                                                                                   0.150     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.393
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.688    11.081
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.703
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.703
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.703
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.703
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.817
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.817
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.817
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.817
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    12.151
$auto$ff.cc:262:slice$13149.D[0] (FDRE_ZINI)                                                                                                           1.490    13.641
data arrival time                                                                                                                                               13.641

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13149.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.641
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.759


#Path 35
Startpoint: $auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13148.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16598.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.in[1] (.names)                                                                                    1.435     2.612
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.out[0] (.names)                                                                                   0.152     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.774
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].in[2] (.names)                                                                     1.838     4.612
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].out[0] (.names)                                                                    0.149     4.761
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].in[0] (.names)                                                                     1.029     5.790
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].out[0] (.names)                                                                    0.150     5.940
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].in[4] (.names)                                                                     0.778     6.718
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].out[0] (.names)                                                                    0.153     6.871
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].in[1] (.names)                                                                     1.017     7.888
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].out[0] (.names)                                                                    0.149     8.037
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.in[4] (.names)                                                                                    1.196     9.233
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.out[0] (.names)                                                                                   0.150     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.393
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.688    11.081
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.703
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.703
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.703
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.703
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.817
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.817
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.817
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.817
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    12.039
$auto$ff.cc:262:slice$13148.D[0] (FDRE_ZINI)                                                                                                           1.601    13.640
data arrival time                                                                                                                                               13.640

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13148.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -13.640
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.757


#Path 36
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.ADDRARDADDR[9] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42616.T0.in[0] (.names)                                             1.190    10.312
$abc$41290$auto$blifparse.cc:515:parse_blif$42616.T0.out[0] (.names)                                            0.153    10.465
$abc$41290$auto$blifparse.cc:515:parse_blif$42616.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.465
$abc$41290$auto$blifparse.cc:515:parse_blif$42616.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.475
$abc$41290$auto$blifparse.cc:515:parse_blif$42614.T0.in[1] (.names)                                             1.058    11.533
$abc$41290$auto$blifparse.cc:515:parse_blif$42614.T0.out[0] (.names)                                            0.152    11.685
$abc$41290$auto$blifparse.cc:515:parse_blif$42614.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.685
$abc$41290$auto$blifparse.cc:515:parse_blif$42614.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.695
VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.ADDRARDADDR[9] (RAMB18E1_VPR)                                 1.360    13.055
data arrival time                                                                                                        13.055

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.CLKARDCLK[0] (RAMB18E1_VPR)                                   0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -13.055
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.742


#Path 37
Startpoint: $auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16386.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17382.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$auto$maccmap.cc:114:fulladd$18108.Y[33].in[2] (.names)                                                                                                1.353     2.530
$auto$maccmap.cc:114:fulladd$18108.Y[33].out[0] (.names)                                                                                               0.152     2.682
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.in[2] (.names)                                                                                    1.718     4.400
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.out[0] (.names)                                                                                   0.152     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     4.562
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.in[0] (.names)                                                                                    1.203     5.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.out[0] (.names)                                                                                   0.150     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     5.925
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.in[1] (.names)                                                                                    1.391     7.316
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.out[0] (.names)                                                                                   0.152     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.478
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.in[3] (.names)                                                                                    1.258     8.736
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.out[0] (.names)                                                                                   0.154     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.900
$auto$maccmap.cc:240:synth$18109.X[20].in[0] (.names)                                                                                                  1.225    10.125
$auto$maccmap.cc:240:synth$18109.X[20].out[0] (.names)                                                                                                 0.154    10.279
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.679    11.958
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    12.688
$auto$ff.cc:262:slice$16386.D[0] (FDRE_ZINI)                                                                                                           0.924    13.612
data arrival time                                                                                                                                               13.612

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16386.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.612
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.730


#Path 38
Startpoint: $auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13280.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.in[1] (.names)                                                                                    1.660     2.837
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.out[0] (.names)                                                                                   0.152     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.999
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].in[0] (.names)                                                                     1.951     4.951
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].out[0] (.names)                                                                    0.149     5.100
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.in[4] (.names)                                                                                    1.227     6.327
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.out[0] (.names)                                                                                   0.152     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.489
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].in[2] (.names)                                                                     1.233     7.722
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].out[0] (.names)                                                                    0.154     7.876
$auto$maccmap.cc:114:fulladd$19748.Y[17].in[3] (.names)                                                                                                1.208     9.084
$auto$maccmap.cc:114:fulladd$19748.Y[17].out[0] (.names)                                                                                               0.150     9.234
$auto$maccmap.cc:240:synth$19749.X[17].in[0] (.names)                                                                                                  1.211    10.445
$auto$maccmap.cc:240:synth$19749.X[17].out[0] (.names)                                                                                                 0.152    10.597
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.178    11.775
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    12.639
$auto$ff.cc:262:slice$13280.D[0] (FDRE_ZINI)                                                                                                           0.957    13.596
data arrival time                                                                                                                                               13.596

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13280.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.596
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.714


#Path 39
Startpoint: $auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13145.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16598.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.in[1] (.names)                                                                                    1.435     2.612
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.out[0] (.names)                                                                                   0.152     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.774
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].in[2] (.names)                                                                     1.838     4.612
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].out[0] (.names)                                                                    0.149     4.761
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].in[0] (.names)                                                                     1.029     5.790
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].out[0] (.names)                                                                    0.150     5.940
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].in[4] (.names)                                                                     0.778     6.718
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].out[0] (.names)                                                                    0.153     6.871
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].in[1] (.names)                                                                     1.017     7.888
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].out[0] (.names)                                                                    0.149     8.037
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.in[4] (.names)                                                                                    1.196     9.233
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.out[0] (.names)                                                                                   0.150     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.393
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.688    11.081
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.703
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.703
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.703
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.703
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    12.037
$auto$ff.cc:262:slice$13145.D[0] (FDRE_ZINI)                                                                                                           1.553    13.590
data arrival time                                                                                                                                               13.590

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13145.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.590
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.708


#Path 40
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17569.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42672.T0.in[0] (.names)                                             1.340    10.462
$abc$41290$auto$blifparse.cc:515:parse_blif$42672.T0.out[0] (.names)                                            0.152    10.614
$abc$41290$auto$blifparse.cc:515:parse_blif$42672.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.614
$abc$41290$auto$blifparse.cc:515:parse_blif$42672.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.624
$abc$41290$auto$blifparse.cc:515:parse_blif$42670.T0.in[1] (.names)                                             1.340    11.964
$abc$41290$auto$blifparse.cc:515:parse_blif$42670.T0.out[0] (.names)                                            0.150    12.114
$abc$41290$auto$blifparse.cc:515:parse_blif$42670.fpga_mux_0.I0[0] (MUXF6)                                      0.000    12.114
$abc$41290$auto$blifparse.cc:515:parse_blif$42670.fpga_mux_0.O[0] (MUXF6)                                       0.010    12.124
$auto$ff.cc:262:slice$17569.D[0] (FDRE_ZINI)                                                                    1.464    13.587
data arrival time                                                                                                        13.587

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
$auto$ff.cc:262:slice$17569.C[0] (FDRE_ZINI)                                                                    0.837    10.837
clock uncertainty                                                                                               0.000    10.837
cell setup time                                                                                                 0.046    10.883
data required time                                                                                                       10.883
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.883
data arrival time                                                                                                       -13.587
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.704


#Path 41
Startpoint: $auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13278.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.in[1] (.names)                                                                                    1.660     2.837
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.out[0] (.names)                                                                                   0.152     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.999
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].in[0] (.names)                                                                     1.951     4.951
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].out[0] (.names)                                                                    0.149     5.100
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.in[4] (.names)                                                                                    1.227     6.327
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.out[0] (.names)                                                                                   0.152     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.489
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].in[2] (.names)                                                                     1.233     7.722
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].out[0] (.names)                                                                    0.154     7.876
$auto$maccmap.cc:114:fulladd$19748.Y[17].in[3] (.names)                                                                                                1.208     9.084
$auto$maccmap.cc:114:fulladd$19748.Y[17].out[0] (.names)                                                                                               0.150     9.234
$auto$maccmap.cc:240:synth$19749.X[17].in[0] (.names)                                                                                                  1.211    10.445
$auto$maccmap.cc:240:synth$19749.X[17].out[0] (.names)                                                                                                 0.152    10.597
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.178    11.775
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    12.542
$auto$ff.cc:262:slice$13278.D[0] (FDRE_ZINI)                                                                                                           1.031    13.573
data arrival time                                                                                                                                               13.573

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13278.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.573
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.691


#Path 42
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[12] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42616.T0.in[0] (.names)                                             1.190    10.312
$abc$41290$auto$blifparse.cc:515:parse_blif$42616.T0.out[0] (.names)                                            0.153    10.465
$abc$41290$auto$blifparse.cc:515:parse_blif$42616.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.465
$abc$41290$auto$blifparse.cc:515:parse_blif$42616.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.475
$abc$41290$auto$blifparse.cc:515:parse_blif$42614.T0.in[1] (.names)                                             1.058    11.533
$abc$41290$auto$blifparse.cc:515:parse_blif$42614.T0.out[0] (.names)                                            0.152    11.685
$abc$41290$auto$blifparse.cc:515:parse_blif$42614.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.685
$abc$41290$auto$blifparse.cc:515:parse_blif$42614.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.695
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[12] (RAMB36E1_PRIM)                             1.305    13.000
data arrival time                                                                                                        13.000

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -13.000
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.687


#Path 43
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.ADDRARDADDR[10] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42620.T0.in[0] (.names)                                             1.145    10.267
$abc$41290$auto$blifparse.cc:515:parse_blif$42620.T0.out[0] (.names)                                            0.153    10.420
$abc$41290$auto$blifparse.cc:515:parse_blif$42620.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.420
$abc$41290$auto$blifparse.cc:515:parse_blif$42620.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.430
$abc$41290$auto$blifparse.cc:515:parse_blif$42618.T0.in[1] (.names)                                             1.058    11.489
$abc$41290$auto$blifparse.cc:515:parse_blif$42618.T0.out[0] (.names)                                            0.152    11.641
$abc$41290$auto$blifparse.cc:515:parse_blif$42618.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.641
$abc$41290$auto$blifparse.cc:515:parse_blif$42618.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.651
VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.ADDRARDADDR[10] (RAMB18E1_VPR)                                1.339    12.990
data arrival time                                                                                                        12.990

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.CLKARDCLK[0] (RAMB18E1_VPR)                                   0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -12.990
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.677


#Path 44
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[13] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42620.T0.in[0] (.names)                                             1.145    10.267
$abc$41290$auto$blifparse.cc:515:parse_blif$42620.T0.out[0] (.names)                                            0.153    10.420
$abc$41290$auto$blifparse.cc:515:parse_blif$42620.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.420
$abc$41290$auto$blifparse.cc:515:parse_blif$42620.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.430
$abc$41290$auto$blifparse.cc:515:parse_blif$42618.T0.in[1] (.names)                                             1.058    11.489
$abc$41290$auto$blifparse.cc:515:parse_blif$42618.T0.out[0] (.names)                                            0.152    11.641
$abc$41290$auto$blifparse.cc:515:parse_blif$42618.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.641
$abc$41290$auto$blifparse.cc:515:parse_blif$42618.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.651
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[13] (RAMB36E1_PRIM)                             1.335    12.985
data arrival time                                                                                                        12.985

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -12.985
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.672


#Path 45
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[7] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42596.T0.in[0] (.names)                                             1.200    10.322
$abc$41290$auto$blifparse.cc:515:parse_blif$42596.T0.out[0] (.names)                                            0.153    10.475
$abc$41290$auto$blifparse.cc:515:parse_blif$42596.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.475
$abc$41290$auto$blifparse.cc:515:parse_blif$42596.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.485
$abc$41290$auto$blifparse.cc:515:parse_blif$42594.T0.in[1] (.names)                                             1.053    11.539
$abc$41290$auto$blifparse.cc:515:parse_blif$42594.T0.out[0] (.names)                                            0.152    11.691
$abc$41290$auto$blifparse.cc:515:parse_blif$42594.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.691
$abc$41290$auto$blifparse.cc:515:parse_blif$42594.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.701
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[7] (RAMB36E1_PRIM)                              1.271    12.972
data arrival time                                                                                                        12.972

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -12.972
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.659


#Path 46
Startpoint: $auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13144.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16598.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.in[1] (.names)                                                                                    1.435     2.612
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.out[0] (.names)                                                                                   0.152     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.774
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].in[2] (.names)                                                                     1.838     4.612
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].out[0] (.names)                                                                    0.149     4.761
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].in[0] (.names)                                                                     1.029     5.790
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].out[0] (.names)                                                                    0.150     5.940
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].in[4] (.names)                                                                     0.778     6.718
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].out[0] (.names)                                                                    0.153     6.871
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].in[1] (.names)                                                                     1.017     7.888
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].out[0] (.names)                                                                    0.149     8.037
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.in[4] (.names)                                                                                    1.196     9.233
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.out[0] (.names)                                                                                   0.150     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.393
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.688    11.081
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.703
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.703
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.703
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.703
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    11.925
$auto$ff.cc:262:slice$13144.D[0] (FDRE_ZINI)                                                                                                           1.611    13.536
data arrival time                                                                                                                                               13.536

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13144.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -13.536
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.653


#Path 47
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[12] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42616.T0.in[0] (.names)                                             1.190    10.312
$abc$41290$auto$blifparse.cc:515:parse_blif$42616.T0.out[0] (.names)                                            0.153    10.465
$abc$41290$auto$blifparse.cc:515:parse_blif$42616.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.465
$abc$41290$auto$blifparse.cc:515:parse_blif$42616.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.475
$abc$41290$auto$blifparse.cc:515:parse_blif$42614.T0.in[1] (.names)                                             1.058    11.533
$abc$41290$auto$blifparse.cc:515:parse_blif$42614.T0.out[0] (.names)                                            0.152    11.685
$abc$41290$auto$blifparse.cc:515:parse_blif$42614.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.685
$abc$41290$auto$blifparse.cc:515:parse_blif$42614.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.695
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[12] (RAMB36E1_PRIM)                             1.308    13.003
data arrival time                                                                                                        13.003

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.515    10.364
data required time                                                                                                       10.364
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.364
data arrival time                                                                                                       -13.003
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.639


#Path 48
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.ADDRARDADDR[6] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.T0.in[0] (.names)                                             1.116    10.238
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.T0.out[0] (.names)                                            0.153    10.391
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.391
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.401
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.T0.in[1] (.names)                                             1.058    11.460
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.T0.out[0] (.names)                                            0.152    11.612
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.612
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.622
VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.ADDRARDADDR[6] (RAMB18E1_VPR)                                 1.304    12.925
data arrival time                                                                                                        12.925

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.CLKARDCLK[0] (RAMB18E1_VPR)                                   0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -12.925
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.612


#Path 49
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[7] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42596.T0.in[0] (.names)                                             1.200    10.322
$abc$41290$auto$blifparse.cc:515:parse_blif$42596.T0.out[0] (.names)                                            0.153    10.475
$abc$41290$auto$blifparse.cc:515:parse_blif$42596.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.475
$abc$41290$auto$blifparse.cc:515:parse_blif$42596.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.485
$abc$41290$auto$blifparse.cc:515:parse_blif$42594.T0.in[1] (.names)                                             1.053    11.539
$abc$41290$auto$blifparse.cc:515:parse_blif$42594.T0.out[0] (.names)                                            0.152    11.691
$abc$41290$auto$blifparse.cc:515:parse_blif$42594.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.691
$abc$41290$auto$blifparse.cc:515:parse_blif$42594.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.701
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[7] (RAMB36E1_PRIM)                              1.273    12.973
data arrival time                                                                                                        12.973

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.515    10.364
data required time                                                                                                       10.364
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.364
data arrival time                                                                                                       -12.973
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.609


#Path 50
Startpoint: $auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13276.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.in[1] (.names)                                                                                    1.660     2.837
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.out[0] (.names)                                                                                   0.152     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.999
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].in[0] (.names)                                                                     1.951     4.951
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].out[0] (.names)                                                                    0.149     5.100
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.in[4] (.names)                                                                                    1.227     6.327
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.out[0] (.names)                                                                                   0.152     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.489
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].in[2] (.names)                                                                     1.233     7.722
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].out[0] (.names)                                                                    0.154     7.876
$auto$maccmap.cc:114:fulladd$19748.Y[17].in[3] (.names)                                                                                                1.208     9.084
$auto$maccmap.cc:114:fulladd$19748.Y[17].out[0] (.names)                                                                                               0.150     9.234
$auto$maccmap.cc:240:synth$19749.X[17].in[0] (.names)                                                                                                  1.211    10.445
$auto$maccmap.cc:240:synth$19749.X[17].out[0] (.names)                                                                                                 0.152    10.597
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.178    11.775
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    12.525
$auto$ff.cc:262:slice$13276.D[0] (FDRE_ZINI)                                                                                                           0.957    13.482
data arrival time                                                                                                                                               13.482

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13276.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.482
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.600


#Path 51
Startpoint: $auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16392.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17382.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$auto$maccmap.cc:114:fulladd$18108.Y[33].in[2] (.names)                                                                                                1.353     2.530
$auto$maccmap.cc:114:fulladd$18108.Y[33].out[0] (.names)                                                                                               0.152     2.682
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.in[2] (.names)                                                                                    1.718     4.400
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.out[0] (.names)                                                                                   0.152     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     4.562
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.in[0] (.names)                                                                                    1.203     5.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.out[0] (.names)                                                                                   0.150     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     5.925
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.in[1] (.names)                                                                                    1.391     7.316
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.out[0] (.names)                                                                                   0.152     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.478
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.in[3] (.names)                                                                                    1.258     8.736
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.out[0] (.names)                                                                                   0.154     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.900
$auto$maccmap.cc:240:synth$18109.X[20].in[0] (.names)                                                                                                  1.225    10.125
$auto$maccmap.cc:240:synth$18109.X[20].out[0] (.names)                                                                                                 0.154    10.279
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.679    11.958
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.580
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.580
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.580
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.580
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    12.819
$auto$ff.cc:262:slice$16392.D[0] (FDRE_ZINI)                                                                                                           0.662    13.481
data arrival time                                                                                                                                               13.481

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16392.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.481
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.599


#Path 52
Startpoint: $auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13141.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16598.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.in[1] (.names)                                                                                    1.435     2.612
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.out[0] (.names)                                                                                   0.152     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.774
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].in[2] (.names)                                                                     1.838     4.612
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].out[0] (.names)                                                                    0.149     4.761
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].in[0] (.names)                                                                     1.029     5.790
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].out[0] (.names)                                                                    0.150     5.940
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].in[4] (.names)                                                                     0.778     6.718
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].out[0] (.names)                                                                    0.153     6.871
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].in[1] (.names)                                                                     1.017     7.888
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].out[0] (.names)                                                                    0.149     8.037
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.in[4] (.names)                                                                                    1.196     9.233
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.out[0] (.names)                                                                                   0.150     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.393
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.688    11.081
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    11.923
$auto$ff.cc:262:slice$13141.D[0] (FDRE_ZINI)                                                                                                           1.534    13.457
data arrival time                                                                                                                                               13.457

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13141.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.457
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.575


#Path 53
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.ADDRARDADDR[5] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42600.T0.in[0] (.names)                                             1.096    10.219
$abc$41290$auto$blifparse.cc:515:parse_blif$42600.T0.out[0] (.names)                                            0.153    10.372
$abc$41290$auto$blifparse.cc:515:parse_blif$42600.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.372
$abc$41290$auto$blifparse.cc:515:parse_blif$42600.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.382
$abc$41290$auto$blifparse.cc:515:parse_blif$42598.T0.in[1] (.names)                                             1.053    11.435
$abc$41290$auto$blifparse.cc:515:parse_blif$42598.T0.out[0] (.names)                                            0.152    11.587
$abc$41290$auto$blifparse.cc:515:parse_blif$42598.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.587
$abc$41290$auto$blifparse.cc:515:parse_blif$42598.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.597
VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.ADDRARDADDR[5] (RAMB18E1_VPR)                                 1.268    12.865
data arrival time                                                                                                        12.865

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.CLKARDCLK[0] (RAMB18E1_VPR)                                   0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -12.865
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.552


#Path 54
Startpoint: $auto$ff.cc:262:slice$16564.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16382.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16564.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16564.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.T0.in[2] (.names)                                                                                    2.110     3.250
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.T0.out[0] (.names)                                                                                   0.152     3.402
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     3.402
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     3.412
$techmap53615$abc$41290$auto$blifparse.cc:515:parse_blif$45527.A[2].in[2] (.names)                                                                     1.477     4.889
$techmap53615$abc$41290$auto$blifparse.cc:515:parse_blif$45527.A[2].out[0] (.names)                                                                    0.120     5.009
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.T0.in[4] (.names)                                                                                    1.066     6.074
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.T0.out[0] (.names)                                                                                   0.152     6.226
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.226
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.236
$techmap53678$abc$41290$auto$blifparse.cc:515:parse_blif$45576.A[1].in[2] (.names)                                                                     1.053     7.289
$techmap53678$abc$41290$auto$blifparse.cc:515:parse_blif$45576.A[1].out[0] (.names)                                                                    0.149     7.438
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.T0.in[4] (.names)                                                                                    1.175     8.613
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.T0.out[0] (.names)                                                                                   0.152     8.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.775
$auto$maccmap.cc:240:synth$18109.X[18].in[2] (.names)                                                                                                  1.310    10.085
$auto$maccmap.cc:240:synth$18109.X[18].out[0] (.names)                                                                                                 0.152    10.237
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    1.672    11.909
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    12.285
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.285
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.285
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.285
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    12.507
$auto$ff.cc:262:slice$16382.D[0] (FDRE_ZINI)                                                                                                           0.924    13.431
data arrival time                                                                                                                                               13.431

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16382.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.431
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.549


#Path 55
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[5] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42586.T0.in[0] (.names)                                             1.339    10.461
$abc$41290$auto$blifparse.cc:515:parse_blif$42586.T0.out[0] (.names)                                            0.154    10.615
$abc$41290$auto$blifparse.cc:515:parse_blif$42586.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.615
$abc$41290$auto$blifparse.cc:515:parse_blif$42586.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.625
$abc$41290$auto$blifparse.cc:515:parse_blif$42581.T0.in[1] (.names)                                             1.014    11.640
$abc$41290$auto$blifparse.cc:515:parse_blif$42581.T0.out[0] (.names)                                            0.152    11.792
$abc$41290$auto$blifparse.cc:515:parse_blif$42581.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.792
$abc$41290$auto$blifparse.cc:515:parse_blif$42581.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.802
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[5] (RAMB36E1_PRIM)                              1.054    12.855
data arrival time                                                                                                        12.855

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -12.855
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.542


#Path 56
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16616.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313     8.569
$techmap49655$abc$41290$auto$blifparse.cc:515:parse_blif$42169.A[1].in[4] (.names)                                                                     1.665    10.234
$techmap49655$abc$41290$auto$blifparse.cc:515:parse_blif$42169.A[1].out[0] (.names)                                                                    0.149    10.383
VexRiscv._zz_31_[23].in[1] (.names)                                                                                                                    0.642    11.025
VexRiscv._zz_31_[23].out[0] (.names)                                                                                                                   0.150    11.175
$abc$41290$auto$blifparse.cc:515:parse_blif$42473.T0.in[1] (.names)                                                                                    1.107    12.282
$abc$41290$auto$blifparse.cc:515:parse_blif$42473.T0.out[0] (.names)                                                                                   0.152    12.434
$abc$41290$auto$blifparse.cc:515:parse_blif$42473.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    12.434
$abc$41290$auto$blifparse.cc:515:parse_blif$42473.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    12.444
$auto$ff.cc:262:slice$16616.D[0] (FDRE_ZINI)                                                                                                           0.979    13.423
data arrival time                                                                                                                                               13.423

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16616.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.423
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.541


#Path 57
Startpoint: $auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13143.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16598.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.in[1] (.names)                                                                                    1.435     2.612
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.out[0] (.names)                                                                                   0.152     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.774
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].in[2] (.names)                                                                     1.838     4.612
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].out[0] (.names)                                                                    0.149     4.761
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].in[0] (.names)                                                                     1.029     5.790
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].out[0] (.names)                                                                    0.150     5.940
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].in[4] (.names)                                                                     0.778     6.718
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].out[0] (.names)                                                                    0.153     6.871
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].in[1] (.names)                                                                     1.017     7.888
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].out[0] (.names)                                                                    0.149     8.037
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.in[4] (.names)                                                                                    1.196     9.233
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.out[0] (.names)                                                                                   0.150     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.393
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.688    11.081
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    11.902
$auto$ff.cc:262:slice$13143.D[0] (FDRE_ZINI)                                                                                                           1.503    13.405
data arrival time                                                                                                                                               13.405

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13143.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.405
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.523


#Path 58
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[6] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42592.T0.in[0] (.names)                                             1.176    10.298
$abc$41290$auto$blifparse.cc:515:parse_blif$42592.T0.out[0] (.names)                                            0.153    10.451
$abc$41290$auto$blifparse.cc:515:parse_blif$42592.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.451
$abc$41290$auto$blifparse.cc:515:parse_blif$42592.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.461
$abc$41290$auto$blifparse.cc:515:parse_blif$42590.T0.in[1] (.names)                                             1.053    11.515
$abc$41290$auto$blifparse.cc:515:parse_blif$42590.T0.out[0] (.names)                                            0.152    11.667
$abc$41290$auto$blifparse.cc:515:parse_blif$42590.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.667
$abc$41290$auto$blifparse.cc:515:parse_blif$42590.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.677
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[6] (RAMB36E1_PRIM)                              1.147    12.823
data arrival time                                                                                                        12.823

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -12.823
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.510


#Path 59
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16621.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222     8.706
$techmap49972$abc$41290$auto$blifparse.cc:515:parse_blif$42190.A[1].in[4] (.names)                                                                     1.255     9.961
$techmap49972$abc$41290$auto$blifparse.cc:515:parse_blif$42190.A[1].out[0] (.names)                                                                    0.153    10.114
VexRiscv._zz_31_[28].in[1] (.names)                                                                                                                    1.188    11.302
VexRiscv._zz_31_[28].out[0] (.names)                                                                                                                   0.152    11.454
$abc$41290$auto$blifparse.cc:515:parse_blif$42488.T0.in[1] (.names)                                                                                    0.844    12.298
$abc$41290$auto$blifparse.cc:515:parse_blif$42488.T0.out[0] (.names)                                                                                   0.152    12.450
$abc$41290$auto$blifparse.cc:515:parse_blif$42488.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    12.450
$abc$41290$auto$blifparse.cc:515:parse_blif$42488.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    12.460
$auto$ff.cc:262:slice$16621.D[0] (FDRE_ZINI)                                                                                                           0.927    13.387
data arrival time                                                                                                                                               13.387

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16621.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.387
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.505


#Path 60
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[5] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42586.T0.in[0] (.names)                                             1.339    10.461
$abc$41290$auto$blifparse.cc:515:parse_blif$42586.T0.out[0] (.names)                                            0.154    10.615
$abc$41290$auto$blifparse.cc:515:parse_blif$42586.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.615
$abc$41290$auto$blifparse.cc:515:parse_blif$42586.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.625
$abc$41290$auto$blifparse.cc:515:parse_blif$42581.T0.in[1] (.names)                                             1.014    11.640
$abc$41290$auto$blifparse.cc:515:parse_blif$42581.T0.out[0] (.names)                                            0.152    11.792
$abc$41290$auto$blifparse.cc:515:parse_blif$42581.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.792
$abc$41290$auto$blifparse.cc:515:parse_blif$42581.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.802
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[5] (RAMB36E1_PRIM)                              1.055    12.857
data arrival time                                                                                                        12.857

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.515    10.364
data required time                                                                                                       10.364
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.364
data arrival time                                                                                                       -12.857
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.493


#Path 61
Startpoint: $auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16388.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17382.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17382.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$auto$maccmap.cc:114:fulladd$18108.Y[33].in[2] (.names)                                                                                                1.353     2.530
$auto$maccmap.cc:114:fulladd$18108.Y[33].out[0] (.names)                                                                                               0.152     2.682
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.in[2] (.names)                                                                                    1.718     4.400
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.T0.out[0] (.names)                                                                                   0.152     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     4.552
$abc$41290$auto$blifparse.cc:515:parse_blif$45613.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     4.562
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.in[0] (.names)                                                                                    1.203     5.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.T0.out[0] (.names)                                                                                   0.150     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     5.915
$abc$41290$auto$blifparse.cc:515:parse_blif$45611.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     5.925
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.in[1] (.names)                                                                                    1.391     7.316
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.T0.out[0] (.names)                                                                                   0.152     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     7.468
$abc$41290$auto$blifparse.cc:515:parse_blif$45608.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.478
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.in[3] (.names)                                                                                    1.258     8.736
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.T0.out[0] (.names)                                                                                   0.154     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.890
$abc$41290$auto$blifparse.cc:515:parse_blif$45632.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.900
$auto$maccmap.cc:240:synth$18109.X[20].in[0] (.names)                                                                                                  1.225    10.125
$auto$maccmap.cc:240:synth$18109.X[20].out[0] (.names)                                                                                                 0.154    10.279
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.679    11.958
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.466
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.466
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    12.705
$auto$ff.cc:262:slice$16388.D[0] (FDRE_ZINI)                                                                                                           0.662    13.367
data arrival time                                                                                                                                               13.367

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16388.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.367
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.485


#Path 62
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16606.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334     8.362
$techmap49762$abc$41290$auto$blifparse.cc:515:parse_blif$42129.A[1].in[4] (.names)                                                                     1.363     9.726
$techmap49762$abc$41290$auto$blifparse.cc:515:parse_blif$42129.A[1].out[0] (.names)                                                                    0.154     9.880
VexRiscv._zz_31_[13].in[1] (.names)                                                                                                                    0.828    10.708
VexRiscv._zz_31_[13].out[0] (.names)                                                                                                                   0.149    10.857
VexRiscv.decode_RS2[13].in[2] (.names)                                                                                                                 1.221    12.078
VexRiscv.decode_RS2[13].out[0] (.names)                                                                                                                0.154    12.232
$auto$ff.cc:262:slice$16606.D[0] (FDRE_ZINI)                                                                                                           1.129    13.360
data arrival time                                                                                                                                               13.360

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16606.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -13.360
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.477


#Path 63
Startpoint: $auto$ff.cc:262:slice$16564.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16381.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                      0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                  0.000     0.000
$auto$ff.cc:262:slice$16564.C[0] (FDRE_ZINI)                                                              0.837     0.837
$auto$ff.cc:262:slice$16564.Q[0] (FDRE_ZINI) [clock-to-output]                                            0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.T0.in[2] (.names)                                       2.110     3.250
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.T0.out[0] (.names)                                      0.152     3.402
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.fpga_mux_0.I0[0] (MUXF6)                                0.000     3.402
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.fpga_mux_0.O[0] (MUXF6)                                 0.010     3.412
$techmap53615$abc$41290$auto$blifparse.cc:515:parse_blif$45527.A[2].in[2] (.names)                        1.477     4.889
$techmap53615$abc$41290$auto$blifparse.cc:515:parse_blif$45527.A[2].out[0] (.names)                       0.120     5.009
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.T0.in[4] (.names)                                       1.066     6.074
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.T0.out[0] (.names)                                      0.152     6.226
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.fpga_mux_0.I0[0] (MUXF6)                                0.000     6.226
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.fpga_mux_0.O[0] (MUXF6)                                 0.010     6.236
$techmap53678$abc$41290$auto$blifparse.cc:515:parse_blif$45576.A[1].in[2] (.names)                        1.053     7.289
$techmap53678$abc$41290$auto$blifparse.cc:515:parse_blif$45576.A[1].out[0] (.names)                       0.149     7.438
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.T0.in[4] (.names)                                       1.175     8.613
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.T0.out[0] (.names)                                      0.152     8.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.fpga_mux_0.I0[0] (MUXF6)                                0.000     8.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.fpga_mux_0.O[0] (MUXF6)                                 0.010     8.775
$auto$maccmap.cc:240:synth$18109.X[18].in[2] (.names)                                                     1.310    10.085
$auto$maccmap.cc:240:synth$18109.X[18].out[0] (.names)                                                    0.152    10.237
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.S2[0] (CARRY4_VPR)                       1.672    11.909
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                       0.330    12.239
$auto$ff.cc:262:slice$16381.D[0] (FDRE_ZINI)                                                              1.116    13.354
data arrival time                                                                                                  13.354

clock sys_clk (rise edge)                                                                                10.000    10.000
clock source latency                                                                                      0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                  0.000    10.000
$auto$ff.cc:262:slice$16381.C[0] (FDRE_ZINI)                                                              0.837    10.837
clock uncertainty                                                                                         0.000    10.837
cell setup time                                                                                           0.045    10.882
data required time                                                                                                 10.882
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 10.882
data arrival time                                                                                                 -13.354
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -2.472


#Path 64
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[13] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42620.T0.in[0] (.names)                                             1.145    10.267
$abc$41290$auto$blifparse.cc:515:parse_blif$42620.T0.out[0] (.names)                                            0.153    10.420
$abc$41290$auto$blifparse.cc:515:parse_blif$42620.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.420
$abc$41290$auto$blifparse.cc:515:parse_blif$42620.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.430
$abc$41290$auto$blifparse.cc:515:parse_blif$42618.T0.in[1] (.names)                                             1.058    11.489
$abc$41290$auto$blifparse.cc:515:parse_blif$42618.T0.out[0] (.names)                                            0.152    11.641
$abc$41290$auto$blifparse.cc:515:parse_blif$42618.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.641
$abc$41290$auto$blifparse.cc:515:parse_blif$42618.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.651
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[13] (RAMB36E1_PRIM)                             1.181    12.832
data arrival time                                                                                                        12.832

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.515    10.364
data required time                                                                                                       10.364
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.364
data arrival time                                                                                                       -12.832
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.468


#Path 65
Startpoint: $auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13282.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16582.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.in[1] (.names)                                                                                    1.660     2.837
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.T0.out[0] (.names)                                                                                   0.152     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.989
$abc$41290$auto$blifparse.cc:515:parse_blif$44385.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.999
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].in[0] (.names)                                                                     1.951     4.951
$techmap52433$abc$41290$auto$blifparse.cc:515:parse_blif$44402.A[0].out[0] (.names)                                                                    0.149     5.100
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.in[4] (.names)                                                                                    1.227     6.327
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.T0.out[0] (.names)                                                                                   0.152     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.479
$abc$41290$auto$blifparse.cc:515:parse_blif$44402.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.489
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].in[2] (.names)                                                                     1.233     7.722
$techmap52532$abc$41290$auto$blifparse.cc:515:parse_blif$44427.A[1].out[0] (.names)                                                                    0.154     7.876
$auto$maccmap.cc:114:fulladd$19748.Y[17].in[3] (.names)                                                                                                1.208     9.084
$auto$maccmap.cc:114:fulladd$19748.Y[17].out[0] (.names)                                                                                               0.150     9.234
$auto$maccmap.cc:240:synth$19749.X[17].in[0] (.names)                                                                                                  1.211    10.445
$auto$maccmap.cc:240:synth$19749.X[17].out[0] (.names)                                                                                                 0.152    10.597
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.178    11.775
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.303
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.303
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.417
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.417
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    12.656
$auto$ff.cc:262:slice$13282.D[0] (FDRE_ZINI)                                                                                                           0.688    13.344
data arrival time                                                                                                                                               13.344

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13282.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.344
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.462


#Path 66
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16622.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334     8.818
$techmap49853$abc$41290$auto$blifparse.cc:515:parse_blif$42194.A[1].in[4] (.names)                                                                     1.235    10.053
$techmap49853$abc$41290$auto$blifparse.cc:515:parse_blif$42194.A[1].out[0] (.names)                                                                    0.153    10.206
VexRiscv._zz_31_[29].in[1] (.names)                                                                                                                    1.014    11.220
VexRiscv._zz_31_[29].out[0] (.names)                                                                                                                   0.152    11.372
$abc$41290$auto$blifparse.cc:515:parse_blif$42491.T0.in[1] (.names)                                                                                    0.880    12.252
$abc$41290$auto$blifparse.cc:515:parse_blif$42491.T0.out[0] (.names)                                                                                   0.152    12.404
$abc$41290$auto$blifparse.cc:515:parse_blif$42491.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    12.404
$abc$41290$auto$blifparse.cc:515:parse_blif$42491.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    12.414
$auto$ff.cc:262:slice$16622.D[0] (FDRE_ZINI)                                                                                                           0.928    13.342
data arrival time                                                                                                                                               13.342

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16622.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.342
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.460


#Path 67
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[6] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42592.T0.in[0] (.names)                                             1.176    10.298
$abc$41290$auto$blifparse.cc:515:parse_blif$42592.T0.out[0] (.names)                                            0.153    10.451
$abc$41290$auto$blifparse.cc:515:parse_blif$42592.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.451
$abc$41290$auto$blifparse.cc:515:parse_blif$42592.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.461
$abc$41290$auto$blifparse.cc:515:parse_blif$42590.T0.in[1] (.names)                                             1.053    11.515
$abc$41290$auto$blifparse.cc:515:parse_blif$42590.T0.out[0] (.names)                                            0.152    11.667
$abc$41290$auto$blifparse.cc:515:parse_blif$42590.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.667
$abc$41290$auto$blifparse.cc:515:parse_blif$42590.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.677
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[6] (RAMB36E1_PRIM)                              1.134    12.810
data arrival time                                                                                                        12.810

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.515    10.364
data required time                                                                                                       10.364
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.364
data arrival time                                                                                                       -12.810
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.446


#Path 68
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16573.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239     8.267
$techmap49611$abc$41290$auto$blifparse.cc:515:parse_blif$42134.A[5].in[4] (.names)                                                                     0.741     9.009
$techmap49611$abc$41290$auto$blifparse.cc:515:parse_blif$42134.A[5].out[0] (.names)                                                                    0.119     9.128
$abc$41290$auto$blifparse.cc:515:parse_blif$42134.fpga_mux_0.S[0] (MUXF6)                                                                              0.696     9.824
$abc$41290$auto$blifparse.cc:515:parse_blif$42134.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.834
VexRiscv._zz_31_[14].in[0] (.names)                                                                                                                    1.099    10.933
VexRiscv._zz_31_[14].out[0] (.names)                                                                                                                   0.153    11.086
$abc$41290$auto$blifparse.cc:515:parse_blif$42543.T0.in[1] (.names)                                                                                    1.031    12.117
$abc$41290$auto$blifparse.cc:515:parse_blif$42543.T0.out[0] (.names)                                                                                   0.150    12.267
$abc$41290$auto$blifparse.cc:515:parse_blif$42543.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    12.267
$abc$41290$auto$blifparse.cc:515:parse_blif$42543.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    12.277
$auto$ff.cc:262:slice$16573.D[0] (FDRE_ZINI)                                                                                                           1.051    13.327
data arrival time                                                                                                                                               13.327

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16573.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.327
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.445


#Path 69
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[9] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.T0.in[0] (.names)                                             1.116    10.238
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.T0.out[0] (.names)                                            0.153    10.391
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.391
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.401
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.T0.in[1] (.names)                                             1.058    11.460
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.T0.out[0] (.names)                                            0.152    11.612
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.612
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.622
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[9] (RAMB36E1_PRIM)                              1.131    12.752
data arrival time                                                                                                        12.752

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -12.752
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.439


#Path 70
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16576.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334     8.476
$techmap49809$abc$41290$auto$blifparse.cc:515:parse_blif$42145.A[1].in[4] (.names)                                                                     1.604    10.080
$techmap49809$abc$41290$auto$blifparse.cc:515:parse_blif$42145.A[1].out[0] (.names)                                                                    0.154    10.234
VexRiscv._zz_31_[17].in[1] (.names)                                                                                                                    0.609    10.843
VexRiscv._zz_31_[17].out[0] (.names)                                                                                                                   0.117    10.960
VexRiscv.decode_RS1[17].in[2] (.names)                                                                                                                 1.160    12.120
VexRiscv.decode_RS1[17].out[0] (.names)                                                                                                                0.149    12.269
$auto$ff.cc:262:slice$16576.D[0] (FDRE_ZINI)                                                                                                           1.045    13.315
data arrival time                                                                                                                                               13.315

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16576.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.315
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.433


#Path 71
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16602.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[5].in[1] (.names)                                                                                                                1.107     3.402
VexRiscv.execute_SRC1[5].out[0] (.names)                                                                                                               0.153     3.555
$techmap50228$abc$41290$auto$blifparse.cc:515:parse_blif$41785.A[0].in[1] (.names)                                                                     1.527     5.081
$techmap50228$abc$41290$auto$blifparse.cc:515:parse_blif$41785.A[0].out[0] (.names)                                                                    0.154     5.235
$auto$maccmap.cc:240:synth$18113.X[5].in[1] (.names)                                                                                                   0.630     5.865
$auto$maccmap.cc:240:synth$18113.X[5].out[0] (.names)                                                                                                  0.119     5.984
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    0.963     6.947
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.475
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     7.475
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     7.475
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     7.475
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334     7.809
$techmap49481$abc$41290$auto$blifparse.cc:515:parse_blif$42067.A[0].in[2] (.names)                                                                     0.974     8.783
$techmap49481$abc$41290$auto$blifparse.cc:515:parse_blif$42067.A[0].out[0] (.names)                                                                    0.119     8.902
VexRiscv._zz_31_[9].in[4] (.names)                                                                                                                     1.091     9.993
VexRiscv._zz_31_[9].out[0] (.names)                                                                                                                    0.154    10.147
VexRiscv.decode_RS2[9].in[2] (.names)                                                                                                                  1.646    11.792
VexRiscv.decode_RS2[9].out[0] (.names)                                                                                                                 0.152    11.944
$auto$ff.cc:262:slice$16602.D[0] (FDRE_ZINI)                                                                                                           1.361    13.306
data arrival time                                                                                                                                               13.306

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16602.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.306
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.424


#Path 72
Startpoint: $auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13150.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16598.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.in[1] (.names)                                                                                    1.435     2.612
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.out[0] (.names)                                                                                   0.152     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.774
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].in[2] (.names)                                                                     1.838     4.612
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].out[0] (.names)                                                                    0.149     4.761
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].in[0] (.names)                                                                     1.029     5.790
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].out[0] (.names)                                                                    0.150     5.940
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].in[4] (.names)                                                                     0.778     6.718
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].out[0] (.names)                                                                    0.153     6.871
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].in[1] (.names)                                                                     1.017     7.888
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].out[0] (.names)                                                                    0.149     8.037
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.in[4] (.names)                                                                                    1.196     9.233
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.out[0] (.names)                                                                                   0.150     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.393
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.688    11.081
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.703
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.703
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.703
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.703
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.817
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.817
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.817
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.817
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    12.056
$auto$ff.cc:262:slice$13150.D[0] (FDRE_ZINI)                                                                                                           1.247    13.303
data arrival time                                                                                                                                               13.303

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13150.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -13.303
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.420


#Path 73
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16615.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239     8.495
$techmap49905$abc$41290$auto$blifparse.cc:515:parse_blif$42166.A[5].in[4] (.names)                                                                     1.369     9.864
$techmap49905$abc$41290$auto$blifparse.cc:515:parse_blif$42166.A[5].out[0] (.names)                                                                    0.149    10.013
$abc$41290$auto$blifparse.cc:515:parse_blif$42166.fpga_mux_0.S[0] (MUXF6)                                                                              0.831    10.844
$abc$41290$auto$blifparse.cc:515:parse_blif$42166.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    10.854
VexRiscv._zz_31_[22].in[0] (.names)                                                                                                                    0.870    11.724
VexRiscv._zz_31_[22].out[0] (.names)                                                                                                                   0.120    11.844
$abc$41290$auto$blifparse.cc:515:parse_blif$42470.T0.in[1] (.names)                                                                                    1.184    13.029
$abc$41290$auto$blifparse.cc:515:parse_blif$42470.T0.out[0] (.names)                                                                                   0.152    13.181
$abc$41290$auto$blifparse.cc:515:parse_blif$42470.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    13.181
$abc$41290$auto$blifparse.cc:515:parse_blif$42470.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.191
$auto$ff.cc:262:slice$16615.D[0] (FDRE_ZINI)                                                                                                           0.107    13.298
data arrival time                                                                                                                                               13.298

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16615.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.298
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.416


#Path 74
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16569.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                      0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                  0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                              0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                            0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                        0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                       0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                   1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                  0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                        1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                       0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                      1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                     0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                       1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.O2[0] (CARRY4_VPR)                       0.558     8.058
$techmap49751$abc$41290$auto$blifparse.cc:515:parse_blif$42116.A[0].in[2] (.names)                        0.892     8.950
$techmap49751$abc$41290$auto$blifparse.cc:515:parse_blif$42116.A[0].out[0] (.names)                       0.117     9.067
VexRiscv._zz_31_[10].in[4] (.names)                                                                       1.417    10.485
VexRiscv._zz_31_[10].out[0] (.names)                                                                      0.152    10.637
$abc$41290$auto$blifparse.cc:515:parse_blif$42531.T0.in[1] (.names)                                       1.273    11.910
$abc$41290$auto$blifparse.cc:515:parse_blif$42531.T0.out[0] (.names)                                      0.152    12.062
$abc$41290$auto$blifparse.cc:515:parse_blif$42531.fpga_mux_0.I0[0] (MUXF6)                                0.000    12.062
$abc$41290$auto$blifparse.cc:515:parse_blif$42531.fpga_mux_0.O[0] (MUXF6)                                 0.010    12.072
$auto$ff.cc:262:slice$16569.D[0] (FDRE_ZINI)                                                              1.213    13.285
data arrival time                                                                                                  13.285

clock sys_clk (rise edge)                                                                                10.000    10.000
clock source latency                                                                                      0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                  0.000    10.000
$auto$ff.cc:262:slice$16569.C[0] (FDRE_ZINI)                                                              0.837    10.837
clock uncertainty                                                                                         0.000    10.837
cell setup time                                                                                           0.045    10.882
data required time                                                                                                 10.882
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 10.882
data arrival time                                                                                                 -13.285
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -2.403


#Path 75
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[9] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.T0.in[0] (.names)                                             1.116    10.238
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.T0.out[0] (.names)                                            0.153    10.391
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.391
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.401
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.T0.in[1] (.names)                                             1.058    11.460
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.T0.out[0] (.names)                                            0.152    11.612
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.612
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.622
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[9] (RAMB36E1_PRIM)                              1.132    12.754
data arrival time                                                                                                        12.754

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.515    10.364
data required time                                                                                                       10.364
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.364
data arrival time                                                                                                       -12.754
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.389


#Path 76
Startpoint: $auto$ff.cc:262:slice$16564.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16376.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                      0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                  0.000     0.000
$auto$ff.cc:262:slice$16564.C[0] (FDRE_ZINI)                                                              0.837     0.837
$auto$ff.cc:262:slice$16564.Q[0] (FDRE_ZINI) [clock-to-output]                                            0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$45469.T0.in[2] (.names)                                       1.652     2.792
$abc$41290$auto$blifparse.cc:515:parse_blif$45469.T0.out[0] (.names)                                      0.154     2.946
$abc$41290$auto$blifparse.cc:515:parse_blif$45469.fpga_mux_0.I0[0] (MUXF6)                                0.000     2.946
$abc$41290$auto$blifparse.cc:515:parse_blif$45469.fpga_mux_0.O[0] (MUXF6)                                 0.010     2.956
$techmap53569$abc$41290$auto$blifparse.cc:515:parse_blif$45466.A[1].in[2] (.names)                        1.237     4.192
$techmap53569$abc$41290$auto$blifparse.cc:515:parse_blif$45466.A[1].out[0] (.names)                       0.152     4.344
$techmap53571$abc$41290$auto$blifparse.cc:515:parse_blif$45481.A[1].in[0] (.names)                        0.992     5.336
$techmap53571$abc$41290$auto$blifparse.cc:515:parse_blif$45481.A[1].out[0] (.names)                       0.149     5.485
$abc$41290$auto$blifparse.cc:515:parse_blif$45482.T0.in[1] (.names)                                       1.124     6.609
$abc$41290$auto$blifparse.cc:515:parse_blif$45482.T0.out[0] (.names)                                      0.154     6.763
$abc$41290$auto$blifparse.cc:515:parse_blif$45482.fpga_mux_0.I0[0] (MUXF6)                                0.000     6.763
$abc$41290$auto$blifparse.cc:515:parse_blif$45482.fpga_mux_0.O[0] (MUXF6)                                 0.010     6.773
$abc$41290$auto$blifparse.cc:515:parse_blif$45479.T0.in[1] (.names)                                       1.063     7.836
$abc$41290$auto$blifparse.cc:515:parse_blif$45479.T0.out[0] (.names)                                      0.149     7.985
$abc$41290$auto$blifparse.cc:515:parse_blif$45479.fpga_mux_0.I0[0] (MUXF6)                                0.000     7.985
$abc$41290$auto$blifparse.cc:515:parse_blif$45479.fpga_mux_0.O[0] (MUXF6)                                 0.010     7.995
$auto$maccmap.cc:240:synth$18109.X[13].in[2] (.names)                                                     1.039     9.034
$auto$maccmap.cc:240:synth$18109.X[13].out[0] (.names)                                                    0.152     9.186
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.S1[0] (CARRY4_VPR)                       2.000    11.186
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.O2[0] (CARRY4_VPR)                       0.558    11.744
$auto$ff.cc:262:slice$16376.D[0] (FDRE_ZINI)                                                              1.515    13.259
data arrival time                                                                                                  13.259

clock sys_clk (rise edge)                                                                                10.000    10.000
clock source latency                                                                                      0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                  0.000    10.000
$auto$ff.cc:262:slice$16376.C[0] (FDRE_ZINI)                                                              0.837    10.837
clock uncertainty                                                                                         0.000    10.837
cell setup time                                                                                           0.045    10.882
data required time                                                                                                 10.882
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 10.882
data arrival time                                                                                                 -13.259
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -2.377


#Path 77
Startpoint: $auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13140.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16598.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16598.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.in[1] (.names)                                                                                    1.435     2.612
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.T0.out[0] (.names)                                                                                   0.152     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.764
$abc$41290$auto$blifparse.cc:515:parse_blif$45027.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.774
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].in[2] (.names)                                                                     1.838     4.612
$techmap53109$abc$41290$auto$blifparse.cc:515:parse_blif$45024.A[1].out[0] (.names)                                                                    0.149     4.761
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].in[0] (.names)                                                                     1.029     5.790
$techmap53118$abc$41290$auto$blifparse.cc:515:parse_blif$45023.A[0].out[0] (.names)                                                                    0.150     5.940
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].in[4] (.names)                                                                     0.778     6.718
$techmap53121$abc$41290$auto$blifparse.cc:515:parse_blif$45021.A[4].out[0] (.names)                                                                    0.153     6.871
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].in[1] (.names)                                                                     1.017     7.888
$techmap53152$abc$41290$auto$blifparse.cc:515:parse_blif$45041.A[0].out[0] (.names)                                                                    0.149     8.037
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.in[4] (.names)                                                                                    1.196     9.233
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.T0.out[0] (.names)                                                                                   0.150     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.383
$abc$41290$auto$blifparse.cc:515:parse_blif$45328.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.393
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                    1.688    11.081
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.508    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.589
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.589
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    11.811
$auto$ff.cc:262:slice$13140.D[0] (FDRE_ZINI)                                                                                                           1.439    13.249
data arrival time                                                                                                                                               13.249

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13140.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.249
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.367


#Path 78
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16608.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313     8.341
$techmap49550$abc$41290$auto$blifparse.cc:515:parse_blif$42137.A[1].in[4] (.names)                                                                     1.338     9.680
$techmap49550$abc$41290$auto$blifparse.cc:515:parse_blif$42137.A[1].out[0] (.names)                                                                    0.149     9.829
VexRiscv._zz_31_[15].in[1] (.names)                                                                                                                    0.924    10.752
VexRiscv._zz_31_[15].out[0] (.names)                                                                                                                   0.119    10.871
VexRiscv.decode_RS2[15].in[2] (.names)                                                                                                                 1.263    12.135
VexRiscv.decode_RS2[15].out[0] (.names)                                                                                                                0.154    12.289
$auto$ff.cc:262:slice$16608.D[0] (FDRE_ZINI)                                                                                                           0.945    13.234
data arrival time                                                                                                                                               13.234

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16608.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -13.234
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.351


#Path 79
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16607.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239     8.267
$techmap49611$abc$41290$auto$blifparse.cc:515:parse_blif$42134.A[5].in[4] (.names)                                                                     0.741     9.009
$techmap49611$abc$41290$auto$blifparse.cc:515:parse_blif$42134.A[5].out[0] (.names)                                                                    0.119     9.128
$abc$41290$auto$blifparse.cc:515:parse_blif$42134.fpga_mux_0.S[0] (MUXF6)                                                                              0.696     9.824
$abc$41290$auto$blifparse.cc:515:parse_blif$42134.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.834
VexRiscv._zz_31_[14].in[0] (.names)                                                                                                                    1.099    10.933
VexRiscv._zz_31_[14].out[0] (.names)                                                                                                                   0.153    11.086
VexRiscv.decode_RS2[14].in[2] (.names)                                                                                                                 0.784    11.870
VexRiscv.decode_RS2[14].out[0] (.names)                                                                                                                0.120    11.990
$auto$ff.cc:262:slice$16607.D[0] (FDRE_ZINI)                                                                                                           1.241    13.231
data arrival time                                                                                                                                               13.231

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16607.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -13.231
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.348


#Path 80
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16619.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239     8.609
$techmap49403$abc$41290$auto$blifparse.cc:515:parse_blif$42182.A[1].in[4] (.names)                                                                     1.445    10.054
$techmap49403$abc$41290$auto$blifparse.cc:515:parse_blif$42182.A[1].out[0] (.names)                                                                    0.154    10.208
VexRiscv._zz_31_[26].in[1] (.names)                                                                                                                    0.830    11.039
VexRiscv._zz_31_[26].out[0] (.names)                                                                                                                   0.149    11.188
$abc$41290$auto$blifparse.cc:515:parse_blif$42482.T0.in[1] (.names)                                                                                    0.698    11.885
$abc$41290$auto$blifparse.cc:515:parse_blif$42482.T0.out[0] (.names)                                                                                   0.152    12.037
$abc$41290$auto$blifparse.cc:515:parse_blif$42482.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    12.037
$abc$41290$auto$blifparse.cc:515:parse_blif$42482.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    12.047
$auto$ff.cc:262:slice$16619.D[0] (FDRE_ZINI)                                                                                                           1.176    13.224
data arrival time                                                                                                                                               13.224

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16619.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -13.224
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.341


#Path 81
Startpoint: $auto$ff.cc:262:slice$16600.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13137.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16600.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16600.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$44945.T0.in[4] (.names)                                                                                    1.867     3.007
$abc$41290$auto$blifparse.cc:515:parse_blif$44945.T0.out[0] (.names)                                                                                   0.152     3.159
$abc$41290$auto$blifparse.cc:515:parse_blif$44945.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     3.159
$abc$41290$auto$blifparse.cc:515:parse_blif$44945.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     3.169
$techmap53054$abc$41290$auto$blifparse.cc:515:parse_blif$44968.A[0].in[0] (.names)                                                                     1.192     4.361
$techmap53054$abc$41290$auto$blifparse.cc:515:parse_blif$44968.A[0].out[0] (.names)                                                                    0.149     4.510
$techmap53056$abc$41290$auto$blifparse.cc:515:parse_blif$44962.A[4].in[1] (.names)                                                                     1.033     5.543
$techmap53056$abc$41290$auto$blifparse.cc:515:parse_blif$44962.A[4].out[0] (.names)                                                                    0.152     5.695
$techmap53080$abc$41290$auto$blifparse.cc:515:parse_blif$44979.A[1].in[1] (.names)                                                                     1.151     6.847
$techmap53080$abc$41290$auto$blifparse.cc:515:parse_blif$44979.A[1].out[0] (.names)                                                                    0.154     7.001
$abc$41290$auto$blifparse.cc:515:parse_blif$44979.T0.in[3] (.names)                                                                                    0.860     7.861
$abc$41290$auto$blifparse.cc:515:parse_blif$44979.T0.out[0] (.names)                                                                                   0.149     8.010
$abc$41290$auto$blifparse.cc:515:parse_blif$44979.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.010
$abc$41290$auto$blifparse.cc:515:parse_blif$44979.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.020
$auto$maccmap.cc:240:synth$18196.X[13].in[0] (.names)                                                                                                  1.201     9.221
$auto$maccmap.cc:240:synth$18196.X[13].out[0] (.names)                                                                                                 0.149     9.370
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.426    10.796
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    11.324
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.324
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.324
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.324
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    11.658
$auto$ff.cc:262:slice$13137.D[0] (FDRE_ZINI)                                                                                                           1.549    13.207
data arrival time                                                                                                                                               13.207

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13137.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.207
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.325


#Path 82
Startpoint: $auto$ff.cc:262:slice$16564.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16377.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                      0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                  0.000     0.000
$auto$ff.cc:262:slice$16564.C[0] (FDRE_ZINI)                                                              0.837     0.837
$auto$ff.cc:262:slice$16564.Q[0] (FDRE_ZINI) [clock-to-output]                                            0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$45469.T0.in[2] (.names)                                       1.652     2.792
$abc$41290$auto$blifparse.cc:515:parse_blif$45469.T0.out[0] (.names)                                      0.154     2.946
$abc$41290$auto$blifparse.cc:515:parse_blif$45469.fpga_mux_0.I0[0] (MUXF6)                                0.000     2.946
$abc$41290$auto$blifparse.cc:515:parse_blif$45469.fpga_mux_0.O[0] (MUXF6)                                 0.010     2.956
$techmap53569$abc$41290$auto$blifparse.cc:515:parse_blif$45466.A[1].in[2] (.names)                        1.237     4.192
$techmap53569$abc$41290$auto$blifparse.cc:515:parse_blif$45466.A[1].out[0] (.names)                       0.152     4.344
$techmap53571$abc$41290$auto$blifparse.cc:515:parse_blif$45481.A[1].in[0] (.names)                        0.992     5.336
$techmap53571$abc$41290$auto$blifparse.cc:515:parse_blif$45481.A[1].out[0] (.names)                       0.149     5.485
$abc$41290$auto$blifparse.cc:515:parse_blif$45482.T0.in[1] (.names)                                       1.124     6.609
$abc$41290$auto$blifparse.cc:515:parse_blif$45482.T0.out[0] (.names)                                      0.154     6.763
$abc$41290$auto$blifparse.cc:515:parse_blif$45482.fpga_mux_0.I0[0] (MUXF6)                                0.000     6.763
$abc$41290$auto$blifparse.cc:515:parse_blif$45482.fpga_mux_0.O[0] (MUXF6)                                 0.010     6.773
$abc$41290$auto$blifparse.cc:515:parse_blif$45479.T0.in[1] (.names)                                       1.063     7.836
$abc$41290$auto$blifparse.cc:515:parse_blif$45479.T0.out[0] (.names)                                      0.149     7.985
$abc$41290$auto$blifparse.cc:515:parse_blif$45479.fpga_mux_0.I0[0] (MUXF6)                                0.000     7.985
$abc$41290$auto$blifparse.cc:515:parse_blif$45479.fpga_mux_0.O[0] (MUXF6)                                 0.010     7.995
$auto$maccmap.cc:240:synth$18109.X[13].in[2] (.names)                                                     1.039     9.034
$auto$maccmap.cc:240:synth$18109.X[13].out[0] (.names)                                                    0.152     9.186
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.S1[0] (CARRY4_VPR)                       2.000    11.186
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.O3[0] (CARRY4_VPR)                       0.618    11.804
$auto$ff.cc:262:slice$16377.D[0] (FDRE_ZINI)                                                              1.400    13.204
data arrival time                                                                                                  13.204

clock sys_clk (rise edge)                                                                                10.000    10.000
clock source latency                                                                                      0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                  0.000    10.000
$auto$ff.cc:262:slice$16377.C[0] (FDRE_ZINI)                                                              0.837    10.837
clock uncertainty                                                                                         0.000    10.837
cell setup time                                                                                           0.045    10.882
data required time                                                                                                 10.882
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 10.882
data arrival time                                                                                                 -13.204
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -2.322


#Path 83
Startpoint: $auto$ff.cc:262:slice$16564.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16384.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16564.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16564.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.T0.in[2] (.names)                                                                                    2.110     3.250
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.T0.out[0] (.names)                                                                                   0.152     3.402
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     3.402
$abc$41290$auto$blifparse.cc:515:parse_blif$45533.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     3.412
$techmap53615$abc$41290$auto$blifparse.cc:515:parse_blif$45527.A[2].in[2] (.names)                                                                     1.477     4.889
$techmap53615$abc$41290$auto$blifparse.cc:515:parse_blif$45527.A[2].out[0] (.names)                                                                    0.120     5.009
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.T0.in[4] (.names)                                                                                    1.066     6.074
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.T0.out[0] (.names)                                                                                   0.152     6.226
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     6.226
$abc$41290$auto$blifparse.cc:515:parse_blif$45552.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     6.236
$techmap53678$abc$41290$auto$blifparse.cc:515:parse_blif$45576.A[1].in[2] (.names)                                                                     1.053     7.289
$techmap53678$abc$41290$auto$blifparse.cc:515:parse_blif$45576.A[1].out[0] (.names)                                                                    0.149     7.438
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.T0.in[4] (.names)                                                                                    1.175     8.613
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.T0.out[0] (.names)                                                                                   0.152     8.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.765
$abc$41290$auto$blifparse.cc:515:parse_blif$45606.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.775
$auto$maccmap.cc:240:synth$18109.X[18].in[2] (.names)                                                                                                  1.310    10.085
$auto$maccmap.cc:240:synth$18109.X[18].out[0] (.names)                                                                                                 0.152    10.237
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    1.672    11.909
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    12.285
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.285
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.285
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.285
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    12.524
$auto$ff.cc:262:slice$16384.D[0] (FDRE_ZINI)                                                                                                           0.662    13.186
data arrival time                                                                                                                                               13.186

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16384.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.186
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.304


#Path 84
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16589.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239     8.723
$techmap49912$abc$41290$auto$blifparse.cc:515:parse_blif$42199.A[5].in[4] (.names)                                                                     1.046     9.770
$techmap49912$abc$41290$auto$blifparse.cc:515:parse_blif$42199.A[5].out[0] (.names)                                                                    0.152     9.922
$abc$41290$auto$blifparse.cc:515:parse_blif$42199.fpga_mux_0.S[0] (MUXF6)                                                                              0.721    10.643
$abc$41290$auto$blifparse.cc:515:parse_blif$42199.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    10.653
VexRiscv._zz_31_[30].in[0] (.names)                                                                                                                    0.645    11.298
VexRiscv._zz_31_[30].out[0] (.names)                                                                                                                   0.149    11.447
VexRiscv.decode_RS1[30].in[2] (.names)                                                                                                                 1.473    12.921
VexRiscv.decode_RS1[30].out[0] (.names)                                                                                                                0.149    13.070
$auto$ff.cc:262:slice$16589.D[0] (FDRE_ZINI)                                                                                                           0.106    13.176
data arrival time                                                                                                                                               13.176

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16589.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.176
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.294


#Path 85
Startpoint: $auto$ff.cc:262:slice$16571.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13139.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                      0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                  0.000     0.000
$auto$ff.cc:262:slice$16571.C[0] (FDRE_ZINI)                                                              0.837     0.837
$auto$ff.cc:262:slice$16571.Q[0] (FDRE_ZINI) [clock-to-output]                                            0.340     1.177
$techmap53141$abc$41290$auto$blifparse.cc:515:parse_blif$45059.A[0].in[0] (.names)                        1.227     2.404
$techmap53141$abc$41290$auto$blifparse.cc:515:parse_blif$45059.A[0].out[0] (.names)                       0.154     2.558
$techmap53144$abc$41290$auto$blifparse.cc:515:parse_blif$45058.A[0].in[2] (.names)                        1.153     3.711
$techmap53144$abc$41290$auto$blifparse.cc:515:parse_blif$45058.A[0].out[0] (.names)                       0.150     3.861
$techmap53147$abc$41290$auto$blifparse.cc:515:parse_blif$45057.A[0].in[2] (.names)                        1.225     5.087
$techmap53147$abc$41290$auto$blifparse.cc:515:parse_blif$45057.A[0].out[0] (.names)                       0.152     5.239
$abc$41290$auto$blifparse.cc:515:parse_blif$45083.T0.in[4] (.names)                                       1.096     6.335
$abc$41290$auto$blifparse.cc:515:parse_blif$45083.T0.out[0] (.names)                                      0.150     6.485
$abc$41290$auto$blifparse.cc:515:parse_blif$45083.fpga_mux_0.I0[0] (MUXF6)                                0.000     6.485
$abc$41290$auto$blifparse.cc:515:parse_blif$45083.fpga_mux_0.O[0] (MUXF6)                                 0.010     6.495
$abc$41290$auto$blifparse.cc:515:parse_blif$45097.T0.in[4] (.names)                                       1.327     7.821
$abc$41290$auto$blifparse.cc:515:parse_blif$45097.T0.out[0] (.names)                                      0.154     7.975
$abc$41290$auto$blifparse.cc:515:parse_blif$45097.fpga_mux_0.I0[0] (MUXF6)                                0.000     7.975
$abc$41290$auto$blifparse.cc:515:parse_blif$45097.fpga_mux_0.O[0] (MUXF6)                                 0.010     7.985
$abc$41290$auto$blifparse.cc:515:parse_blif$45329.T0.in[1] (.names)                                       1.343     9.328
$abc$41290$auto$blifparse.cc:515:parse_blif$45329.T0.out[0] (.names)                                      0.149     9.477
$abc$41290$auto$blifparse.cc:515:parse_blif$45329.fpga_mux_0.I0[0] (MUXF6)                                0.000     9.477
$abc$41290$auto$blifparse.cc:515:parse_blif$45329.fpga_mux_0.O[0] (MUXF6)                                 0.010     9.487
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.S1[0] (CARRY4_VPR)                       1.566    11.053
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                       0.618    11.671
$auto$ff.cc:262:slice$13139.D[0] (FDRE_ZINI)                                                              1.500    13.171
data arrival time                                                                                                  13.171

clock sys_clk (rise edge)                                                                                10.000    10.000
clock source latency                                                                                      0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                  0.000    10.000
$auto$ff.cc:262:slice$13139.C[0] (FDRE_ZINI)                                                              0.837    10.837
clock uncertainty                                                                                         0.000    10.837
cell setup time                                                                                           0.045    10.882
data required time                                                                                                 10.882
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 10.882
data arrival time                                                                                                 -13.171
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -2.289


#Path 86
Startpoint: $auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17647.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17381.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].in[0] (.names)                                                                     2.005     3.145
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].out[0] (.names)                                                                    0.153     3.298
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].in[1] (.names)                                                                     1.286     4.584
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].out[0] (.names)                                                                    0.149     4.733
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].in[4] (.names)                                                                     1.313     6.046
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].out[0] (.names)                                                                    0.152     6.198
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].in[1] (.names)                                                                     1.174     7.372
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].out[0] (.names)                                                                    0.153     7.525
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.in[1] (.names)                                                                                    1.350     8.876
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.out[0] (.names)                                                                                   0.152     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.038
$auto$maccmap.cc:114:fulladd$15490.Y[18].in[1] (.names)                                                                                                1.273    10.310
$auto$maccmap.cc:114:fulladd$15490.Y[18].out[0] (.names)                                                                                               0.149    10.459
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.DI2[0] (CARRY4_VPR)                                                                   1.016    11.475
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.159
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.159
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.159
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.159
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    12.381
$auto$ff.cc:262:slice$17647.D[0] (FDRE_ZINI)                                                                                                           0.785    13.167
data arrival time                                                                                                                                               13.167

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17647.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -13.167
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.284


#Path 87
Startpoint: $auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17644.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17381.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].in[0] (.names)                                                                     2.005     3.145
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].out[0] (.names)                                                                    0.153     3.298
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].in[1] (.names)                                                                     1.286     4.584
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].out[0] (.names)                                                                    0.149     4.733
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].in[4] (.names)                                                                     1.313     6.046
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].out[0] (.names)                                                                    0.152     6.198
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].in[1] (.names)                                                                     1.174     7.372
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].out[0] (.names)                                                                    0.153     7.525
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.in[1] (.names)                                                                                    1.350     8.876
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.out[0] (.names)                                                                                   0.152     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.038
$auto$maccmap.cc:114:fulladd$15490.Y[18].in[1] (.names)                                                                                                1.273    10.310
$auto$maccmap.cc:114:fulladd$15490.Y[18].out[0] (.names)                                                                                               0.149    10.459
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.DI2[0] (CARRY4_VPR)                                                                   1.016    11.475
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    12.379
$auto$ff.cc:262:slice$17644.D[0] (FDRE_ZINI)                                                                                                           0.786    13.166
data arrival time                                                                                                                                               13.166

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17644.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.166
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.284


#Path 88
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.ADDRARDADDR[7] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42608.T0.in[0] (.names)                                             0.964    10.087
$abc$41290$auto$blifparse.cc:515:parse_blif$42608.T0.out[0] (.names)                                            0.153    10.240
$abc$41290$auto$blifparse.cc:515:parse_blif$42608.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.240
$abc$41290$auto$blifparse.cc:515:parse_blif$42608.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.250
$abc$41290$auto$blifparse.cc:515:parse_blif$42606.T0.in[1] (.names)                                             1.058    11.308
$abc$41290$auto$blifparse.cc:515:parse_blif$42606.T0.out[0] (.names)                                            0.152    11.460
$abc$41290$auto$blifparse.cc:515:parse_blif$42606.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.460
$abc$41290$auto$blifparse.cc:515:parse_blif$42606.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.470
VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.ADDRARDADDR[7] (RAMB18E1_VPR)                                 1.126    12.596
data arrival time                                                                                                        12.596

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.CLKARDCLK[0] (RAMB18E1_VPR)                                   0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -12.596
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.283


#Path 89
Startpoint: $auto$ff.cc:262:slice$16581.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13271.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16581.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$16581.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$abc$41290$auto$blifparse.cc:515:parse_blif$44265.T0.in[2] (.names)                                                                                    1.343     2.520
$abc$41290$auto$blifparse.cc:515:parse_blif$44265.T0.out[0] (.names)                                                                                   0.152     2.672
$abc$41290$auto$blifparse.cc:515:parse_blif$44265.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     2.672
$abc$41290$auto$blifparse.cc:515:parse_blif$44265.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     2.682
$abc$41290$auto$blifparse.cc:515:parse_blif$44275.T0.in[2] (.names)                                                                                    1.480     4.162
$abc$41290$auto$blifparse.cc:515:parse_blif$44275.T0.out[0] (.names)                                                                                   0.152     4.314
$abc$41290$auto$blifparse.cc:515:parse_blif$44275.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     4.314
$abc$41290$auto$blifparse.cc:515:parse_blif$44275.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     4.324
$techmap52475$abc$41290$auto$blifparse.cc:515:parse_blif$44287.A[0].in[1] (.names)                                                                     1.318     5.642
$techmap52475$abc$41290$auto$blifparse.cc:515:parse_blif$44287.A[0].out[0] (.names)                                                                    0.149     5.791
$techmap52477$abc$41290$auto$blifparse.cc:515:parse_blif$44286.A[3].in[3] (.names)                                                                     1.487     7.278
$techmap52477$abc$41290$auto$blifparse.cc:515:parse_blif$44286.A[3].out[0] (.names)                                                                    0.154     7.432
$abc$41290$auto$blifparse.cc:515:parse_blif$44286.T0.in[1] (.names)                                                                                    1.257     8.689
$abc$41290$auto$blifparse.cc:515:parse_blif$44286.T0.out[0] (.names)                                                                                   0.152     8.841
$abc$41290$auto$blifparse.cc:515:parse_blif$44286.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     8.841
$abc$41290$auto$blifparse.cc:515:parse_blif$44286.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     8.851
$auto$maccmap.cc:240:synth$19749.X[11].in[1] (.names)                                                                                                  1.577    10.428
$auto$maccmap.cc:240:synth$19749.X[11].out[0] (.names)                                                                                                 0.150    10.578
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    0.000    10.578
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    10.958
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    10.958
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    10.958
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    10.958
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    11.271
$auto$ff.cc:262:slice$13271.D[0] (FDRE_ZINI)                                                                                                           1.893    13.164
data arrival time                                                                                                                                               13.164

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13271.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.164
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.282


#Path 90
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16584.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334     8.704
$techmap49918$abc$41290$auto$blifparse.cc:515:parse_blif$42178.A[5].in[4] (.names)                                                                     1.537    10.242
$techmap49918$abc$41290$auto$blifparse.cc:515:parse_blif$42178.A[5].out[0] (.names)                                                                    0.154    10.396
$abc$41290$auto$blifparse.cc:515:parse_blif$42178.fpga_mux_0.S[0] (MUXF6)                                                                              0.501    10.897
$abc$41290$auto$blifparse.cc:515:parse_blif$42178.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    10.907
VexRiscv._zz_31_[25].in[0] (.names)                                                                                                                    0.896    11.803
VexRiscv._zz_31_[25].out[0] (.names)                                                                                                                   0.149    11.952
VexRiscv.decode_RS1[25].in[2] (.names)                                                                                                                 0.963    12.916
VexRiscv.decode_RS1[25].out[0] (.names)                                                                                                                0.153    13.069
$auto$ff.cc:262:slice$16584.D[0] (FDRE_ZINI)                                                                                                           0.093    13.162
data arrival time                                                                                                                                               13.162

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16584.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.162
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.280


#Path 91
Startpoint: $auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17645.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17381.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].in[0] (.names)                                                                     2.005     3.145
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].out[0] (.names)                                                                    0.153     3.298
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].in[1] (.names)                                                                     1.286     4.584
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].out[0] (.names)                                                                    0.149     4.733
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].in[4] (.names)                                                                     1.313     6.046
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].out[0] (.names)                                                                    0.152     6.198
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].in[1] (.names)                                                                     1.174     7.372
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].out[0] (.names)                                                                    0.153     7.525
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.in[1] (.names)                                                                                    1.350     8.876
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.out[0] (.names)                                                                                   0.152     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.038
$auto$maccmap.cc:114:fulladd$15490.Y[18].in[1] (.names)                                                                                                1.273    10.310
$auto$maccmap.cc:114:fulladd$15490.Y[18].out[0] (.names)                                                                                               0.149    10.459
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.DI2[0] (CARRY4_VPR)                                                                   1.016    11.475
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    12.284
$auto$ff.cc:262:slice$17645.D[0] (FDRE_ZINI)                                                                                                           0.873    13.158
data arrival time                                                                                                                                               13.158

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17645.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.158
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.276


#Path 92
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.ADDRARDADDR[8] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42612.T0.in[0] (.names)                                             0.981    10.103
$abc$41290$auto$blifparse.cc:515:parse_blif$42612.T0.out[0] (.names)                                            0.153    10.256
$abc$41290$auto$blifparse.cc:515:parse_blif$42612.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.256
$abc$41290$auto$blifparse.cc:515:parse_blif$42612.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.266
$abc$41290$auto$blifparse.cc:515:parse_blif$42610.T0.in[1] (.names)                                             1.053    11.319
$abc$41290$auto$blifparse.cc:515:parse_blif$42610.T0.out[0] (.names)                                            0.152    11.471
$abc$41290$auto$blifparse.cc:515:parse_blif$42610.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.471
$abc$41290$auto$blifparse.cc:515:parse_blif$42610.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.481
VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.ADDRARDADDR[8] (RAMB18E1_VPR)                                 1.102    12.583
data arrival time                                                                                                        12.583

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0.CLKARDCLK[0] (RAMB18E1_VPR)                                   0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -12.583
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.270


#Path 93
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[8] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42600.T0.in[0] (.names)                                             1.096    10.219
$abc$41290$auto$blifparse.cc:515:parse_blif$42600.T0.out[0] (.names)                                            0.153    10.372
$abc$41290$auto$blifparse.cc:515:parse_blif$42600.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.372
$abc$41290$auto$blifparse.cc:515:parse_blif$42600.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.382
$abc$41290$auto$blifparse.cc:515:parse_blif$42598.T0.in[1] (.names)                                             1.053    11.435
$abc$41290$auto$blifparse.cc:515:parse_blif$42598.T0.out[0] (.names)                                            0.152    11.587
$abc$41290$auto$blifparse.cc:515:parse_blif$42598.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.587
$abc$41290$auto$blifparse.cc:515:parse_blif$42598.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.597
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRU[8] (RAMB36E1_PRIM)                              0.970    12.566
data arrival time                                                                                                        12.566

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.566    10.313
data required time                                                                                                       10.313
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.313
data arrival time                                                                                                       -12.566
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.253


#Path 94
Startpoint: $auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17643.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17381.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].in[0] (.names)                                                                     2.005     3.145
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].out[0] (.names)                                                                    0.153     3.298
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].in[1] (.names)                                                                     1.286     4.584
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].out[0] (.names)                                                                    0.149     4.733
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].in[4] (.names)                                                                     1.313     6.046
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].out[0] (.names)                                                                    0.152     6.198
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].in[1] (.names)                                                                     1.174     7.372
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].out[0] (.names)                                                                    0.153     7.525
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.in[1] (.names)                                                                                    1.350     8.876
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.out[0] (.names)                                                                                   0.152     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.038
$auto$maccmap.cc:114:fulladd$15490.Y[18].in[1] (.names)                                                                                                1.273    10.310
$auto$maccmap.cc:114:fulladd$15490.Y[18].out[0] (.names)                                                                                               0.149    10.459
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.DI2[0] (CARRY4_VPR)                                                                   1.016    11.475
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    12.045
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    12.045
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    12.267
$auto$ff.cc:262:slice$17643.D[0] (FDRE_ZINI)                                                                                                           0.850    13.118
data arrival time                                                                                                                                               13.118

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17643.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.118
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.236


#Path 95
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[8] (RAMB36E1_PRIM clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42600.T0.in[0] (.names)                                             1.096    10.219
$abc$41290$auto$blifparse.cc:515:parse_blif$42600.T0.out[0] (.names)                                            0.153    10.372
$abc$41290$auto$blifparse.cc:515:parse_blif$42600.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.372
$abc$41290$auto$blifparse.cc:515:parse_blif$42600.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.382
$abc$41290$auto$blifparse.cc:515:parse_blif$42598.T0.in[1] (.names)                                             1.053    11.435
$abc$41290$auto$blifparse.cc:515:parse_blif$42598.T0.out[0] (.names)                                            0.152    11.587
$abc$41290$auto$blifparse.cc:515:parse_blif$42598.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.587
$abc$41290$auto$blifparse.cc:515:parse_blif$42598.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.597
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.ADDRARDADDRL[8] (RAMB36E1_PRIM)                              0.971    12.568
data arrival time                                                                                                        12.568

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0.CLKARDCLKL[0] (RAMB36E1_PRIM)                                0.879    10.879
clock uncertainty                                                                                               0.000    10.879
cell setup time                                                                                                -0.515    10.364
data required time                                                                                                       10.364
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.364
data arrival time                                                                                                       -12.568
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.204


#Path 96
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16574.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313     8.341
$techmap49550$abc$41290$auto$blifparse.cc:515:parse_blif$42137.A[1].in[4] (.names)                                                                     1.338     9.680
$techmap49550$abc$41290$auto$blifparse.cc:515:parse_blif$42137.A[1].out[0] (.names)                                                                    0.149     9.829
VexRiscv._zz_31_[15].in[1] (.names)                                                                                                                    0.924    10.752
VexRiscv._zz_31_[15].out[0] (.names)                                                                                                                   0.119    10.871
$abc$41290$auto$blifparse.cc:515:parse_blif$42546.T0.in[1] (.names)                                                                                    0.888    11.759
$abc$41290$auto$blifparse.cc:515:parse_blif$42546.T0.out[0] (.names)                                                                                   0.150    11.909
$abc$41290$auto$blifparse.cc:515:parse_blif$42546.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    11.909
$abc$41290$auto$blifparse.cc:515:parse_blif$42546.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    11.919
$auto$ff.cc:262:slice$16574.D[0] (FDRE_ZINI)                                                                                                           1.137    13.056
data arrival time                                                                                                                                               13.056

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16574.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.056
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.174


#Path 97
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16582.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313     8.569
$techmap49655$abc$41290$auto$blifparse.cc:515:parse_blif$42169.A[1].in[4] (.names)                                                                     1.665    10.234
$techmap49655$abc$41290$auto$blifparse.cc:515:parse_blif$42169.A[1].out[0] (.names)                                                                    0.149    10.383
VexRiscv._zz_31_[23].in[1] (.names)                                                                                                                    0.642    11.025
VexRiscv._zz_31_[23].out[0] (.names)                                                                                                                   0.150    11.175
VexRiscv.decode_RS1[23].in[2] (.names)                                                                                                                 0.799    11.974
VexRiscv.decode_RS1[23].out[0] (.names)                                                                                                                0.153    12.127
$auto$ff.cc:262:slice$16582.D[0] (FDRE_ZINI)                                                                                                           0.928    13.055
data arrival time                                                                                                                                               13.055

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16582.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.055
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.173


#Path 98
Startpoint: $auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17640.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$17381.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$17381.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     1.140
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].in[0] (.names)                                                                     2.005     3.145
$techmap51934$abc$41290$auto$blifparse.cc:515:parse_blif$43858.A[1].out[0] (.names)                                                                    0.153     3.298
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].in[1] (.names)                                                                     1.286     4.584
$techmap51982$abc$41290$auto$blifparse.cc:515:parse_blif$43901.A[0].out[0] (.names)                                                                    0.149     4.733
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].in[4] (.names)                                                                     1.313     6.046
$techmap51984$abc$41290$auto$blifparse.cc:515:parse_blif$43899.A[1].out[0] (.names)                                                                    0.152     6.198
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].in[1] (.names)                                                                     1.174     7.372
$techmap51998$abc$41290$auto$blifparse.cc:515:parse_blif$43898.A[3].out[0] (.names)                                                                    0.153     7.525
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.in[1] (.names)                                                                                    1.350     8.876
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.T0.out[0] (.names)                                                                                   0.152     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000     9.028
$abc$41290$auto$blifparse.cc:515:parse_blif$43898.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     9.038
$auto$maccmap.cc:114:fulladd$15490.Y[18].in[1] (.names)                                                                                                1.273    10.310
$auto$maccmap.cc:114:fulladd$15490.Y[18].out[0] (.names)                                                                                               0.149    10.459
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.DI2[0] (CARRY4_VPR)                                                                   1.016    11.475
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000    11.931
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000    11.931
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    12.265
$auto$ff.cc:262:slice$17640.D[0] (FDRE_ZINI)                                                                                                           0.786    13.052
data arrival time                                                                                                                                               13.052

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17640.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.045    10.882
data required time                                                                                                                                              10.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.882
data arrival time                                                                                                                                              -13.052
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.170


#Path 99
Startpoint: $auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16623.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13288.C[0] (FDRE_ZINI)                                                                                                           0.837     0.837
$auto$ff.cc:262:slice$13288.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.340     1.177
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].in[1] (.names)                                                                     0.965     2.142
$techmap49422$abc$41290$auto$blifparse.cc:515:parse_blif$41674.A[0].out[0] (.names)                                                                    0.153     2.295
VexRiscv.execute_SRC1[9].in[1] (.names)                                                                                                                1.243     3.538
VexRiscv.execute_SRC1[9].out[0] (.names)                                                                                                               0.149     3.687
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].in[1] (.names)                                                                     1.220     4.907
$techmap50400$abc$41290$auto$blifparse.cc:515:parse_blif$41806.A[1].out[0] (.names)                                                                    0.150     5.057
$auto$maccmap.cc:240:synth$18113.X[9].in[1] (.names)                                                                                                   1.205     6.262
$auto$maccmap.cc:240:synth$18113.X[9].out[0] (.names)                                                                                                  0.152     6.414
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    1.087     7.500
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.028
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.028
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.142
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.142
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.256
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.256
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.370
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.370
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     8.484
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     8.484
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239     8.723
$techmap49912$abc$41290$auto$blifparse.cc:515:parse_blif$42199.A[5].in[4] (.names)                                                                     1.046     9.770
$techmap49912$abc$41290$auto$blifparse.cc:515:parse_blif$42199.A[5].out[0] (.names)                                                                    0.152     9.922
$abc$41290$auto$blifparse.cc:515:parse_blif$42199.fpga_mux_0.S[0] (MUXF6)                                                                              0.721    10.643
$abc$41290$auto$blifparse.cc:515:parse_blif$42199.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    10.653
VexRiscv._zz_31_[30].in[0] (.names)                                                                                                                    0.645    11.298
VexRiscv._zz_31_[30].out[0] (.names)                                                                                                                   0.149    11.447
$abc$41290$auto$blifparse.cc:515:parse_blif$42494.T0.in[1] (.names)                                                                                    0.658    12.105
$abc$41290$auto$blifparse.cc:515:parse_blif$42494.T0.out[0] (.names)                                                                                   0.150    12.255
$abc$41290$auto$blifparse.cc:515:parse_blif$42494.fpga_mux_0.I0[0] (MUXF6)                                                                             0.000    12.255
$abc$41290$auto$blifparse.cc:515:parse_blif$42494.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    12.265
$auto$ff.cc:262:slice$16623.D[0] (FDRE_ZINI)                                                                                                           0.786    13.051
data arrival time                                                                                                                                               13.051

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16623.C[0] (FDRE_ZINI)                                                                                                           0.837    10.837
clock uncertainty                                                                                                                                      0.000    10.837
cell setup time                                                                                                                                        0.046    10.883
data required time                                                                                                                                              10.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              10.883
data arrival time                                                                                                                                              -13.051
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -2.168


#Path 100
Startpoint: $auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17552.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                            0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000     0.000
$auto$ff.cc:262:slice$17405.C[0] (FDRE_ZINI)                                                                    0.837     0.837
$auto$ff.cc:262:slice$17405.Q[0] (FDRE_ZINI) [clock-to-output]                                                  0.303     1.140
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.in[4] (.names)                                             1.410     2.550
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.T0.out[0] (.names)                                            0.150     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.I0[0] (MUXF6)                                      0.000     2.700
$abc$41290$auto$blifparse.cc:515:parse_blif$41292.fpga_mux_0.O[0] (MUXF6)                                       0.010     2.710
VexRiscv._zz_198_.in[1] (.names)                                                                                0.661     3.371
VexRiscv._zz_198_.out[0] (.names)                                                                               0.153     3.524
$auto$alumacc.cc:485:replace_alu$7368.X[1].in[1] (.names)                                                       1.257     4.781
$auto$alumacc.cc:485:replace_alu$7368.X[1].out[0] (.names)                                                      0.152     4.933
VexRiscv.contextSwitching.in[0] (.names)                                                                        0.468     5.401
VexRiscv.contextSwitching.out[0] (.names)                                                                       0.150     5.551
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.DI1[0] (CARRY4_VPR)                       0.817     6.368
$auto$alumacc.cc:485:replace_alu$7368.genblk1.slice[0].genblk1.carry4.O2[0] (CARRY4_VPR)                        0.471     6.839
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].in[1] (.names)                              1.267     8.106
$techmap50009$abc$41290$auto$blifparse.cc:515:parse_blif$42582.A[5].out[0] (.names)                             0.152     8.258
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].in[0] (.names)                              0.711     8.969
$techmap50013$abc$41290$auto$blifparse.cc:515:parse_blif$42586.A[4].out[0] (.names)                             0.153     9.122
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.T0.in[0] (.names)                                             1.116    10.238
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.T0.out[0] (.names)                                            0.153    10.391
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.fpga_mux_0.I0[0] (MUXF6)                                      0.000    10.391
$abc$41290$auto$blifparse.cc:515:parse_blif$42604.fpga_mux_0.O[0] (MUXF6)                                       0.010    10.401
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.T0.in[1] (.names)                                             1.058    11.460
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.T0.out[0] (.names)                                            0.152    11.612
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.fpga_mux_0.I0[0] (MUXF6)                                      0.000    11.612
$abc$41290$auto$blifparse.cc:515:parse_blif$42602.fpga_mux_0.O[0] (MUXF6)                                       0.010    11.622
$auto$ff.cc:262:slice$17552.D[0] (FDRE_ZINI)                                                                    1.428    13.050
data arrival time                                                                                                        13.050

clock sys_clk (rise edge)                                                                                      10.000    10.000
clock source latency                                                                                            0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                        0.000    10.000
$auto$ff.cc:262:slice$17552.C[0] (FDRE_ZINI)                                                                    0.837    10.837
clock uncertainty                                                                                               0.000    10.837
cell setup time                                                                                                 0.046    10.883
data required time                                                                                                       10.883
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.883
data arrival time                                                                                                       -13.050
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -2.167


#End of timing report
