; hydride.node.0
; (reg 0) <32 x i8>
; (reg 1) <32 x i8>
; (reg 2) <32 x i8>


(_mm512_max_epu64_dsl 
(reg 0)  
(_mm512_max_epu64_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>

; hydride.node.1
; (reg 0) <32 x i8>
; (reg 1) <32 x i8>
; (reg 2) <32 x i8>


(_m_pminub_dsl 
(reg 0)  
(_m_pminub_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>

; hydride.node.2
; (reg 0) <32 x i8>
; (reg 1) <32 x i8>
; (reg 2) <32 x i8>


(_m_pminub_dsl 
(reg 0)  
(_m_pminub_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>

; hydride.node.3
; (reg 0) <32 x i8>
; (reg 1) <32 x i8>
; (reg 2) <32 x i8>


(_mm512_max_epu64_dsl 
(reg 0)  
(_mm512_max_epu64_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>

; hydride.node.4
; (reg 2) <32 x i8>
; (reg 0) <32 x i8>
; (reg 1) <32 x i8>


(_mm512_max_epu64_dsl 
(_m_pminub_dsl 
(reg 0)  
(_mm512_max_epu64_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>
  
(_m_pminub_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>

; hydride.node.5
; (reg 2) <32 x i8>
; (reg 0) <32 x i8>
; (reg 1) <32 x i8>


(_mm512_max_epu64_dsl 
(_m_pminub_dsl 
(reg 0)  
(_mm512_max_epu64_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>
  
(_m_pminub_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>

; hydride.node.6
; (reg 6) <32 x i8>
; (reg 1) <32 x i8>
; (reg 3) <32 x i8>
; (reg 4) <32 x i8>
; (reg 0) <32 x i8>
; (reg 2) <32 x i8>
; (reg 5) <32 x i8>


(_mm512_max_epu64_dsl 
(_m_pminub_dsl 
(_mm512_max_epu64_dsl 
(reg 0)  
(reg 1)  256  8  );<32 x i8>
  
(_mm512_max_epu64_dsl 
(_m_pminub_dsl 
(_mm512_max_epu64_dsl 
(reg 2)  
(reg 3)  256  8  );<32 x i8>
  
(_mm512_max_epu64_dsl 
(_m_pminub_dsl 
(reg 4)  
(_mm512_max_epu64_dsl 
(reg 5)  
(reg 6)  256  8  );<32 x i8>
  256  8  );<32 x i8>
  
(_m_pminub_dsl 
(reg 5)  
(reg 6)  256  8  );<32 x i8>
  256  8  );<32 x i8>
  256  8  );<32 x i8>
  
(_m_pminub_dsl 
(reg 2)  
(reg 3)  256  8  );<32 x i8>
  256  8  );<32 x i8>
  256  8  );<32 x i8>
  
(_m_pminub_dsl 
(reg 0)  
(reg 1)  256  8  );<32 x i8>
  256  8  );<32 x i8>

; hydride.node.7
; (reg 0) <32 x i8>
; (reg 1) <32 x i8>
; (reg 2) <32 x i8>


(_m_pminub_dsl 
(reg 0)  
(_m_pminub_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>

; hydride.node.8
; (reg 2) <32 x i8>
; (reg 0) <32 x i8>
; (reg 1) <32 x i8>


(_mm512_max_epu64_dsl 
(reg 0)  
(_mm512_max_epu64_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>

; hydride.node.9
; (reg 2) <32 x i8>
; (reg 0) <32 x i8>
; (reg 1) <32 x i8>


(_mm512_max_epu64_dsl 
(_m_pminub_dsl 
(reg 0)  
(_mm512_max_epu64_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>
  
(_m_pminub_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>

; hydride.node.10
; (reg 2) <32 x i8>
; (reg 0) <32 x i8>
; (reg 1) <32 x i8>


(_mm512_max_epu64_dsl 
(_m_pminub_dsl 
(reg 0)  
(_mm512_max_epu64_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>
  
(_m_pminub_dsl 
(reg 1)  
(reg 2)  256  8  );<32 x i8>
  256  8  );<32 x i8>

; hydride.node.11
; (reg 1) <32 x i8>
; (reg 6) <32 x i8>
; (reg 3) <32 x i8>
; (reg 4) <32 x i8>
; (reg 5) <32 x i8>
; (reg 0) <32 x i8>
; (reg 2) <32 x i8>


(_mm512_max_epu64_dsl 
(_m_pminub_dsl 
(_mm512_max_epu64_dsl 
(reg 0)  
(reg 1)  256  8  );<32 x i8>
  
(_mm512_max_epu64_dsl 
(_m_pminub_dsl 
(_mm512_max_epu64_dsl 
(reg 2)  
(reg 3)  256  8  );<32 x i8>
  
(_mm512_max_epu64_dsl 
(_m_pminub_dsl 
(reg 4)  
(_mm512_max_epu64_dsl 
(reg 5)  
(reg 6)  256  8  );<32 x i8>
  256  8  );<32 x i8>
  
(_m_pminub_dsl 
(reg 5)  
(reg 6)  256  8  );<32 x i8>
  256  8  );<32 x i8>
  256  8  );<32 x i8>
  
(_m_pminub_dsl 
(reg 2)  
(reg 3)  256  8  );<32 x i8>
  256  8  );<32 x i8>
  256  8  );<32 x i8>
  
(_m_pminub_dsl 
(reg 0)  
(reg 1)  256  8  );<32 x i8>
  256  8  );<32 x i8>

