# vsim work.mpc_tb 
# Start time: 01:53:18 on Sep 07,2022
# Loading work.mpc_tb
# Loading work.macro
# Loading work.mpc
# Loading work.v_line
# Loading work.top_h_line
# Loading work.bot_h_line
# ** Warning: (vsim-3017) rtl/mpc.v(86): [TFMPC] - Too few port connections. Expected 51, found 35.
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_0 File: rtl/v_line.v
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wb_clk_i'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wb_rst_i'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wbs_stb_i'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wbs_cyc_i'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wbs_we_i'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wbs_sel_i'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wbs_dat_i'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wbs_adr_i'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wb_clk_i_buf'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wb_rst_i_buf'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wbs_stb_i_buf'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wbs_cyc_i_buf'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wbs_we_i_buf'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wbs_sel_i_buf'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wbs_dat_i_buf'.
# ** Warning: (vsim-3722) rtl/mpc.v(86): [TFMPC] - Missing connection for port 'wbs_adr_i_buf'.
# ** Warning: (vsim-3017) rtl/mpc.v(130): [TFMPC] - Too few port connections. Expected 51, found 49.
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_1 File: rtl/v_line.v
# ** Warning: (vsim-3722) rtl/mpc.v(130): [TFMPC] - Missing connection for port 'wbs_ack_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(130): [TFMPC] - Missing connection for port 'wbs_dat_o'.
# ** Warning: (vsim-3017) rtl/mpc.v(189): [TFMPC] - Too few port connections. Expected 51, found 47.
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_2 File: rtl/v_line.v
# ** Warning: (vsim-3722) rtl/mpc.v(189): [TFMPC] - Missing connection for port 'wbs_ack_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(189): [TFMPC] - Missing connection for port 'wbs_dat_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(189): [TFMPC] - Missing connection for port 'wbs_ack_o_buf'.
# ** Warning: (vsim-3722) rtl/mpc.v(189): [TFMPC] - Missing connection for port 'wbs_dat_o_buf'.
vlog rtl/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:21 on Sep 07,2022
# vlog -reportprogress 300 rtl/bot_h_line.v rtl/mpc.v rtl/top_h_line.v rtl/v_line.v 
# -- Compiling module bot_h_line
# -- Compiling module mpc
# -- Compiling module top_h_line
# -- Compiling module v_line
# 
# Top level modules:
# 	mpc
# End time: 01:57:21 on Sep 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mpc
# Loading work.v_line
# Loading work.top_h_line
# Loading work.bot_h_line
# ** Warning: (vsim-3015) rtl/mpc.v(90): [PCDPC] - Port size (4) does not match connection size (3) for port 'wbs_sel_i'. The port definition is at: rtl/v_line.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_0 File: rtl/v_line.v
# ** Warning: (vsim-3017) rtl/mpc.v(152): [TFMPC] - Too few port connections. Expected 51, found 49.
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_1 File: rtl/v_line.v
# ** Warning: (vsim-3722) rtl/mpc.v(152): [TFMPC] - Missing connection for port 'wbs_ack_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(152): [TFMPC] - Missing connection for port 'wbs_dat_o'.
# ** Warning: (vsim-3017) rtl/mpc.v(211): [TFMPC] - Too few port connections. Expected 51, found 47.
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_2 File: rtl/v_line.v
# ** Warning: (vsim-3722) rtl/mpc.v(211): [TFMPC] - Missing connection for port 'wbs_ack_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(211): [TFMPC] - Missing connection for port 'wbs_dat_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(211): [TFMPC] - Missing connection for port 'wbs_ack_o_buf'.
# ** Warning: (vsim-3722) rtl/mpc.v(211): [TFMPC] - Missing connection for port 'wbs_dat_o_buf'.
vlog rtl/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:44 on Sep 07,2022
# vlog -reportprogress 300 rtl/bot_h_line.v rtl/mpc.v rtl/top_h_line.v rtl/v_line.v 
# -- Compiling module bot_h_line
# -- Compiling module mpc
# -- Compiling module top_h_line
# -- Compiling module v_line
# 
# Top level modules:
# 	mpc
# End time: 01:57:45 on Sep 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.mpc
# Loading work.v_line
# Loading work.top_h_line
# Loading work.bot_h_line
# ** Warning: (vsim-3015) rtl/mpc.v(90): [PCDPC] - Port size (4) does not match connection size (3) for port 'wbs_sel_i'. The port definition is at: rtl/v_line.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_0 File: rtl/v_line.v
# ** Warning: (vsim-3015) rtl/mpc.v(90): [PCDPC] - Port size (4) does not match connection size (3) for port 'wbs_sel_i_buf'. The port definition is at: rtl/v_line.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_0 File: rtl/v_line.v
# ** Warning: (vsim-3017) rtl/mpc.v(152): [TFMPC] - Too few port connections. Expected 51, found 49.
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_1 File: rtl/v_line.v
# ** Warning: (vsim-3722) rtl/mpc.v(152): [TFMPC] - Missing connection for port 'wbs_ack_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(152): [TFMPC] - Missing connection for port 'wbs_dat_o'.
# ** Warning: (vsim-3017) rtl/mpc.v(211): [TFMPC] - Too few port connections. Expected 51, found 47.
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_2 File: rtl/v_line.v
# ** Warning: (vsim-3722) rtl/mpc.v(211): [TFMPC] - Missing connection for port 'wbs_ack_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(211): [TFMPC] - Missing connection for port 'wbs_dat_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(211): [TFMPC] - Missing connection for port 'wbs_ack_o_buf'.
# ** Warning: (vsim-3722) rtl/mpc.v(211): [TFMPC] - Missing connection for port 'wbs_dat_o_buf'.
vlog rtl/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:33 on Sep 07,2022
# vlog -reportprogress 300 rtl/bot_h_line.v rtl/mpc.v rtl/top_h_line.v rtl/v_line.v 
# -- Compiling module bot_h_line
# -- Compiling module mpc
# -- Compiling module top_h_line
# -- Compiling module v_line
# 
# Top level modules:
# 	mpc
# End time: 01:58:33 on Sep 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mpc
# Loading work.v_line
# Loading work.top_h_line
# Loading work.bot_h_line
# ** Warning: (vsim-3017) rtl/mpc.v(152): [TFMPC] - Too few port connections. Expected 51, found 49.
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_1 File: rtl/v_line.v
# ** Warning: (vsim-3722) rtl/mpc.v(152): [TFMPC] - Missing connection for port 'wbs_ack_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(152): [TFMPC] - Missing connection for port 'wbs_dat_o'.
# ** Warning: (vsim-3017) rtl/mpc.v(211): [TFMPC] - Too few port connections. Expected 51, found 47.
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_2 File: rtl/v_line.v
# ** Warning: (vsim-3722) rtl/mpc.v(211): [TFMPC] - Missing connection for port 'wbs_ack_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(211): [TFMPC] - Missing connection for port 'wbs_dat_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(211): [TFMPC] - Missing connection for port 'wbs_ack_o_buf'.
# ** Warning: (vsim-3722) rtl/mpc.v(211): [TFMPC] - Missing connection for port 'wbs_dat_o_buf'.
vlog rtl/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:57 on Sep 07,2022
# vlog -reportprogress 300 rtl/bot_h_line.v rtl/mpc.v rtl/top_h_line.v rtl/v_line.v 
# -- Compiling module bot_h_line
# -- Compiling module mpc
# -- Compiling module top_h_line
# -- Compiling module v_line
# 
# Top level modules:
# 	mpc
# End time: 02:00:58 on Sep 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.mpc
# Loading work.v_line
# Loading work.top_h_line
# Loading work.bot_h_line
# ** Warning: (vsim-3017) rtl/mpc.v(214): [TFMPC] - Too few port connections. Expected 51, found 47.
#    Time: 0 ps  Iteration: 0  Instance: /mpc_tb/dut/v_selector_2 File: rtl/v_line.v
# ** Warning: (vsim-3722) rtl/mpc.v(214): [TFMPC] - Missing connection for port 'wbs_ack_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(214): [TFMPC] - Missing connection for port 'wbs_dat_o'.
# ** Warning: (vsim-3722) rtl/mpc.v(214): [TFMPC] - Missing connection for port 'wbs_ack_o_buf'.
# ** Warning: (vsim-3722) rtl/mpc.v(214): [TFMPC] - Missing connection for port 'wbs_dat_o_buf'.
vlog rtl/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:02:12 on Sep 07,2022
# vlog -reportprogress 300 rtl/bot_h_line.v rtl/mpc.v rtl/top_h_line.v rtl/v_line.v 
# -- Compiling module bot_h_line
# -- Compiling module mpc
# -- Compiling module top_h_line
# -- Compiling module v_line
# 
# Top level modules:
# 	mpc
# End time: 02:02:12 on Sep 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mpc
# Loading work.v_line
# Loading work.top_h_line
# Loading work.bot_h_line
add wave -position insertpoint  \
sim:/mpc_tb/configuration \
sim:/mpc_tb/IO_west_oe \
sim:/mpc_tb/IO_west_o \
sim:/mpc_tb/IO_west_i \
sim:/mpc_tb/IO_north_oe \
sim:/mpc_tb/IO_north_o \
sim:/mpc_tb/IO_north_i \
sim:/mpc_tb/IO_east_oe \
sim:/mpc_tb/IO_east_o \
sim:/mpc_tb/IO_east_i
run
add wave -position insertpoint  \
sim:/mpc_tb/macro_0/IO_west_i \
sim:/mpc_tb/macro_0/IO_north_i \
sim:/mpc_tb/macro_0/IO_east_i
add wave -position insertpoint  \
sim:/mpc_tb/macro_1/IO_west_i \
sim:/mpc_tb/macro_1/IO_north_i \
sim:/mpc_tb/macro_1/IO_east_i
add wave -position insertpoint  \
sim:/mpc_tb/macro_2/IO_west_i \
sim:/mpc_tb/macro_2/IO_north_i \
sim:/mpc_tb/macro_2/IO_east_i
add wave -position insertpoint  \
sim:/mpc_tb/macro_3/IO_west_i \
sim:/mpc_tb/macro_3/IO_north_i \
sim:/mpc_tb/macro_3/IO_east_i
run
restart
run
add wave -position insertpoint  \
sim:/mpc_tb/dut/wb_clk_i \
sim:/mpc_tb/dut/wb_rst_i \
sim:/mpc_tb/dut/wbs_adr_i \
sim:/mpc_tb/dut/wbs_cyc_i \
sim:/mpc_tb/dut/wbs_dat_i \
sim:/mpc_tb/dut/wbs_sel_i \
sim:/mpc_tb/dut/wbs_stb_i \
sim:/mpc_tb/dut/wbs_we_i
add wave -position insertpoint  \
sim:/mpc_tb/dut/wbs_ack_o
add wave -position insertpoint  \
sim:/mpc_tb/dut/wbs_dat_o
run
restart
run
add wave -position insertpoint  \
sim:/mpc_tb/configuration
add wave -position insertpoint  \
sim:/mpc_tb/macro_0/wb_clk_i \
sim:/mpc_tb/macro_0/wb_rst_i \
sim:/mpc_tb/macro_0/wbs_adr_i \
sim:/mpc_tb/macro_0/wbs_cyc_i \
sim:/mpc_tb/macro_0/wbs_dat_i \
sim:/mpc_tb/macro_0/wbs_sel_i \
sim:/mpc_tb/macro_0/wbs_stb_i \
sim:/mpc_tb/macro_0/wbs_we_i
restart
run
add wave -position insertpoint  \
sim:/mpc_tb/macro_1/wb_clk_i \
sim:/mpc_tb/macro_1/wb_rst_i \
sim:/mpc_tb/macro_1/wbs_adr_i \
sim:/mpc_tb/macro_1/wbs_cyc_i \
sim:/mpc_tb/macro_1/wbs_dat_i \
sim:/mpc_tb/macro_1/wbs_sel_i \
sim:/mpc_tb/macro_1/wbs_stb_i \
sim:/mpc_tb/macro_1/wbs_we_i
add wave -position insertpoint  \
sim:/mpc_tb/macro_2/wb_clk_i \
sim:/mpc_tb/macro_2/wb_rst_i \
sim:/mpc_tb/macro_2/wbs_adr_i \
sim:/mpc_tb/macro_2/wbs_cyc_i \
sim:/mpc_tb/macro_2/wbs_dat_i \
sim:/mpc_tb/macro_2/wbs_sel_i \
sim:/mpc_tb/macro_2/wbs_stb_i \
sim:/mpc_tb/macro_2/wbs_we_i
add wave -position insertpoint  \
sim:/mpc_tb/macro_3/wb_clk_i \
sim:/mpc_tb/macro_3/wb_rst_i \
sim:/mpc_tb/macro_3/wbs_adr_i \
sim:/mpc_tb/macro_3/wbs_cyc_i \
sim:/mpc_tb/macro_3/wbs_dat_i \
sim:/mpc_tb/macro_3/wbs_sel_i \
sim:/mpc_tb/macro_3/wbs_stb_i \
sim:/mpc_tb/macro_3/wbs_we_i
restart
run
add wave -position insertpoint  \
sim:/mpc_tb/macro_0/wbs_ack_o \
sim:/mpc_tb/macro_0/wbs_dat_o
add wave -position insertpoint  \
sim:/mpc_tb/macro_1/wbs_ack_o \
sim:/mpc_tb/macro_1/wbs_dat_o
add wave -position insertpoint  \
sim:/mpc_tb/macro_2/wbs_dat_o \
sim:/mpc_tb/macro_2/number
add wave -position insertpoint  \
sim:/mpc_tb/macro_3/wbs_dat_o \
sim:/mpc_tb/macro_3/number
restart
run
add wave -position insertpoint  \
sim:/mpc_tb/macro_2/wbs_ack_o
restart
run
vlog sim/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:12:37 on Sep 07,2022
# vlog -reportprogress 300 sim/macro.v sim/mpc_tb.v 
# -- Compiling module macro
# -- Compiling module mpc_tb
# 
# Top level modules:
# 	mpc_tb
# End time: 02:12:38 on Sep 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.mpc_tb
# Loading work.macro
run
vlog sim/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:01 on Sep 07,2022
# vlog -reportprogress 300 sim/macro.v sim/mpc_tb.v 
# -- Compiling module macro
# -- Compiling module mpc_tb
# 
# Top level modules:
# 	mpc_tb
# End time: 02:13:01 on Sep 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mpc_tb
# Loading work.macro
run
vlog sim/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:32 on Sep 07,2022
# vlog -reportprogress 300 sim/macro.v sim/mpc_tb.v 
# -- Compiling module macro
# -- Compiling module mpc_tb
# 
# Top level modules:
# 	mpc_tb
# End time: 02:19:32 on Sep 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog rtl/*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:44 on Sep 07,2022
# vlog -reportprogress 300 rtl/bot_h_line.v rtl/mpc.v rtl/top_h_line.v rtl/v_line.v 
# -- Compiling module bot_h_line
# -- Compiling module mpc
# -- Compiling module top_h_line
# -- Compiling module v_line
# 
# Top level modules:
# 	mpc
# End time: 02:19:44 on Sep 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.mpc_tb
# Loading work.macro
# Loading work.mpc
# Loading work.v_line
# Loading work.top_h_line
# Loading work.bot_h_line
run
