{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511831300442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511831300442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 20:08:20 2017 " "Processing started: Mon Nov 27 20:08:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511831300442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511831300442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511831300442 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511831301811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone2.v 1 1 " "Found 1 design units, including 1 entities, in source file milestone2.v" { { "Info" "ISGN_ENTITY_NAME" "1 milestone2 " "Found entity 1: milestone2" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831301921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831301921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831301921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831301921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831301936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831301936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831301936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831301936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/Clock_100_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831301952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831301952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831301952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831301952 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "milestone1.v(102) " "Verilog HDL information at milestone1.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1511831301968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone1.v 1 1 " "Found 1 design units, including 1 entities, in source file milestone1.v" { { "Info" "ISGN_ENTITY_NAME" "1 milestone1 " "Found entity 1: milestone1" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831301968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831301968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831301982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831301982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/VGA_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831301988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831301988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/PB_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831301989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831301989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receive_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_Receive_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831301989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831301989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM_Emulator " "Found entity 1: tb_SRAM_Emulator" {  } { { "tb_SRAM_Emulator.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/tb_SRAM_Emulator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831302004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831302004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_project_m2.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_project_m2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project_M2 " "Found entity 1: tb_project_M2" {  } { { "tb_project_M2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/tb_project_M2.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831302004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831302004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram0.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Found entity 1: dual_port_RAM0" {  } { { "dual_port_RAM0.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM0.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831302019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831302019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Found entity 1: dual_port_RAM1" {  } { { "dual_port_RAM1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831302025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831302025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Found entity 1: dual_port_RAM2" {  } { { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831302025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831302025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511831302640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 project.v(297) " "Verilog HDL assignment warning at project.v(297): truncated value with size 10 to match size of target (9)" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831302649 "|project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEVEN_SEGMENT_N_O project.v(29) " "Output port \"SEVEN_SEGMENT_N_O\" at project.v(29) has no driver" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511831302649 "|project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Controller PB_Controller:PB_unit " "Elaborating entity \"PB_Controller\" for hierarchy \"PB_Controller:PB_unit\"" {  } { { "project.v" "PB_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831302702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "project.v" "VGA_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831302708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\"" {  } { { "VGA_SRAM_interface.v" "VGA_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/VGA_SRAM_interface.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831302789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "project.v" "UART_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831302789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receive_Controller UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX " "Elaborating entity \"UART_Receive_Controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX\"" {  } { { "UART_SRAM_interface.v" "UART_RX" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_SRAM_interface.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831302903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:SRAM_unit " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:SRAM_unit\"" {  } { { "project.v" "SRAM_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831302951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "SRAM_Controller.v" "Clock_100_PLL_inst" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831302959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "altpll_component" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/Clock_100_PLL.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/Clock_100_PLL.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""}  } { { "Clock_100_PLL.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/Clock_100_PLL.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511831303041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone1 milestone1:milestone1_unit " "Elaborating entity \"milestone1\" for hierarchy \"milestone1:milestone1_unit\"" {  } { { "project.v" "milestone1_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831303041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(242) " "Verilog HDL assignment warning at milestone1.v(242): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303893 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(253) " "Verilog HDL assignment warning at milestone1.v(253): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303893 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(272) " "Verilog HDL assignment warning at milestone1.v(272): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303893 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(282) " "Verilog HDL assignment warning at milestone1.v(282): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303893 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(292) " "Verilog HDL assignment warning at milestone1.v(292): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303893 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(302) " "Verilog HDL assignment warning at milestone1.v(302): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303893 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(518) " "Verilog HDL assignment warning at milestone1.v(518): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303909 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(523) " "Verilog HDL assignment warning at milestone1.v(523): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303909 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(527) " "Verilog HDL assignment warning at milestone1.v(527): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303909 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(671) " "Verilog HDL assignment warning at milestone1.v(671): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303909 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(728) " "Verilog HDL assignment warning at milestone1.v(728): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303909 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(733) " "Verilog HDL assignment warning at milestone1.v(733): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303909 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(737) " "Verilog HDL assignment warning at milestone1.v(737): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303909 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(745) " "Verilog HDL assignment warning at milestone1.v(745): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303909 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(750) " "Verilog HDL assignment warning at milestone1.v(750): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303909 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(754) " "Verilog HDL assignment warning at milestone1.v(754): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303909 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(760) " "Verilog HDL assignment warning at milestone1.v(760): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303909 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(766) " "Verilog HDL assignment warning at milestone1.v(766): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303909 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(920) " "Verilog HDL assignment warning at milestone1.v(920): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(921) " "Verilog HDL assignment warning at milestone1.v(921): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(956) " "Verilog HDL assignment warning at milestone1.v(956): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(957) " "Verilog HDL assignment warning at milestone1.v(957): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(986) " "Verilog HDL assignment warning at milestone1.v(986): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(991) " "Verilog HDL assignment warning at milestone1.v(991): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(995) " "Verilog HDL assignment warning at milestone1.v(995): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1004) " "Verilog HDL assignment warning at milestone1.v(1004): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1009) " "Verilog HDL assignment warning at milestone1.v(1009): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1013) " "Verilog HDL assignment warning at milestone1.v(1013): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1019) " "Verilog HDL assignment warning at milestone1.v(1019): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1020) " "Verilog HDL assignment warning at milestone1.v(1020): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1061) " "Verilog HDL assignment warning at milestone1.v(1061): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1062) " "Verilog HDL assignment warning at milestone1.v(1062): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1101) " "Verilog HDL assignment warning at milestone1.v(1101): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1102) " "Verilog HDL assignment warning at milestone1.v(1102): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1137) " "Verilog HDL assignment warning at milestone1.v(1137): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1138) " "Verilog HDL assignment warning at milestone1.v(1138): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303925 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1174) " "Verilog HDL assignment warning at milestone1.v(1174): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1235) " "Verilog HDL assignment warning at milestone1.v(1235): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1240) " "Verilog HDL assignment warning at milestone1.v(1240): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1244) " "Verilog HDL assignment warning at milestone1.v(1244): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1253) " "Verilog HDL assignment warning at milestone1.v(1253): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1258) " "Verilog HDL assignment warning at milestone1.v(1258): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1262) " "Verilog HDL assignment warning at milestone1.v(1262): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1268) " "Verilog HDL assignment warning at milestone1.v(1268): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1277) " "Verilog HDL assignment warning at milestone1.v(1277): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1278) " "Verilog HDL assignment warning at milestone1.v(1278): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1426) " "Verilog HDL assignment warning at milestone1.v(1426): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1427) " "Verilog HDL assignment warning at milestone1.v(1427): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1462) " "Verilog HDL assignment warning at milestone1.v(1462): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1463) " "Verilog HDL assignment warning at milestone1.v(1463): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1492) " "Verilog HDL assignment warning at milestone1.v(1492): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1497) " "Verilog HDL assignment warning at milestone1.v(1497): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1501) " "Verilog HDL assignment warning at milestone1.v(1501): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1510) " "Verilog HDL assignment warning at milestone1.v(1510): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303940 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1515) " "Verilog HDL assignment warning at milestone1.v(1515): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1519) " "Verilog HDL assignment warning at milestone1.v(1519): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1525) " "Verilog HDL assignment warning at milestone1.v(1525): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1526) " "Verilog HDL assignment warning at milestone1.v(1526): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1567) " "Verilog HDL assignment warning at milestone1.v(1567): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1568) " "Verilog HDL assignment warning at milestone1.v(1568): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1607) " "Verilog HDL assignment warning at milestone1.v(1607): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1608) " "Verilog HDL assignment warning at milestone1.v(1608): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1643) " "Verilog HDL assignment warning at milestone1.v(1643): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1644) " "Verilog HDL assignment warning at milestone1.v(1644): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1680) " "Verilog HDL assignment warning at milestone1.v(1680): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1740) " "Verilog HDL assignment warning at milestone1.v(1740): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1745) " "Verilog HDL assignment warning at milestone1.v(1745): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1749) " "Verilog HDL assignment warning at milestone1.v(1749): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1758) " "Verilog HDL assignment warning at milestone1.v(1758): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1763) " "Verilog HDL assignment warning at milestone1.v(1763): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1767) " "Verilog HDL assignment warning at milestone1.v(1767): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303956 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1918) " "Verilog HDL assignment warning at milestone1.v(1918): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1919) " "Verilog HDL assignment warning at milestone1.v(1919): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1954) " "Verilog HDL assignment warning at milestone1.v(1954): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1955) " "Verilog HDL assignment warning at milestone1.v(1955): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1984) " "Verilog HDL assignment warning at milestone1.v(1984): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1989) " "Verilog HDL assignment warning at milestone1.v(1989): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1993) " "Verilog HDL assignment warning at milestone1.v(1993): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2002) " "Verilog HDL assignment warning at milestone1.v(2002): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2007) " "Verilog HDL assignment warning at milestone1.v(2007): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2011) " "Verilog HDL assignment warning at milestone1.v(2011): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2017) " "Verilog HDL assignment warning at milestone1.v(2017): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2018) " "Verilog HDL assignment warning at milestone1.v(2018): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2059) " "Verilog HDL assignment warning at milestone1.v(2059): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2060) " "Verilog HDL assignment warning at milestone1.v(2060): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2099) " "Verilog HDL assignment warning at milestone1.v(2099): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2100) " "Verilog HDL assignment warning at milestone1.v(2100): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2135) " "Verilog HDL assignment warning at milestone1.v(2135): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2136) " "Verilog HDL assignment warning at milestone1.v(2136): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303971 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2230) " "Verilog HDL assignment warning at milestone1.v(2230): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2235) " "Verilog HDL assignment warning at milestone1.v(2235): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2239) " "Verilog HDL assignment warning at milestone1.v(2239): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2248) " "Verilog HDL assignment warning at milestone1.v(2248): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2253) " "Verilog HDL assignment warning at milestone1.v(2253): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2257) " "Verilog HDL assignment warning at milestone1.v(2257): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2307) " "Verilog HDL assignment warning at milestone1.v(2307): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2308) " "Verilog HDL assignment warning at milestone1.v(2308): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2319) " "Verilog HDL assignment warning at milestone1.v(2319): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2320) " "Verilog HDL assignment warning at milestone1.v(2320): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2329) " "Verilog HDL assignment warning at milestone1.v(2329): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2334) " "Verilog HDL assignment warning at milestone1.v(2334): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2338) " "Verilog HDL assignment warning at milestone1.v(2338): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2344) " "Verilog HDL assignment warning at milestone1.v(2344): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2345) " "Verilog HDL assignment warning at milestone1.v(2345): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2352) " "Verilog HDL assignment warning at milestone1.v(2352): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2353) " "Verilog HDL assignment warning at milestone1.v(2353): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2360) " "Verilog HDL assignment warning at milestone1.v(2360): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2361) " "Verilog HDL assignment warning at milestone1.v(2361): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2369) " "Verilog HDL assignment warning at milestone1.v(2369): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2370) " "Verilog HDL assignment warning at milestone1.v(2370): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2379) " "Verilog HDL assignment warning at milestone1.v(2379): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831303987 "|project|milestone1:milestone1_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone2 milestone2:milestone2_unit " "Elaborating entity \"milestone2\" for hierarchy \"milestone2:milestone2_unit\"" {  } { { "project.v" "milestone2_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831305477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(243) " "Verilog HDL assignment warning at milestone2.v(243): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305492 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(251) " "Verilog HDL assignment warning at milestone2.v(251): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305492 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(262) " "Verilog HDL assignment warning at milestone2.v(262): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305492 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(267) " "Verilog HDL assignment warning at milestone2.v(267): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305492 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(278) " "Verilog HDL assignment warning at milestone2.v(278): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305492 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(283) " "Verilog HDL assignment warning at milestone2.v(283): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305492 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(294) " "Verilog HDL assignment warning at milestone2.v(294): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305492 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(300) " "Verilog HDL assignment warning at milestone2.v(300): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305492 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(311) " "Verilog HDL assignment warning at milestone2.v(311): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305492 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(316) " "Verilog HDL assignment warning at milestone2.v(316): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305492 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(327) " "Verilog HDL assignment warning at milestone2.v(327): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305492 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(332) " "Verilog HDL assignment warning at milestone2.v(332): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(343) " "Verilog HDL assignment warning at milestone2.v(343): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(348) " "Verilog HDL assignment warning at milestone2.v(348): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(349) " "Verilog HDL assignment warning at milestone2.v(349): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(360) " "Verilog HDL assignment warning at milestone2.v(360): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(365) " "Verilog HDL assignment warning at milestone2.v(365): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(376) " "Verilog HDL assignment warning at milestone2.v(376): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(377) " "Verilog HDL assignment warning at milestone2.v(377): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(382) " "Verilog HDL assignment warning at milestone2.v(382): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(393) " "Verilog HDL assignment warning at milestone2.v(393): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(398) " "Verilog HDL assignment warning at milestone2.v(398): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(409) " "Verilog HDL assignment warning at milestone2.v(409): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(414) " "Verilog HDL assignment warning at milestone2.v(414): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(425) " "Verilog HDL assignment warning at milestone2.v(425): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(430) " "Verilog HDL assignment warning at milestone2.v(430): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(446) " "Verilog HDL assignment warning at milestone2.v(446): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(451) " "Verilog HDL assignment warning at milestone2.v(451): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(462) " "Verilog HDL assignment warning at milestone2.v(462): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(467) " "Verilog HDL assignment warning at milestone2.v(467): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(478) " "Verilog HDL assignment warning at milestone2.v(478): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(483) " "Verilog HDL assignment warning at milestone2.v(483): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(484) " "Verilog HDL assignment warning at milestone2.v(484): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(493) " "Verilog HDL assignment warning at milestone2.v(493): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(505) " "Verilog HDL assignment warning at milestone2.v(505): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(506) " "Verilog HDL assignment warning at milestone2.v(506): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(533) " "Verilog HDL assignment warning at milestone2.v(533): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(537) " "Verilog HDL assignment warning at milestone2.v(537): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(559) " "Verilog HDL assignment warning at milestone2.v(559): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(581) " "Verilog HDL assignment warning at milestone2.v(581): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(603) " "Verilog HDL assignment warning at milestone2.v(603): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(625) " "Verilog HDL assignment warning at milestone2.v(625): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(647) " "Verilog HDL assignment warning at milestone2.v(647): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(669) " "Verilog HDL assignment warning at milestone2.v(669): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(691) " "Verilog HDL assignment warning at milestone2.v(691): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(716) " "Verilog HDL assignment warning at milestone2.v(716): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(740) " "Verilog HDL assignment warning at milestone2.v(740): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(741) " "Verilog HDL assignment warning at milestone2.v(741): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(746) " "Verilog HDL assignment warning at milestone2.v(746): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305508 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(771) " "Verilog HDL assignment warning at milestone2.v(771): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(791) " "Verilog HDL assignment warning at milestone2.v(791): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(796) " "Verilog HDL assignment warning at milestone2.v(796): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(821) " "Verilog HDL assignment warning at milestone2.v(821): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(841) " "Verilog HDL assignment warning at milestone2.v(841): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(846) " "Verilog HDL assignment warning at milestone2.v(846): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(871) " "Verilog HDL assignment warning at milestone2.v(871): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(872) " "Verilog HDL assignment warning at milestone2.v(872): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(892) " "Verilog HDL assignment warning at milestone2.v(892): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(897) " "Verilog HDL assignment warning at milestone2.v(897): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(922) " "Verilog HDL assignment warning at milestone2.v(922): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(946) " "Verilog HDL assignment warning at milestone2.v(946): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(951) " "Verilog HDL assignment warning at milestone2.v(951): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(976) " "Verilog HDL assignment warning at milestone2.v(976): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(996) " "Verilog HDL assignment warning at milestone2.v(996): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1001) " "Verilog HDL assignment warning at milestone2.v(1001): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1026) " "Verilog HDL assignment warning at milestone2.v(1026): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1046) " "Verilog HDL assignment warning at milestone2.v(1046): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1051) " "Verilog HDL assignment warning at milestone2.v(1051): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1076) " "Verilog HDL assignment warning at milestone2.v(1076): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1096) " "Verilog HDL assignment warning at milestone2.v(1096): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1101) " "Verilog HDL assignment warning at milestone2.v(1101): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1131) " "Verilog HDL assignment warning at milestone2.v(1131): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1155) " "Verilog HDL assignment warning at milestone2.v(1155): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1156) " "Verilog HDL assignment warning at milestone2.v(1156): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1161) " "Verilog HDL assignment warning at milestone2.v(1161): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305524 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1186) " "Verilog HDL assignment warning at milestone2.v(1186): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1206) " "Verilog HDL assignment warning at milestone2.v(1206): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1211) " "Verilog HDL assignment warning at milestone2.v(1211): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1236) " "Verilog HDL assignment warning at milestone2.v(1236): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1256) " "Verilog HDL assignment warning at milestone2.v(1256): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1261) " "Verilog HDL assignment warning at milestone2.v(1261): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1286) " "Verilog HDL assignment warning at milestone2.v(1286): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1306) " "Verilog HDL assignment warning at milestone2.v(1306): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1345) " "Verilog HDL assignment warning at milestone2.v(1345): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1357) " "Verilog HDL assignment warning at milestone2.v(1357): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1369) " "Verilog HDL assignment warning at milestone2.v(1369): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1381) " "Verilog HDL assignment warning at milestone2.v(1381): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1422) " "Verilog HDL assignment warning at milestone2.v(1422): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1426) " "Verilog HDL assignment warning at milestone2.v(1426): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1452) " "Verilog HDL assignment warning at milestone2.v(1452): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1472) " "Verilog HDL assignment warning at milestone2.v(1472): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1480) " "Verilog HDL assignment warning at milestone2.v(1480): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1503) " "Verilog HDL assignment warning at milestone2.v(1503): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1508) " "Verilog HDL assignment warning at milestone2.v(1508): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1528) " "Verilog HDL assignment warning at milestone2.v(1528): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1536) " "Verilog HDL assignment warning at milestone2.v(1536): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1559) " "Verilog HDL assignment warning at milestone2.v(1559): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1564) " "Verilog HDL assignment warning at milestone2.v(1564): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1584) " "Verilog HDL assignment warning at milestone2.v(1584): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1592) " "Verilog HDL assignment warning at milestone2.v(1592): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1615) " "Verilog HDL assignment warning at milestone2.v(1615): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1620) " "Verilog HDL assignment warning at milestone2.v(1620): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305539 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1643) " "Verilog HDL assignment warning at milestone2.v(1643): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1652) " "Verilog HDL assignment warning at milestone2.v(1652): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1676) " "Verilog HDL assignment warning at milestone2.v(1676): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1677) " "Verilog HDL assignment warning at milestone2.v(1677): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1682) " "Verilog HDL assignment warning at milestone2.v(1682): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1687) " "Verilog HDL assignment warning at milestone2.v(1687): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1709) " "Verilog HDL assignment warning at milestone2.v(1709): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1717) " "Verilog HDL assignment warning at milestone2.v(1717): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1737) " "Verilog HDL assignment warning at milestone2.v(1737): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1742) " "Verilog HDL assignment warning at milestone2.v(1742): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1747) " "Verilog HDL assignment warning at milestone2.v(1747): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1769) " "Verilog HDL assignment warning at milestone2.v(1769): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1777) " "Verilog HDL assignment warning at milestone2.v(1777): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1797) " "Verilog HDL assignment warning at milestone2.v(1797): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1802) " "Verilog HDL assignment warning at milestone2.v(1802): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1807) " "Verilog HDL assignment warning at milestone2.v(1807): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1829) " "Verilog HDL assignment warning at milestone2.v(1829): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1830) " "Verilog HDL assignment warning at milestone2.v(1830): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1838) " "Verilog HDL assignment warning at milestone2.v(1838): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1839) " "Verilog HDL assignment warning at milestone2.v(1839): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1859) " "Verilog HDL assignment warning at milestone2.v(1859): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1864) " "Verilog HDL assignment warning at milestone2.v(1864): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1869) " "Verilog HDL assignment warning at milestone2.v(1869): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1891) " "Verilog HDL assignment warning at milestone2.v(1891): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1899) " "Verilog HDL assignment warning at milestone2.v(1899): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1923) " "Verilog HDL assignment warning at milestone2.v(1923): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1928) " "Verilog HDL assignment warning at milestone2.v(1928): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1929) " "Verilog HDL assignment warning at milestone2.v(1929): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1934) " "Verilog HDL assignment warning at milestone2.v(1934): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1956) " "Verilog HDL assignment warning at milestone2.v(1956): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1964) " "Verilog HDL assignment warning at milestone2.v(1964): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1984) " "Verilog HDL assignment warning at milestone2.v(1984): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1989) " "Verilog HDL assignment warning at milestone2.v(1989): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1994) " "Verilog HDL assignment warning at milestone2.v(1994): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2016) " "Verilog HDL assignment warning at milestone2.v(2016): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305555 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2024) " "Verilog HDL assignment warning at milestone2.v(2024): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2044) " "Verilog HDL assignment warning at milestone2.v(2044): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2049) " "Verilog HDL assignment warning at milestone2.v(2049): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2054) " "Verilog HDL assignment warning at milestone2.v(2054): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2076) " "Verilog HDL assignment warning at milestone2.v(2076): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2084) " "Verilog HDL assignment warning at milestone2.v(2084): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2104) " "Verilog HDL assignment warning at milestone2.v(2104): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2109) " "Verilog HDL assignment warning at milestone2.v(2109): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2114) " "Verilog HDL assignment warning at milestone2.v(2114): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2136) " "Verilog HDL assignment warning at milestone2.v(2136): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2149) " "Verilog HDL assignment warning at milestone2.v(2149): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2173) " "Verilog HDL assignment warning at milestone2.v(2173): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2174) " "Verilog HDL assignment warning at milestone2.v(2174): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2179) " "Verilog HDL assignment warning at milestone2.v(2179): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2184) " "Verilog HDL assignment warning at milestone2.v(2184): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2206) " "Verilog HDL assignment warning at milestone2.v(2206): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2214) " "Verilog HDL assignment warning at milestone2.v(2214): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2234) " "Verilog HDL assignment warning at milestone2.v(2234): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2239) " "Verilog HDL assignment warning at milestone2.v(2239): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2244) " "Verilog HDL assignment warning at milestone2.v(2244): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2266) " "Verilog HDL assignment warning at milestone2.v(2266): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2274) " "Verilog HDL assignment warning at milestone2.v(2274): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2294) " "Verilog HDL assignment warning at milestone2.v(2294): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2299) " "Verilog HDL assignment warning at milestone2.v(2299): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2304) " "Verilog HDL assignment warning at milestone2.v(2304): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2326) " "Verilog HDL assignment warning at milestone2.v(2326): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2327) " "Verilog HDL assignment warning at milestone2.v(2327): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2335) " "Verilog HDL assignment warning at milestone2.v(2335): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2336) " "Verilog HDL assignment warning at milestone2.v(2336): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2356) " "Verilog HDL assignment warning at milestone2.v(2356): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2360) " "Verilog HDL assignment warning at milestone2.v(2360): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2365) " "Verilog HDL assignment warning at milestone2.v(2365): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2404) " "Verilog HDL assignment warning at milestone2.v(2404): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305570 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2407) " "Verilog HDL assignment warning at milestone2.v(2407): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2408) " "Verilog HDL assignment warning at milestone2.v(2408): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2423) " "Verilog HDL assignment warning at milestone2.v(2423): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2435) " "Verilog HDL assignment warning at milestone2.v(2435): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2447) " "Verilog HDL assignment warning at milestone2.v(2447): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2486) " "Verilog HDL assignment warning at milestone2.v(2486): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2490) " "Verilog HDL assignment warning at milestone2.v(2490): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2512) " "Verilog HDL assignment warning at milestone2.v(2512): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2534) " "Verilog HDL assignment warning at milestone2.v(2534): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2539) " "Verilog HDL assignment warning at milestone2.v(2539): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2561) " "Verilog HDL assignment warning at milestone2.v(2561): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2585) " "Verilog HDL assignment warning at milestone2.v(2585): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2590) " "Verilog HDL assignment warning at milestone2.v(2590): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2616) " "Verilog HDL assignment warning at milestone2.v(2616): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2638) " "Verilog HDL assignment warning at milestone2.v(2638): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2643) " "Verilog HDL assignment warning at milestone2.v(2643): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2663) " "Verilog HDL assignment warning at milestone2.v(2663): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2669) " "Verilog HDL assignment warning at milestone2.v(2669): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2695) " "Verilog HDL assignment warning at milestone2.v(2695): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2701) " "Verilog HDL assignment warning at milestone2.v(2701): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2725) " "Verilog HDL assignment warning at milestone2.v(2725): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2726) " "Verilog HDL assignment warning at milestone2.v(2726): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2734) " "Verilog HDL assignment warning at milestone2.v(2734): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2758) " "Verilog HDL assignment warning at milestone2.v(2758): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2763) " "Verilog HDL assignment warning at milestone2.v(2763): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2783) " "Verilog HDL assignment warning at milestone2.v(2783): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2785) " "Verilog HDL assignment warning at milestone2.v(2785): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2791) " "Verilog HDL assignment warning at milestone2.v(2791): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2817) " "Verilog HDL assignment warning at milestone2.v(2817): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2822) " "Verilog HDL assignment warning at milestone2.v(2822): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2842) " "Verilog HDL assignment warning at milestone2.v(2842): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305586 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2850) " "Verilog HDL assignment warning at milestone2.v(2850): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2874) " "Verilog HDL assignment warning at milestone2.v(2874): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2879) " "Verilog HDL assignment warning at milestone2.v(2879): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2880) " "Verilog HDL assignment warning at milestone2.v(2880): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2900) " "Verilog HDL assignment warning at milestone2.v(2900): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2902) " "Verilog HDL assignment warning at milestone2.v(2902): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2908) " "Verilog HDL assignment warning at milestone2.v(2908): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2934) " "Verilog HDL assignment warning at milestone2.v(2934): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2935) " "Verilog HDL assignment warning at milestone2.v(2935): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2940) " "Verilog HDL assignment warning at milestone2.v(2940): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2964) " "Verilog HDL assignment warning at milestone2.v(2964): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2972) " "Verilog HDL assignment warning at milestone2.v(2972): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2996) " "Verilog HDL assignment warning at milestone2.v(2996): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3001) " "Verilog HDL assignment warning at milestone2.v(3001): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3021) " "Verilog HDL assignment warning at milestone2.v(3021): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3023) " "Verilog HDL assignment warning at milestone2.v(3023): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3024) " "Verilog HDL assignment warning at milestone2.v(3024): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3030) " "Verilog HDL assignment warning at milestone2.v(3030): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3056) " "Verilog HDL assignment warning at milestone2.v(3056): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3061) " "Verilog HDL assignment warning at milestone2.v(3061): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3081) " "Verilog HDL assignment warning at milestone2.v(3081): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3089) " "Verilog HDL assignment warning at milestone2.v(3089): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3113) " "Verilog HDL assignment warning at milestone2.v(3113): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3118) " "Verilog HDL assignment warning at milestone2.v(3118): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3138) " "Verilog HDL assignment warning at milestone2.v(3138): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3140) " "Verilog HDL assignment warning at milestone2.v(3140): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3146) " "Verilog HDL assignment warning at milestone2.v(3146): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3172) " "Verilog HDL assignment warning at milestone2.v(3172): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3182) " "Verilog HDL assignment warning at milestone2.v(3182): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3206) " "Verilog HDL assignment warning at milestone2.v(3206): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3207) " "Verilog HDL assignment warning at milestone2.v(3207): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3215) " "Verilog HDL assignment warning at milestone2.v(3215): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305602 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3239) " "Verilog HDL assignment warning at milestone2.v(3239): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3244) " "Verilog HDL assignment warning at milestone2.v(3244): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3264) " "Verilog HDL assignment warning at milestone2.v(3264): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3266) " "Verilog HDL assignment warning at milestone2.v(3266): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3272) " "Verilog HDL assignment warning at milestone2.v(3272): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3298) " "Verilog HDL assignment warning at milestone2.v(3298): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3303) " "Verilog HDL assignment warning at milestone2.v(3303): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3323) " "Verilog HDL assignment warning at milestone2.v(3323): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3331) " "Verilog HDL assignment warning at milestone2.v(3331): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3355) " "Verilog HDL assignment warning at milestone2.v(3355): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3360) " "Verilog HDL assignment warning at milestone2.v(3360): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3380) " "Verilog HDL assignment warning at milestone2.v(3380): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3382) " "Verilog HDL assignment warning at milestone2.v(3382): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3414) " "Verilog HDL assignment warning at milestone2.v(3414): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3415) " "Verilog HDL assignment warning at milestone2.v(3415): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3435) " "Verilog HDL assignment warning at milestone2.v(3435): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3438) " "Verilog HDL assignment warning at milestone2.v(3438): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3439) " "Verilog HDL assignment warning at milestone2.v(3439): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3466) " "Verilog HDL assignment warning at milestone2.v(3466): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3494) " "Verilog HDL assignment warning at milestone2.v(3494): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3522) " "Verilog HDL assignment warning at milestone2.v(3522): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3551) " "Verilog HDL assignment warning at milestone2.v(3551): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3552) " "Verilog HDL assignment warning at milestone2.v(3552): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3555) " "Verilog HDL assignment warning at milestone2.v(3555): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3556) " "Verilog HDL assignment warning at milestone2.v(3556): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3571) " "Verilog HDL assignment warning at milestone2.v(3571): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3572) " "Verilog HDL assignment warning at milestone2.v(3572): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3575) " "Verilog HDL assignment warning at milestone2.v(3575): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3576) " "Verilog HDL assignment warning at milestone2.v(3576): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511831305617 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_FETCH_Y_OFFSET milestone2.v(161) " "Verilog HDL Always Construct warning at milestone2.v(161): inferring latch(es) for variable \"SRAM_FETCH_Y_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511831305711 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_FETCH_UV_OFFSET milestone2.v(161) " "Verilog HDL Always Construct warning at milestone2.v(161): inferring latch(es) for variable \"SRAM_FETCH_UV_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511831305711 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_YUV_Y_OFFSET milestone2.v(161) " "Verilog HDL Always Construct warning at milestone2.v(161): inferring latch(es) for variable \"SRAM_YUV_Y_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511831305711 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_YUV_UV_OFFSET milestone2.v(161) " "Verilog HDL Always Construct warning at milestone2.v(161): inferring latch(es) for variable \"SRAM_YUV_UV_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511831305711 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[0\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[0\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[1\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[1\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[2\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[2\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[3\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[3\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[4\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[4\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[5\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[5\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[6\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[6\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[7\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[7\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[8\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[8\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[9\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[9\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[10\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[10\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[11\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[11\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[12\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[12\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[13\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[13\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[14\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[14\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[15\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[15\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[16\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[16\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[17\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[17\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[0\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[0\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[1\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[1\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[2\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[2\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[3\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[3\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[4\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[4\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[5\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[5\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[6\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[6\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[7\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[7\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[8\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[8\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[9\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[9\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[10\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[10\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[11\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[11\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[12\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[12\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[13\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[13\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[14\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[14\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[15\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[15\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[16\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[16\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[17\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[17\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[0\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[0\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[1\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[1\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[2\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[2\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[3\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[3\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[4\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[4\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[5\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[5\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[6\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[6\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[7\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[7\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[8\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[8\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[9\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[9\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[10\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[10\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[11\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[11\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[12\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[12\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[13\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[13\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[14\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[14\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[15\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[15\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[16\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[16\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[17\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[17\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305899 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[0\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[0\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[1\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[1\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[2\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[2\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[3\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[3\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[4\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[4\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[5\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[5\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[6\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[6\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[7\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[7\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[8\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[8\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[9\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[9\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[10\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[10\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[11\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[11\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[12\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[12\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[13\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[13\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[14\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[14\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[15\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[15\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[16\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[16\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[17\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[17\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511831305914 "|project|milestone2:milestone2_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM0 milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0 " "Elaborating entity \"dual_port_RAM0\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\"" {  } { { "milestone2.v" "dual_port_RAM0_inst0" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM0.v" "altsyncram_component" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM0.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM0.hex " "Parameter \"init_file\" = \"dual_port_RAM0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308461 ""}  } { { "dual_port_RAM0.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511831308461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq92 " "Found entity 1: altsyncram_tq92" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831308586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831308586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tq92 milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated " "Elaborating entity \"altsyncram_tq92\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM1 milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM1_inst1 " "Elaborating entity \"dual_port_RAM1\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM1_inst1\"" {  } { { "milestone2.v" "dual_port_RAM1_inst1" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM2 milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2 " "Elaborating entity \"dual_port_RAM2\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\"" {  } { { "milestone2.v" "dual_port_RAM2_inst2" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831308617 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[8\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[9\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[10\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[11\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[12\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[13\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[14\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[15\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[16\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[17\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[18\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[19\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[20\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[21\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[22\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[23\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[24\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[25\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[26\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[27\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 931 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[28\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 964 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[29\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[30\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[31\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831309367 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1511831309367 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1511831309367 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:milestone1_unit\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:milestone1_unit\|Mult3\"" {  } { { "milestone1.v" "Mult3" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2400 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:milestone1_unit\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:milestone1_unit\|Mult2\"" {  } { { "milestone1.v" "Mult2" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2397 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319862 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "milestone1:milestone1_unit\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"milestone1:milestone1_unit\|Add7\"" {  } { { "milestone1.v" "Add7" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 397 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319862 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "milestone1:milestone1_unit\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"milestone1:milestone1_unit\|Add18\"" {  } { { "milestone1.v" "Add18" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 594 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:milestone1_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:milestone1_unit\|Mult1\"" {  } { { "milestone1.v" "Mult1" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2394 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:milestone1_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:milestone1_unit\|Mult0\"" {  } { { "milestone1.v" "Mult0" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2391 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult3\"" {  } { { "milestone2.v" "Mult3" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3599 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult0\"" {  } { { "milestone2.v" "Mult0" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3590 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult2\"" {  } { { "milestone2.v" "Mult2" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3596 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult1\"" {  } { { "milestone2.v" "Mult1" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3593 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319862 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "milestone1:milestone1_unit\|Add14 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"milestone1:milestone1_unit\|Add14\"" {  } { { "milestone1.v" "Add14" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 552 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319862 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "milestone1:milestone1_unit\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"milestone1:milestone1_unit\|Add13\"" {  } { { "milestone1.v" "Add13" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 541 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319862 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1511831319862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:milestone1_unit\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"milestone1:milestone1_unit\|lpm_mult:Mult3\"" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2400 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831319940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:milestone1_unit\|lpm_mult:Mult3 " "Instantiated megafunction \"milestone1:milestone1_unit\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831319940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831319940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831319940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831319940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831319940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831319940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831319940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831319940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831319940 ""}  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2400 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511831319940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k8t " "Found entity 1: mult_k8t" {  } { { "db/mult_k8t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_k8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831320050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831320050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:milestone1_unit\|lpm_add_sub:Add7 " "Elaborated megafunction instantiation \"milestone1:milestone1_unit\|lpm_add_sub:Add7\"" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 397 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831320128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:milestone1_unit\|lpm_add_sub:Add7 " "Instantiated megafunction \"milestone1:milestone1_unit\|lpm_add_sub:Add7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320128 ""}  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 397 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511831320128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ri " "Found entity 1: add_sub_7ri" {  } { { "db/add_sub_7ri.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/add_sub_7ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831320221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831320221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:milestone1_unit\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"milestone1:milestone1_unit\|lpm_mult:Mult1\"" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2394 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831320253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:milestone1_unit\|lpm_mult:Mult1 " "Instantiated megafunction \"milestone1:milestone1_unit\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320253 ""}  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2394 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511831320253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_77t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_77t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_77t " "Found entity 1: mult_77t" {  } { { "db/mult_77t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_77t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831320362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831320362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"milestone2:milestone2_unit\|lpm_mult:Mult3\"" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3599 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831320393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|lpm_mult:Mult3 " "Instantiated megafunction \"milestone2:milestone2_unit\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320393 ""}  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3599 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511831320393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e1t " "Found entity 1: mult_e1t" {  } { { "db/mult_e1t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_e1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511831320503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511831320503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:milestone1_unit\|lpm_add_sub:Add14 " "Elaborated megafunction instantiation \"milestone1:milestone1_unit\|lpm_add_sub:Add14\"" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 552 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831320550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:milestone1_unit\|lpm_add_sub:Add14 " "Instantiated megafunction \"milestone1:milestone1_unit\|lpm_add_sub:Add14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511831320550 ""}  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 552 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511831320550 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "268 " "Ignored 268 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "268 " "Ignored 268 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1511831321690 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1511831321690 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 24 -1 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 24 -1 0 } } { "UART_SRAM_interface.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_SRAM_interface.v" 24 -1 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 80 -1 0 } } { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 30 -1 0 } } { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 31 -1 0 } } { "UART_Receive_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_Receive_Controller.v" 29 -1 0 } } { "PB_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/PB_Controller.v" 22 -1 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 88 -1 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 84 -1 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1511831321987 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1511831321987 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[0][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[0][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[0][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[1][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[3][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[6][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[6][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[6][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[6][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[6][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[6][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[6][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[7][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[7][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[7][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[7][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[7][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|SEVEN_SEGMENT_N_O[7][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511831335021 "|project|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511831335021 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511831340323 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/output_files/project.map.smsg " "Generated suppressed messages file D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511831340714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511831341526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831341526 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[1\] " "No output dependent on input pin \"PUSH_BUTTON_I\[1\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|PUSH_BUTTON_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[2\] " "No output dependent on input pin \"PUSH_BUTTON_I\[2\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|PUSH_BUTTON_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[3\] " "No output dependent on input pin \"PUSH_BUTTON_I\[3\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|PUSH_BUTTON_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511831342323 "|project|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511831342323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3746 " "Implemented 3746 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511831342323 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511831342323 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1511831342323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3481 " "Implemented 3481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511831342323 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1511831342323 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1511831342323 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1511831342323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511831342323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 486 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 486 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511831342479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 20:09:02 2017 " "Processing ended: Mon Nov 27 20:09:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511831342479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511831342479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511831342479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511831342479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511831344042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511831344042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 20:09:03 2017 " "Processing started: Mon Nov 27 20:09:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511831344042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511831344042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511831344042 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1511831344229 ""}
{ "Info" "0" "" "Project  = project" {  } {  } 0 0 "Project  = project" 0 0 "Fitter" 0 0 1511831344229 ""}
{ "Info" "0" "" "Revision = project" {  } {  } 0 0 "Revision = project" 0 0 "Fitter" 0 0 1511831344229 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1511831344698 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511831344776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511831344823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511831344839 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 0 { 0 ""} 0 2678 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1511831344917 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 0 { 0 ""} 0 2678 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1511831344917 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511831345042 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511831345073 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511831345948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511831345948 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511831345948 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 0 { 0 ""} 0 9915 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511831345948 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 0 { 0 ""} 0 9916 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511831345948 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 0 { 0 ""} 0 9917 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511831345948 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511831345948 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1511831345995 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511831347182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511831347182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511831347214 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1511831347214 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511831347292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511831347839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0 " "Destination node SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0" {  } { { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 29 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 0 { 0 ""} 0 8459 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1511831347839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLOCK_O " "Destination node VGA_CLOCK_O" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_CLOCK_O } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLOCK_O" } } } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 33 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLOCK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1511831347839 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1511831347839 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK_50_I } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_I" } } } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511831347839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511831347839 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 0 { 0 ""} 0 2678 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511831347839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn  " "Automatically promoted node resetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511831347839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M1_start " "Destination node M1_start" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 61 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 0 { 0 ""} 0 3116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1511831347839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M2_start~0 " "Destination node M2_start~0" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 69 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M2_start~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 0 { 0 ""} 0 5594 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1511831347839 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1511831347839 ""}  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 56 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 0 { 0 ""} 0 3111 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511831347839 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511831348667 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511831348682 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511831348682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511831348698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511831348714 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511831348714 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511831349198 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "224 Embedded multiplier block " "Packed 224 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1511831349214 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "157 " "Created 157 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1511831349214 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511831349214 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511831349495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511831353604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511831356792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511831356870 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511831361375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511831361375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511831362656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1511831369375 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511831369375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511831370219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1511831370219 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1511831370219 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511831370219 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.27 " "Total time spent on timing analysis during the Fitter is 4.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1511831370469 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511831370485 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511831372453 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511831373094 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511831375125 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511831376110 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1511831376219 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1511831376594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/output_files/project.fit.smsg " "Generated suppressed messages file D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/output_files/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511831377239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511831379051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 20:09:39 2017 " "Processing ended: Mon Nov 27 20:09:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511831379051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511831379051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511831379051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511831379051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511831380270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511831380270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 20:09:40 2017 " "Processing started: Mon Nov 27 20:09:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511831380270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511831380270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511831380270 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511831383094 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511831383359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511831384500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 20:09:44 2017 " "Processing ended: Mon Nov 27 20:09:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511831384500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511831384500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511831384500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511831384500 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511831385203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511831386031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511831386031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 20:09:45 2017 " "Processing started: Mon Nov 27 20:09:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511831386031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511831386031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project -c project " "Command: quartus_sta project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511831386031 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1511831386234 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511831386687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511831386750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511831386750 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1511831387547 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1511831387547 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50_I CLOCK_50_I " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50_I CLOCK_50_I" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387578 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387578 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1511831387578 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1511831387578 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1511831387641 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1511831387672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.291 " "Worst-case setup slack is 2.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.291         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    2.291         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.099         0.000 CLOCK_50_I  " "    8.099         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511831387812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50_I  " "    0.391         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.479         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    7.479         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511831387859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511831387875 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511831387875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.500         0.000 CLOCK_50_I  " "    7.500         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831387906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511831387906 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1511831388266 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1511831388266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.494 " "Worst-case setup slack is 3.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831388570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831388570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.494         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    3.494         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831388570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.875         0.000 CLOCK_50_I  " "   14.875         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831388570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511831388570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831388617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831388617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50_I  " "    0.215         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831388617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.386         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    6.386         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831388617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511831388617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511831388617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511831388633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831388648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831388648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831388648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.500         0.000 CLOCK_50_I  " "    7.500         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511831388648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511831388648 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1511831389055 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511831389164 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511831389164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511831389499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 20:09:49 2017 " "Processing ended: Mon Nov 27 20:09:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511831389499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511831389499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511831389499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511831389499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511831390781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511831390781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 20:09:50 2017 " "Processing started: Mon Nov 27 20:09:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511831390781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511831390781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511831390781 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "project.vho\", \"project_fast.vho project_vhd.sdo project_vhd_fast.sdo D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/simulation/modelsim/ simulation " "Generated files \"project.vho\", \"project_fast.vho\", \"project_vhd.sdo\" and \"project_vhd_fast.sdo\" in directory \"D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1511831395390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511831395624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 20:09:55 2017 " "Processing ended: Mon Nov 27 20:09:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511831395624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511831395624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511831395624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511831395624 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 492 s " "Quartus II Full Compilation was successful. 0 errors, 492 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511831396359 ""}
