`timescale 1ns/1ns
module ALUControl( clk, Signal, SignaltoALU, SignaltoSHT, SignaltoDIV, SignaltoMUX );
input clk ;
input [5:0] Signal ;
output [5:0] SignaltoALU ;
output [5:0] SignaltoSHT ;
output [5:0] SignaltoDIV ;
output [5:0] SignaltoMUX ;

//   Signal ( 6-bits)?
//   AND  : 36
//   OR   : 37
//   ADD  : 32
//   SUB  : 34
//   SRL  : 2
//   SLT  : 42
//   DIVU : 27


reg [5:0] temp ;
reg [6:0] counter ;


parameter AND = 6'b100100;
parameter OR  = 6'b100101;
parameter ADD = 6'b100000;
parameter SUB = 6'b100010;
parameter SLT = 6'b101010;

parameter SRL = 6'b000010;

parameter MULT= 6'b011001;
parameter MFHI= 6'b010000;
parameter MFLO= 6'b010010;
/*
ï¿½wï¿½qï¿½Uï¿½Ø°Tï¿½ï¿½
*/

/*
=====================================================
ï¿½Uï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½dï¿½Ò¡Aï¿½{ï¿½ï¿½ï¿½ï¿½ï¿½gï¿½Ð¿ï¿½ï¿½Ó¦Ñ®vï¿½Wï¿½Ò»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½kï¿½Ó¼g
=====================================================
*/
always@( Signal )
begin
  if ( Signal == MULT )
  begin
    counter = 0 ;
  end
/*
ï¿½pï¿½Gï¿½Tï¿½ï¿½ï¿½ï¿½ï¿½Ü¦ï¿½ï¿½ï¿½ï¿½k ï¿½Nï¿½ï¿½counterï¿½k0
*/
end

always@( posedge clk )
begin
  temp = Signal ;
  if ( Signal == MULT )
  begin
    counter = counter + 1 ;
    if ( counter == 31 )
    begin
      temp = 6'b111111 ; // Open HiLo reg for Mult
      counter = 0 ;
    end
  end
/*
ï¿½ï¿½32ï¿½ï¿½clkï¿½Mï¿½ï¿½}ï¿½ï¿½HiLoï¿½È¦sï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½kï¿½ï¿½ï¿½ï¿½?¶iï¿½h
*/
end


assign SignaltoALU = temp ;
assign SignaltoSHT = temp ;
assign SignaltoDIV = temp ;
assign SignaltoMUX = temp ;


endmodule