// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pooling2d_fix16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_height,
        input_width,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_depth,
        output_height,
        output_width,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [6:0] input_height;
input  [5:0] input_width;
output  [13:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
input  [5:0] output_depth;
input  [4:0] output_height;
input  [4:0] output_width;
output  [13:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_ce0;
reg output_r_ce0;
reg output_r_we0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [8:0] tmp_cast_fu_225_p1;
reg   [8:0] tmp_cast_reg_483;
wire   [13:0] tmp_72_cast_fu_229_p1;
reg   [13:0] tmp_72_cast_reg_488;
wire   [7:0] tmp_73_cast_fu_233_p1;
reg   [7:0] tmp_73_cast_reg_493;
wire   [11:0] tmp_74_cast_fu_237_p1;
reg   [11:0] tmp_74_cast_reg_498;
wire   [7:0] next_mul3_fu_241_p2;
reg   [7:0] next_mul3_reg_503;
wire    ap_CS_fsm_state2;
wire   [8:0] next_mul_fu_246_p2;
reg   [8:0] next_mul_reg_508;
wire   [4:0] out_d_3_fu_260_p2;
reg   [4:0] out_d_3_reg_516;
wire   [3:0] out_h_3_fu_275_p2;
reg   [3:0] out_h_3_reg_524;
wire    ap_CS_fsm_state3;
wire   [8:0] tmp_79_cast_fu_293_p1;
reg   [8:0] tmp_79_cast_reg_529;
wire   [0:0] exitcond4_fu_270_p2;
wire   [11:0] tmp3_fu_307_p2;
reg   [11:0] tmp3_reg_534;
wire   [3:0] out_w_3_fu_321_p2;
reg   [3:0] out_w_3_reg_542;
wire    ap_CS_fsm_state4;
wire   [11:0] tmp_81_cast1_fu_327_p1;
reg   [11:0] tmp_81_cast1_reg_547;
wire   [0:0] exitcond3_fu_316_p2;
wire   [13:0] tmp_82_cast_fu_339_p1;
reg   [13:0] tmp_82_cast_reg_552;
wire   [0:0] tmp_52_fu_343_p1;
reg   [0:0] tmp_52_reg_557;
wire    ap_CS_fsm_state5;
wire   [1:0] in_h_1_fu_353_p2;
reg   [1:0] in_h_1_reg_565;
wire   [13:0] tmp1_fu_378_p2;
reg   [13:0] tmp1_reg_570;
wire   [0:0] exitcond2_fu_347_p2;
wire   [0:0] tmp_56_fu_392_p1;
reg   [0:0] tmp_56_reg_575;
wire    ap_CS_fsm_state6;
wire   [1:0] in_w_1_fu_402_p2;
reg   [1:0] in_w_1_reg_583;
wire   [0:0] exitcond_fu_396_p2;
reg   [4:0] out_d_reg_130;
reg   [8:0] phi_mul_reg_141;
reg   [7:0] phi_mul2_reg_153;
reg   [3:0] out_h_reg_165;
wire   [0:0] exitcond5_fu_255_p2;
reg   [3:0] out_w_reg_176;
reg   [1:0] in_h_reg_187;
reg   [1:0] in_w_reg_198;
wire    ap_CS_fsm_state7;
wire   [63:0] tmp_55_fu_387_p1;
wire   [63:0] tmp_58_fu_422_p1;
reg   [15:0] buffer_fu_70;
wire   [15:0] buffer_5_fu_449_p3;
wire  signed [4:0] output_width_cast3_fu_213_p0;
wire  signed [4:0] output_height_cast2_fu_217_p0;
wire  signed [6:0] input_width_cast_fu_221_p1;
wire  signed [5:0] output_height_cast2_fu_217_p1;
wire  signed [5:0] output_width_cast3_fu_213_p1;
wire   [5:0] out_d_cast_fu_251_p1;
wire   [4:0] out_h_cast_fu_266_p1;
wire  signed [4:0] exitcond4_fu_270_p1;
wire   [4:0] tmp_s_fu_285_p3;
wire   [7:0] tmp_78_cast1_fu_281_p1;
wire   [7:0] tmp2_fu_297_p2;
wire   [5:0] tmp3_fu_307_p0;
wire   [7:0] tmp3_fu_307_p1;
wire   [4:0] out_w_cast_fu_312_p1;
wire  signed [4:0] exitcond3_fu_316_p1;
wire   [4:0] tmp_53_fu_331_p3;
wire   [8:0] tmp_85_cast_fu_359_p1;
wire   [8:0] tmp4_fu_363_p2;
wire   [8:0] tmp_fu_369_p2;
wire   [8:0] tmp1_fu_378_p0;
wire   [6:0] tmp1_fu_378_p1;
wire   [11:0] tmp_54_fu_383_p2;
wire   [13:0] tmp_86_cast_fu_408_p1;
wire   [13:0] tmp5_fu_412_p2;
wire   [13:0] tmp_57_fu_417_p2;
wire   [0:0] tmp_60_fu_427_p2;
wire   [0:0] tmp_62_fu_437_p2;
wire   [0:0] tmp_61_fu_431_p2;
wire   [0:0] or_cond6_fu_443_p2;
reg   [6:0] ap_NS_fsm;
wire   [13:0] tmp1_fu_378_p00;
wire   [11:0] tmp3_fu_307_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond_fu_396_p2 == 1'd1))) begin
        in_h_reg_187 <= in_h_1_reg_565;
    end else if (((exitcond3_fu_316_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        in_h_reg_187 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        in_w_reg_198 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        in_w_reg_198 <= in_w_1_reg_583;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        out_d_reg_130 <= out_d_3_reg_516;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        out_d_reg_130 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        out_h_reg_165 <= 4'd0;
    end else if (((exitcond3_fu_316_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        out_h_reg_165 <= out_h_3_reg_524;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        out_w_reg_176 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (exitcond2_fu_347_p2 == 1'd1))) begin
        out_w_reg_176 <= out_w_3_reg_542;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul2_reg_153 <= next_mul3_reg_503;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul2_reg_153 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul_reg_141 <= next_mul_reg_508;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_reg_141 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buffer_fu_70 <= buffer_5_fu_449_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        in_h_1_reg_565 <= in_h_1_fu_353_p2;
        tmp_52_reg_557 <= tmp_52_fu_343_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        in_w_1_reg_583 <= in_w_1_fu_402_p2;
        tmp_56_reg_575 <= tmp_56_fu_392_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        next_mul3_reg_503 <= next_mul3_fu_241_p2;
        next_mul_reg_508 <= next_mul_fu_246_p2;
        out_d_3_reg_516 <= out_d_3_fu_260_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        out_h_3_reg_524 <= out_h_3_fu_275_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        out_w_3_reg_542 <= out_w_3_fu_321_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_347_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp1_reg_570 <= tmp1_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp3_reg_534 <= tmp3_fu_307_p2;
        tmp_79_cast_reg_529[4 : 1] <= tmp_79_cast_fu_293_p1[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_72_cast_reg_488[6 : 0] <= tmp_72_cast_fu_229_p1[6 : 0];
        tmp_73_cast_reg_493[5 : 0] <= tmp_73_cast_fu_233_p1[5 : 0];
        tmp_74_cast_reg_498[5 : 0] <= tmp_74_cast_fu_237_p1[5 : 0];
        tmp_cast_reg_483[6 : 0] <= tmp_cast_fu_225_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_316_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_81_cast1_reg_547[3 : 0] <= tmp_81_cast1_fu_327_p1[3 : 0];
        tmp_82_cast_reg_552[4 : 1] <= tmp_82_cast_fu_339_p1[4 : 1];
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_255_p2 == 1'd1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_255_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (exitcond2_fu_347_p2 == 1'd1))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_255_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond4_fu_270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond3_fu_316_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (exitcond2_fu_347_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond_fu_396_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign buffer_5_fu_449_p3 = ((or_cond6_fu_443_p2[0:0] === 1'b1) ? input_r_q0 : buffer_fu_70);

assign exitcond2_fu_347_p2 = ((in_h_reg_187 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond3_fu_316_p1 = output_width;

assign exitcond3_fu_316_p2 = ((out_w_cast_fu_312_p1 == exitcond3_fu_316_p1) ? 1'b1 : 1'b0);

assign exitcond4_fu_270_p1 = output_height;

assign exitcond4_fu_270_p2 = ((out_h_cast_fu_266_p1 == exitcond4_fu_270_p1) ? 1'b1 : 1'b0);

assign exitcond5_fu_255_p2 = ((out_d_cast_fu_251_p1 == output_depth) ? 1'b1 : 1'b0);

assign exitcond_fu_396_p2 = ((in_w_reg_198 == 2'd2) ? 1'b1 : 1'b0);

assign in_h_1_fu_353_p2 = (2'd1 + in_h_reg_187);

assign in_w_1_fu_402_p2 = (2'd1 + in_w_reg_198);

assign input_r_address0 = tmp_58_fu_422_p1;

assign input_width_cast_fu_221_p1 = $signed(input_width);

assign next_mul3_fu_241_p2 = (phi_mul2_reg_153 + tmp_73_cast_reg_493);

assign next_mul_fu_246_p2 = (phi_mul_reg_141 + tmp_cast_reg_483);

assign or_cond6_fu_443_p2 = (tmp_62_fu_437_p2 | tmp_61_fu_431_p2);

assign out_d_3_fu_260_p2 = (out_d_reg_130 + 5'd1);

assign out_d_cast_fu_251_p1 = out_d_reg_130;

assign out_h_3_fu_275_p2 = (out_h_reg_165 + 4'd1);

assign out_h_cast_fu_266_p1 = out_h_reg_165;

assign out_w_3_fu_321_p2 = (out_w_reg_176 + 4'd1);

assign out_w_cast_fu_312_p1 = out_w_reg_176;

assign output_height_cast2_fu_217_p0 = output_height;

assign output_height_cast2_fu_217_p1 = output_height_cast2_fu_217_p0;

assign output_r_address0 = tmp_55_fu_387_p1;

assign output_r_d0 = buffer_fu_70;

assign output_width_cast3_fu_213_p0 = output_width;

assign output_width_cast3_fu_213_p1 = output_width_cast3_fu_213_p0;

assign tmp1_fu_378_p0 = tmp1_fu_378_p00;

assign tmp1_fu_378_p00 = tmp_fu_369_p2;

assign tmp1_fu_378_p1 = tmp_72_cast_reg_488;

assign tmp1_fu_378_p2 = (tmp1_fu_378_p0 * tmp1_fu_378_p1);

assign tmp2_fu_297_p2 = (tmp_78_cast1_fu_281_p1 + phi_mul2_reg_153);

assign tmp3_fu_307_p0 = tmp_74_cast_reg_498;

assign tmp3_fu_307_p1 = tmp3_fu_307_p10;

assign tmp3_fu_307_p10 = tmp2_fu_297_p2;

assign tmp3_fu_307_p2 = (tmp3_fu_307_p0 * tmp3_fu_307_p1);

assign tmp4_fu_363_p2 = (phi_mul_reg_141 + tmp_85_cast_fu_359_p1);

assign tmp5_fu_412_p2 = (tmp1_reg_570 + tmp_86_cast_fu_408_p1);

assign tmp_52_fu_343_p1 = in_h_reg_187[0:0];

assign tmp_53_fu_331_p3 = {{out_w_reg_176}, {1'd0}};

assign tmp_54_fu_383_p2 = (tmp3_reg_534 + tmp_81_cast1_reg_547);

assign tmp_55_fu_387_p1 = tmp_54_fu_383_p2;

assign tmp_56_fu_392_p1 = in_w_reg_198[0:0];

assign tmp_57_fu_417_p2 = (tmp5_fu_412_p2 + tmp_82_cast_reg_552);

assign tmp_58_fu_422_p1 = tmp_57_fu_417_p2;

assign tmp_60_fu_427_p2 = (tmp_56_reg_575 | tmp_52_reg_557);

assign tmp_61_fu_431_p2 = (tmp_60_fu_427_p2 ^ 1'd1);

assign tmp_62_fu_437_p2 = (($signed(buffer_fu_70) < $signed(input_r_q0)) ? 1'b1 : 1'b0);

assign tmp_72_cast_fu_229_p1 = $unsigned(input_width_cast_fu_221_p1);

assign tmp_73_cast_fu_233_p1 = $unsigned(output_height_cast2_fu_217_p1);

assign tmp_74_cast_fu_237_p1 = $unsigned(output_width_cast3_fu_213_p1);

assign tmp_78_cast1_fu_281_p1 = out_h_reg_165;

assign tmp_79_cast_fu_293_p1 = tmp_s_fu_285_p3;

assign tmp_81_cast1_fu_327_p1 = out_w_reg_176;

assign tmp_82_cast_fu_339_p1 = tmp_53_fu_331_p3;

assign tmp_85_cast_fu_359_p1 = in_h_reg_187;

assign tmp_86_cast_fu_408_p1 = in_w_reg_198;

assign tmp_cast_fu_225_p1 = input_height;

assign tmp_fu_369_p2 = (tmp4_fu_363_p2 + tmp_79_cast_reg_529);

assign tmp_s_fu_285_p3 = {{out_h_reg_165}, {1'd0}};

always @ (posedge ap_clk) begin
    tmp_cast_reg_483[8:7] <= 2'b00;
    tmp_72_cast_reg_488[13:7] <= 7'b0000000;
    tmp_73_cast_reg_493[7:6] <= 2'b00;
    tmp_74_cast_reg_498[11:6] <= 6'b000000;
    tmp_79_cast_reg_529[0] <= 1'b0;
    tmp_79_cast_reg_529[8:5] <= 4'b0000;
    tmp_81_cast1_reg_547[11:4] <= 8'b00000000;
    tmp_82_cast_reg_552[0] <= 1'b0;
    tmp_82_cast_reg_552[13:5] <= 9'b000000000;
end

endmodule //max_pooling2d_fix16
