<dec f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='468' type='llvm::Register llvm::FastISel::constrainOperandRegClass(const llvm::MCInstrDesc &amp; II, llvm::Register Op, unsigned int OpNum)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1962' ll='1977' type='llvm::Register llvm::FastISel::constrainOperandRegClass(const llvm::MCInstrDesc &amp; II, llvm::Register Op, unsigned int OpNum)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1994' u='c' c='_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2016' u='c' c='_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2017' u='c' c='_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2041' u='c' c='_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2042' u='c' c='_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2043' u='c' c='_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2067' u='c' c='_ZN4llvm8FastISel15fastEmitInst_riEjPKNS_19TargetRegisterClassEjbm'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2090' u='c' c='_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2134' u='c' c='_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2135' u='c' c='_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm'/>
<doc f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='465'>/// Try to constrain Op so that it is usable by argument OpNum of the
  /// provided MCInstrDesc. If this fails, create a new virtual register in the
  /// correct class and COPY the value there.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1139' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1141' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1342' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1343' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1387' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1429' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1430' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1474' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1475' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2100' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel16emitStoreReleaseEN4llvm3MVTEjjPNS1_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2101' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel16emitStoreReleaseEN4llvm3MVTEjjPNS1_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2169' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2406' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel20emitCompareAndBranchEPKN4llvm10BranchInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2538' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel12selectBranchEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2556' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel16selectIndirectBrEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2808' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel12selectSelectEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3281' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3308' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='5116' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='5118' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='5120' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='308' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='331' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='332' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='359' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='515' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel17ARMMaterializeIntEPKN4llvm8ConstantENS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='588' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='666' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1055' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12ARMEmitStoreEN4llvm3MVTEjRNS_7AddressEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1129' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12ARMEmitStoreEN4llvm3MVTEjRNS_7AddressEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1266' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12SelectBranchEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1303' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12SelectBranchEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1434' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1436' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1639' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12SelectSelectEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1659' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12SelectSelectEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1660' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12SelectSelectEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1668' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12SelectSelectEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1769' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1770' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2271' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2413' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel10SelectCallEPKN4llvm11InstructionEPKc'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2730' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2985' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel14ARMLowerPICELFEPKN4llvm11GlobalValueENS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='2136' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='2137' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='229' u='c' c='_ZN12_GLOBAL__N_111X86FastISel14addFullAddressERKN4llvm19MachineInstrBuilderERNS1_14X86AddressModeE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='654' u='c' c='_ZN12_GLOBAL__N_111X86FastISel16X86FastEmitStoreEN4llvm3EVTEjbRNS1_14X86AddressModeEPNS1_17MachineMemOperandEb'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3984' u='c' c='_ZN12_GLOBAL__N_111X86FastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='4007' u='c' c='_ZN12_GLOBAL__N_111X86FastISel17fastEmitInst_rrrrEjPKN4llvm19TargetRegisterClassEjbjbjbjb'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='4008' u='c' c='_ZN12_GLOBAL__N_111X86FastISel17fastEmitInst_rrrrEjPKN4llvm19TargetRegisterClassEjbjbjbjb'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='4009' u='c' c='_ZN12_GLOBAL__N_111X86FastISel17fastEmitInst_rrrrEjPKN4llvm19TargetRegisterClassEjbjbjbjb'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='4010' u='c' c='_ZN12_GLOBAL__N_111X86FastISel17fastEmitInst_rrrrEjPKN4llvm19TargetRegisterClassEjbjbjbjb'/>
