// Seed: 1192186686
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_6, id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd95,
    parameter id_3 = 32'd90
) (
    output uwire id_0,
    input supply0 id_1,
    input wire _id_2,
    input supply1 _id_3,
    input wand id_4,
    output wand id_5,
    input wand id_6,
    input wire id_7,
    input wor id_8,
    input tri1 id_9,
    output wor id_10,
    output uwire id_11
);
  wire [ !  id_3 : id_2] id_13;
  wire [-1 : (  id_2  )] id_14;
  assign id_11 = id_8 > id_6 - id_9;
  module_0 modCall_1 (
      id_13,
      id_14,
      id_13,
      id_13,
      id_13
  );
  wire id_15;
  ;
endmodule
