Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Feb 23 16:20:35 2022
| Host         : DESKTOP-D2CUC0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file StopWatch_timing_summary_routed.rpt -pb StopWatch_timing_summary_routed.pb -rpx StopWatch_timing_summary_routed.rpx -warn_on_violation
| Design       : StopWatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (99)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: refresh_counter_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (99)
-------------------------------------------------
 There are 99 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.670        0.000                      0                   23        0.252        0.000                      0                   23        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.670        0.000                      0                   23        0.252        0.000                      0                   23        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 refresh_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.924ns (27.524%)  route 2.433ns (72.476%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.565     5.086    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  refresh_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  refresh_counter_reg[22]/Q
                         net (fo=1, routed)           0.722     6.264    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.360 r  clk_BUFG_inst/O
                         net (fo=36, routed)          1.711     8.071    clk_BUFG
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.443 r  refresh_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.443    refresh_counter_reg[20]_i_1_n_5
    SLICE_X37Y46         FDRE                                         r  refresh_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.445    14.786    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  refresh_counter_reg[22]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.062    15.113    refresh_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.564     5.085    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.022    refresh_counter_reg_n_0_[1]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.696 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    refresh_counter_reg[0]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    refresh_counter_reg[4]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    refresh_counter_reg[8]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    refresh_counter_reg[12]_i_1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  refresh_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    refresh_counter_reg[16]_i_1_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.486 r  refresh_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.486    refresh_counter_reg[20]_i_1_n_6
    SLICE_X37Y46         FDRE                                         r  refresh_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.445    14.786    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  refresh_counter_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.564     5.085    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.022    refresh_counter_reg_n_0_[1]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.696 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    refresh_counter_reg[0]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    refresh_counter_reg[4]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    refresh_counter_reg[8]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    refresh_counter_reg[12]_i_1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  refresh_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    refresh_counter_reg[16]_i_1_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.375 r  refresh_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.375    refresh_counter_reg[20]_i_1_n_7
    SLICE_X37Y46         FDRE                                         r  refresh_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.445    14.786    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  refresh_counter_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.564     5.085    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.022    refresh_counter_reg_n_0_[1]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.696 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    refresh_counter_reg[0]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    refresh_counter_reg[4]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    refresh_counter_reg[8]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    refresh_counter_reg[12]_i_1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.372 r  refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.372    refresh_counter_reg[16]_i_1_n_6
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.445    14.786    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.564     5.085    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.022    refresh_counter_reg_n_0_[1]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.696 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    refresh_counter_reg[0]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    refresh_counter_reg[4]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    refresh_counter_reg[8]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    refresh_counter_reg[12]_i_1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.351 r  refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.351    refresh_counter_reg[16]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.445    14.786    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.811ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.564     5.085    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.022    refresh_counter_reg_n_0_[1]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.696 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    refresh_counter_reg[0]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    refresh_counter_reg[4]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    refresh_counter_reg[8]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    refresh_counter_reg[12]_i_1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.277 r  refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.277    refresh_counter_reg[16]_i_1_n_5
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.445    14.786    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                  7.811    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.564     5.085    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.022    refresh_counter_reg_n_0_[1]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.696 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    refresh_counter_reg[0]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    refresh_counter_reg[4]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    refresh_counter_reg[8]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    refresh_counter_reg[12]_i_1_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.261 r  refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.261    refresh_counter_reg[16]_i_1_n_7
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.445    14.786    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.564     5.085    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.022    refresh_counter_reg_n_0_[1]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.696 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    refresh_counter_reg[0]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    refresh_counter_reg[4]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    refresh_counter_reg[8]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.258 r  refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.258    refresh_counter_reg[12]_i_1_n_6
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.445    14.786    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.564     5.085    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.022    refresh_counter_reg_n_0_[1]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.696 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    refresh_counter_reg[0]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    refresh_counter_reg[4]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    refresh_counter_reg[8]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.237 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.237    refresh_counter_reg[12]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.445    14.786    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.564     5.085    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.022    refresh_counter_reg_n_0_[1]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.696 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.696    refresh_counter_reg[0]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    refresh_counter_reg[4]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    refresh_counter_reg[8]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.163 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.163    refresh_counter_reg[12]_i_1_n_5
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.445    14.786    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  7.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.695    refresh_counter_reg_n_0_[11]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    refresh_counter_reg[8]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.695    refresh_counter_reg_n_0_[19]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    refresh_counter_reg[16]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.694    refresh_counter_reg_n_0_[3]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    refresh_counter_reg[0]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.694    refresh_counter_reg_n_0_[7]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    refresh_counter_reg[4]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.692    refresh_counter_reg_n_0_[12]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    refresh_counter_reg[12]_i_1_n_7
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[20]/Q
                         net (fo=1, routed)           0.105     1.692    refresh_counter_reg_n_0_[20]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  refresh_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    refresh_counter_reg[20]_i_1_n_7
    SLICE_X37Y46         FDRE                                         r  refresh_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  refresh_counter_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    refresh_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.445    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.691    refresh_counter_reg_n_0_[4]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    refresh_counter_reg[4]_i_1_n_7
    SLICE_X37Y42         FDRE                                         r  refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  refresh_counter_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.692    refresh_counter_reg_n_0_[8]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    refresh_counter_reg[8]_i_1_n_7
    SLICE_X37Y43         FDRE                                         r  refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  refresh_counter_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.697    refresh_counter_reg_n_0_[10]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.808    refresh_counter_reg[8]_i_1_n_5
    SLICE_X37Y43         FDRE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.697    refresh_counter_reg_n_0_[14]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.808    refresh_counter_reg[12]_i_1_n_5
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.832     1.959    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   refresh_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   refresh_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   refresh_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   refresh_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   refresh_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   refresh_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contrl_st/st_contrl[1]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentPin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.058ns  (logic 4.748ns (39.379%)  route 7.310ns (60.621%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE                         0.000     0.000 r  contrl_st/st_contrl[1]/Q_reg/C
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  contrl_st/st_contrl[1]/Q_reg/Q
                         net (fo=23, routed)          1.324     1.842    contrl_st/st_contrl[2]/S[1]
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.966 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.908     2.875    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.124     2.999 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     3.832    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.758     4.713    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.119     4.832 r  contrl_st/st_contrl[2]/segmentPin_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.487     8.319    segmentPin_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    12.058 r  segmentPin_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.058    segmentPin[0]
    U7                                                                r  segmentPin[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contrl_st/st_contrl[1]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentPin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.971ns  (logic 4.758ns (39.743%)  route 7.213ns (60.257%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE                         0.000     0.000 r  contrl_st/st_contrl[1]/Q_reg/C
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  contrl_st/st_contrl[1]/Q_reg/Q
                         net (fo=23, routed)          1.324     1.842    contrl_st/st_contrl[2]/S[1]
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.966 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.908     2.875    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.124     2.999 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     3.832    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.948     4.903    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.154     5.057 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.200     8.257    segmentPin_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.714    11.971 r  segmentPin_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.971    segmentPin[6]
    W7                                                                r  segmentPin[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contrl_st/st_contrl[1]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentPin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.859ns  (logic 4.550ns (38.363%)  route 7.310ns (61.637%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE                         0.000     0.000 r  contrl_st/st_contrl[1]/Q_reg/C
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  contrl_st/st_contrl[1]/Q_reg/Q
                         net (fo=23, routed)          1.324     1.842    contrl_st/st_contrl[2]/S[1]
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.966 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.908     2.875    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.124     2.999 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     3.832    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.948     4.903    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.027 r  contrl_st/st_contrl[2]/segmentPin_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.296     8.324    segmentPin_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.859 r  segmentPin_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.859    segmentPin[3]
    V8                                                                r  segmentPin[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contrl_st/st_contrl[1]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentPin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.786ns  (logic 4.549ns (38.599%)  route 7.237ns (61.401%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE                         0.000     0.000 r  contrl_st/st_contrl[1]/Q_reg/C
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  contrl_st/st_contrl[1]/Q_reg/Q
                         net (fo=23, routed)          1.324     1.842    contrl_st/st_contrl[2]/S[1]
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.966 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.908     2.875    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.124     2.999 f  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     3.832    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.956 f  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.950     4.905    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.029 r  contrl_st/st_contrl[2]/segmentPin_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.221     8.251    segmentPin_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.786 r  segmentPin_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.786    segmentPin[4]
    U8                                                                r  segmentPin[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contrl_st/st_contrl[1]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentPin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.778ns  (logic 4.739ns (40.237%)  route 7.039ns (59.763%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE                         0.000     0.000 r  contrl_st/st_contrl[1]/Q_reg/C
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  contrl_st/st_contrl[1]/Q_reg/Q
                         net (fo=23, routed)          1.324     1.842    contrl_st/st_contrl[2]/S[1]
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.966 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.908     2.875    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.124     2.999 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     3.832    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.754     4.709    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.118     4.827 r  contrl_st/st_contrl[2]/segmentPin_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.220     8.047    segmentPin_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.731    11.778 r  segmentPin_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.778    segmentPin[5]
    W6                                                                r  segmentPin[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contrl_st/st_contrl[1]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentPin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.744ns  (logic 4.518ns (38.473%)  route 7.226ns (61.527%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE                         0.000     0.000 r  contrl_st/st_contrl[1]/Q_reg/C
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  contrl_st/st_contrl[1]/Q_reg/Q
                         net (fo=23, routed)          1.324     1.842    contrl_st/st_contrl[2]/S[1]
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.966 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.908     2.875    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.124     2.999 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     3.832    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.754     4.709    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.124     4.833 r  contrl_st/st_contrl[2]/segmentPin_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.407     8.240    segmentPin_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.744 r  segmentPin_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.744    segmentPin[1]
    V5                                                                r  segmentPin[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contrl_st/st_contrl[1]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentPin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.487ns  (logic 4.534ns (39.471%)  route 6.953ns (60.529%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE                         0.000     0.000 r  contrl_st/st_contrl[1]/Q_reg/C
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  contrl_st/st_contrl[1]/Q_reg/Q
                         net (fo=23, routed)          1.324     1.842    contrl_st/st_contrl[2]/S[1]
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.966 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.908     2.875    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.124     2.999 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     3.832    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.758     4.713    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     4.837 r  contrl_st/st_contrl[2]/segmentPin_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.130     7.967    segmentPin_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.487 r  segmentPin_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.487    segmentPin[2]
    U5                                                                r  segmentPin[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st_count/digit3/countBCD[1]/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            contrl_st/st_contrl[0]/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 1.275ns (21.725%)  route 4.594ns (78.275%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE                         0.000     0.000 r  st_count/digit3/countBCD[1]/Q_reg/C
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  st_count/digit3/countBCD[1]/Q_reg/Q
                         net (fo=8, routed)           1.258     1.714    st_count/digit3/countBCD[2]/Q_i_10_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.838 r  st_count/digit3/countBCD[2]/Q_i_15/O
                         net (fo=3, routed)           0.838     2.675    st_count/digit3/countBCD[0]/p_11_in_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124     2.799 r  st_count/digit3/countBCD[0]/Q_i_10/O
                         net (fo=1, routed)           0.684     3.484    st_count/digit3/countBCD[0]/comp/p_12_in
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124     3.608 r  st_count/digit3/countBCD[0]/Q_i_5/O
                         net (fo=4, routed)           0.909     4.516    st_count/digit3/countBCD[0]/NewRecordFlag
    SLICE_X28Y43         LUT5 (Prop_lut5_I0_O)        0.120     4.636 r  st_count/digit3/countBCD[0]/Q_i_2__3/O
                         net (fo=2, routed)           0.906     5.542    contrl_st/st_contrl[0]/Q_reg_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.327     5.869 r  contrl_st/st_contrl[0]/Q_i_1__1/O
                         net (fo=1, routed)           0.000     5.869    contrl_st/st_contrl[0]/st_state/N[0]
    SLICE_X34Y45         FDRE                                         r  contrl_st/st_contrl[0]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stop
                            (input port)
  Destination:            contrl_st/st_contrl[2]/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 1.932ns (33.411%)  route 3.850ns (66.589%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  Stop (IN)
                         net (fo=0)                   0.000     0.000    Stop
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  Stop_IBUF_inst/O
                         net (fo=5, routed)           2.988     4.442    contrl_st/st_contrl[2]/Stop_IBUF
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.152     4.594 r  contrl_st/st_contrl[2]/Q_i_2__5/O
                         net (fo=1, routed)           0.862     5.456    st_count/digit3/countBCD[0]/Q_reg_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.326     5.782 r  st_count/digit3/countBCD[0]/Q_i_1__25/O
                         net (fo=1, routed)           0.000     5.782    contrl_st/st_contrl[2]/Q_reg_9
    SLICE_X28Y43         FDRE                                         r  contrl_st/st_contrl[2]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st_count/digit3/countBCD[1]/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            contrl_st/st_contrl[1]/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.715ns  (logic 1.277ns (22.345%)  route 4.438ns (77.655%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE                         0.000     0.000 r  st_count/digit3/countBCD[1]/Q_reg/C
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  st_count/digit3/countBCD[1]/Q_reg/Q
                         net (fo=8, routed)           1.258     1.714    st_count/digit3/countBCD[2]/Q_i_10_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.838 f  st_count/digit3/countBCD[2]/Q_i_15/O
                         net (fo=3, routed)           0.838     2.675    st_count/digit3/countBCD[0]/p_11_in_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124     2.799 f  st_count/digit3/countBCD[0]/Q_i_10/O
                         net (fo=1, routed)           0.684     3.484    st_count/digit3/countBCD[0]/comp/p_12_in
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124     3.608 f  st_count/digit3/countBCD[0]/Q_i_5/O
                         net (fo=4, routed)           0.904     4.512    st_count/digit3/countBCD[0]/NewRecordFlag
    SLICE_X28Y43         LUT5 (Prop_lut5_I4_O)        0.117     4.629 r  st_count/digit3/countBCD[0]/Q_i_3__0/O
                         net (fo=2, routed)           0.755     5.383    contrl_st/st_contrl[2]/Q_reg_11
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.332     5.715 r  contrl_st/st_contrl[2]/Q_i_1__2/O
                         net (fo=1, routed)           0.000     5.715    contrl_st/st_contrl[1]/N[0]
    SLICE_X34Y45         FDRE                                         r  contrl_st/st_contrl[1]/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 st_count/digit2/countBCD[1]/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_16/reg16[2]/reg4[1]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.774%)  route 0.142ns (50.226%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE                         0.000     0.000 r  st_count/digit2/countBCD[1]/Q_reg/C
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  st_count/digit2/countBCD[1]/Q_reg/Q
                         net (fo=9, routed)           0.142     0.283    reg_16/reg16[2]/reg4[1]/CounterOut[0]
    SLICE_X40Y47         FDRE                                         r  reg_16/reg16[2]/reg4[1]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st_count/digit1/countBCD[1]/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_16/reg16[1]/reg4[1]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.002%)  route 0.153ns (51.998%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE                         0.000     0.000 r  st_count/digit1/countBCD[1]/Q_reg/C
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  st_count/digit1/countBCD[1]/Q_reg/Q
                         net (fo=9, routed)           0.153     0.294    reg_16/reg16[1]/reg4[1]/CounterOut[0]
    SLICE_X38Y46         FDRE                                         r  reg_16/reg16[1]/reg4[1]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st_count/digit2/countBCD[2]/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            st_count/digit2/countBCD[3]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  st_count/digit2/countBCD[2]/Q_reg/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  st_count/digit2/countBCD[2]/Q_reg/Q
                         net (fo=8, routed)           0.069     0.197    st_count/digit2/countBCD[3]/Q_reg_2
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.099     0.296 r  st_count/digit2/countBCD[3]/Q_i_1__12/O
                         net (fo=1, routed)           0.000     0.296    st_count/digit2/countBCD[3]/N[3]
    SLICE_X41Y48         FDCE                                         r  st_count/digit2/countBCD[3]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st_count/digit0/countBCD[1]/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_16/reg16[0]/reg4[1]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.250%)  route 0.157ns (52.750%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE                         0.000     0.000 r  st_count/digit0/countBCD[1]/Q_reg/C
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  st_count/digit0/countBCD[1]/Q_reg/Q
                         net (fo=9, routed)           0.157     0.298    reg_16/reg16[0]/reg4[1]/CounterOut[0]
    SLICE_X36Y46         FDRE                                         r  reg_16/reg16[0]/reg4[1]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st_count/digit3/countBCD[1]/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_16/reg16[3]/reg4[1]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.349%)  route 0.177ns (55.651%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE                         0.000     0.000 r  st_count/digit3/countBCD[1]/Q_reg/C
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  st_count/digit3/countBCD[1]/Q_reg/Q
                         net (fo=8, routed)           0.177     0.318    reg_16/reg16[3]/reg4[1]/CounterOut[0]
    SLICE_X40Y46         FDRE                                         r  reg_16/reg16[3]/reg4[1]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st_count/digit1/countBCD[2]/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            st_count/digit1/countBCD[3]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.246ns (70.287%)  route 0.104ns (29.713%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE                         0.000     0.000 r  st_count/digit1/countBCD[2]/Q_reg/C
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  st_count/digit1/countBCD[2]/Q_reg/Q
                         net (fo=8, routed)           0.104     0.252    st_count/digit1/countBCD[3]/Q_reg_2
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.098     0.350 r  st_count/digit1/countBCD[3]/Q_i_1__9/O
                         net (fo=1, routed)           0.000     0.350    st_count/digit1/countBCD[3]/N[3]
    SLICE_X42Y46         FDCE                                         r  st_count/digit1/countBCD[3]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st_count/digit0/countBCD[1]/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            st_count/digit0/countBCD[3]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.688%)  route 0.167ns (47.312%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE                         0.000     0.000 r  st_count/digit0/countBCD[1]/Q_reg/C
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  st_count/digit0/countBCD[1]/Q_reg/Q
                         net (fo=9, routed)           0.167     0.308    st_count/digit0/countBCD[3]/Q_reg_5
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.353 r  st_count/digit0/countBCD[3]/Q_i_1__5/O
                         net (fo=1, routed)           0.000     0.353    st_count/digit0/countBCD[3]/N[3]
    SLICE_X39Y46         FDCE                                         r  st_count/digit0/countBCD[3]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st_count/digit2/countBCD[0]/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            st_count/digit2/countBCD[2]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  st_count/digit2/countBCD[0]/Q_reg/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  st_count/digit2/countBCD[0]/Q_reg/Q
                         net (fo=9, routed)           0.179     0.320    st_count/digit2/countBCD[3]/Q_reg_3
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.042     0.362 r  st_count/digit2/countBCD[3]/Q_i_1__11/O
                         net (fo=1, routed)           0.000     0.362    st_count/digit2/countBCD[2]/N[0]
    SLICE_X41Y48         FDCE                                         r  st_count/digit2/countBCD[2]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st_count/digit2/countBCD[1]/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            st_count/digit2/countBCD[1]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE                         0.000     0.000 r  st_count/digit2/countBCD[1]/Q_reg/C
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  st_count/digit2/countBCD[1]/Q_reg/Q
                         net (fo=9, routed)           0.180     0.321    st_count/digit2/countBCD[1]/Q_reg_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I0_O)        0.042     0.363 r  st_count/digit2/countBCD[1]/Q_i_1__10/O
                         net (fo=1, routed)           0.000     0.363    st_count/digit2/countBCD[1]/N[1]
    SLICE_X41Y47         FDCE                                         r  st_count/digit2/countBCD[1]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 st_count/digit2/countBCD[0]/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            st_count/digit2/countBCD[0]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  st_count/digit2/countBCD[0]/Q_reg/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  st_count/digit2/countBCD[0]/Q_reg/Q
                         net (fo=9, routed)           0.179     0.320    st_count/digit2/countBCD[3]/Q_reg_3
    SLICE_X41Y48         LUT4 (Prop_lut4_I2_O)        0.045     0.365 r  st_count/digit2/countBCD[3]/Q_i_2__1/O
                         net (fo=1, routed)           0.000     0.365    st_count/digit2/countBCD[0]/N[0]
    SLICE_X41Y48         FDCE                                         r  st_count/digit2/countBCD[0]/Q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentPin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.469ns  (logic 4.686ns (40.861%)  route 6.783ns (59.139%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.565     5.086    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          0.760     6.303    contrl_st/st_contrl[1]/ledSequence[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.427 r  contrl_st/st_contrl[1]/segmentPin_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.945     7.372    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.496 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     8.329    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.453 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.758     9.211    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.119     9.330 r  contrl_st/st_contrl[2]/segmentPin_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.487    12.816    segmentPin_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    16.556 r  segmentPin_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.556    segmentPin[0]
    U7                                                                r  segmentPin[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentPin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.382ns  (logic 4.696ns (41.255%)  route 6.686ns (58.745%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.565     5.086    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          0.760     6.303    contrl_st/st_contrl[1]/ledSequence[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.427 r  contrl_st/st_contrl[1]/segmentPin_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.945     7.372    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.496 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     8.329    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.453 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.948     9.401    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.154     9.555 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.200    12.755    segmentPin_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.714    16.468 r  segmentPin_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.468    segmentPin[6]
    W7                                                                r  segmentPin[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentPin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.270ns  (logic 4.488ns (39.818%)  route 6.783ns (60.182%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.565     5.086    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          0.760     6.303    contrl_st/st_contrl[1]/ledSequence[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.427 r  contrl_st/st_contrl[1]/segmentPin_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.945     7.372    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.496 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     8.329    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.453 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.948     9.401    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.124     9.525 r  contrl_st/st_contrl[2]/segmentPin_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.296    12.821    segmentPin_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.356 r  segmentPin_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.356    segmentPin[3]
    V8                                                                r  segmentPin[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentPin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.197ns  (logic 4.487ns (40.075%)  route 6.710ns (59.925%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.565     5.086    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          0.760     6.303    contrl_st/st_contrl[1]/ledSequence[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.427 f  contrl_st/st_contrl[1]/segmentPin_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.945     7.372    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.496 f  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     8.329    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.453 f  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.950     9.403    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.124     9.527 r  contrl_st/st_contrl[2]/segmentPin_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.221    12.748    segmentPin_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.283 r  segmentPin_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.283    segmentPin[4]
    U8                                                                r  segmentPin[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentPin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.189ns  (logic 4.677ns (41.801%)  route 6.512ns (58.199%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.565     5.086    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          0.760     6.303    contrl_st/st_contrl[1]/ledSequence[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.427 r  contrl_st/st_contrl[1]/segmentPin_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.945     7.372    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.496 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     8.329    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.453 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.754     9.207    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.118     9.325 r  contrl_st/st_contrl[2]/segmentPin_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.220    12.544    segmentPin_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.731    16.275 r  segmentPin_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.275    segmentPin[5]
    W6                                                                r  segmentPin[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentPin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.155ns  (logic 4.456ns (39.948%)  route 6.699ns (60.052%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.565     5.086    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          0.760     6.303    contrl_st/st_contrl[1]/ledSequence[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.427 r  contrl_st/st_contrl[1]/segmentPin_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.945     7.372    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.496 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     8.329    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.453 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.754     9.207    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.124     9.331 r  contrl_st/st_contrl[2]/segmentPin_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.407    12.737    segmentPin_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.242 r  segmentPin_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.242    segmentPin[1]
    V5                                                                r  segmentPin[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentPin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.898ns  (logic 4.472ns (41.035%)  route 6.426ns (58.965%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.565     5.086    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          0.760     6.303    contrl_st/st_contrl[1]/ledSequence[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.427 r  contrl_st/st_contrl[1]/segmentPin_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.945     7.372    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.496 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.833     8.329    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.453 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.758     9.211    contrl_st/st_contrl[2]/ledBCD[0]
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     9.335 r  contrl_st/st_contrl[2]/segmentPin_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.130    12.464    segmentPin_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.984 r  segmentPin_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.984    segmentPin[2]
    U5                                                                r  segmentPin[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dotDisplay
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.099ns  (logic 4.078ns (44.811%)  route 5.022ns (55.189%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.565     5.086    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          1.459     7.001    ledSequence[1]
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.125 r  controlPin_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.563    10.688    dotDisplay_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    14.186 r  dotDisplay_OBUF_inst/O
                         net (fo=0)                   0.000    14.186    dotDisplay
    V7                                                                r  dotDisplay (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.808ns  (logic 4.342ns (49.299%)  route 4.466ns (50.701%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.565     5.086    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          1.459     7.001    ledSequence[1]
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.152     7.153 r  controlPin_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.007    10.160    controlPin_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.894 r  controlPin_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.894    controlPin[3]
    W4                                                                r  controlPin[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.584ns  (logic 4.313ns (50.241%)  route 4.272ns (49.759%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.565     5.086    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          1.469     7.011    ledSequence[1]
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.150     7.161 r  controlPin_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.802     9.964    controlPin_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    13.671 r  controlPin_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.671    controlPin[0]
    U2                                                                r  controlPin[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.873ns  (logic 1.410ns (49.074%)  route 1.463ns (50.926%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  refresh_counter_reg[15]/Q
                         net (fo=18, routed)          0.524     2.111    ledSequence[0]
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.045     2.156 r  controlPin_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.939     3.095    dotDisplay_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.319 r  controlPin_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.319    controlPin[2]
    V4                                                                r  controlPin[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.386ns (48.233%)  route 1.488ns (51.767%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[15]/Q
                         net (fo=18, routed)          0.525     2.112    ledSequence[0]
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  controlPin_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.963     3.120    controlPin_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.320 r  controlPin_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.320    controlPin[1]
    U4                                                                r  controlPin[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.457ns (50.345%)  route 1.437ns (49.655%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  refresh_counter_reg[15]/Q
                         net (fo=18, routed)          0.525     2.112    ledSequence[0]
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.046     2.158 r  controlPin_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.912     3.070    controlPin_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     4.340 r  controlPin_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.340    controlPin[0]
    U2                                                                r  controlPin[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.991ns  (logic 1.472ns (49.232%)  route 1.518ns (50.768%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[15]/Q
                         net (fo=18, routed)          0.524     2.111    ledSequence[0]
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.047     2.158 r  controlPin_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.995     3.152    controlPin_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.437 r  controlPin_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.437    controlPin[3]
    W4                                                                r  controlPin[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dotDisplay
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.167ns  (logic 1.385ns (43.720%)  route 1.783ns (56.280%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  refresh_counter_reg[15]/Q
                         net (fo=18, routed)          0.524     2.111    ledSequence[0]
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.045     2.156 r  controlPin_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.259     3.415    dotDisplay_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     4.613 r  dotDisplay_OBUF_inst/O
                         net (fo=0)                   0.000     4.613    dotDisplay
    V7                                                                r  dotDisplay (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentPin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.512ns (47.145%)  route 1.695ns (52.855%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          0.280     1.867    contrl_st/st_contrl[2]/ledSequence[1]
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.912 f  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.138     2.050    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_13_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.045     2.095 f  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.163     2.258    contrl_st/st_contrl[2]/ledBCD[2]
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045     2.303 r  contrl_st/st_contrl[2]/segmentPin_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.114     3.417    segmentPin_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.653 r  segmentPin_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.653    segmentPin[4]
    U8                                                                r  segmentPin[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentPin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.219ns  (logic 1.512ns (46.977%)  route 1.707ns (53.023%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          0.280     1.867    contrl_st/st_contrl[2]/ledSequence[1]
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.912 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.138     2.050    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_13_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.045     2.095 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.163     2.258    contrl_st/st_contrl[2]/ledBCD[2]
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045     2.303 r  contrl_st/st_contrl[2]/segmentPin_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.126     3.429    segmentPin_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.666 r  segmentPin_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.666    segmentPin[3]
    V8                                                                r  segmentPin[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentPin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.235ns  (logic 1.559ns (48.189%)  route 1.676ns (51.811%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          0.280     1.867    contrl_st/st_contrl[2]/ledSequence[1]
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.912 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.138     2.050    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_13_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.045     2.095 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.163     2.258    contrl_st/st_contrl[2]/ledBCD[2]
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.051     2.309 r  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.095     3.404    segmentPin_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.277     4.681 r  segmentPin_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.681    segmentPin[6]
    W7                                                                r  segmentPin[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentPin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.283ns  (logic 1.497ns (45.589%)  route 1.787ns (54.411%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          0.293     1.880    contrl_st/st_contrl[2]/ledSequence[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.925 f  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.115     2.040    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_15_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.085 f  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.292     2.377    contrl_st/st_contrl[2]/ledBCD[3]
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.045     2.422 r  contrl_st/st_contrl[2]/segmentPin_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.087     3.509    segmentPin_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.730 r  segmentPin_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.730    segmentPin[2]
    U5                                                                r  segmentPin[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentPin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.368ns  (logic 1.567ns (46.533%)  route 1.801ns (53.467%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.563     1.446    clock_100Mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  refresh_counter_reg[16]/Q
                         net (fo=18, routed)          0.293     1.880    contrl_st/st_contrl[2]/ledSequence[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.925 f  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.115     2.040    contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_15_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.085 f  contrl_st/st_contrl[2]/segmentPin_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.293     2.378    contrl_st/st_contrl[2]/ledBCD[3]
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.044     2.422 r  contrl_st/st_contrl[2]/segmentPin_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.100     3.522    segmentPin_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.292     4.814 r  segmentPin_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.814    segmentPin[5]
    W6                                                                r  segmentPin[5] (OUT)
  -------------------------------------------------------------------    -------------------





