# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../trackforce.gen/sources_1/bd/trackforce/ipshared/ec67/hdl" --include "../../../../trackforce.gen/sources_1/bd/trackforce/ipshared/6b2b/hdl" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../trackforce.srcs/sources_1/imports/new/top.v" \

sv xil_defaultlib  --include "../../../../trackforce.gen/sources_1/bd/trackforce/ipshared/ec67/hdl" --include "../../../../trackforce.gen/sources_1/bd/trackforce/ipshared/6b2b/hdl" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../trackforce.srcs/sources_1/imports/imports/provided_modules/nonsynth_clock_gen.sv" \
"../../../../trackforce.srcs/sources_1/imports/imports/provided_modules/nonsynth_reset_gen.sv" \
"../../../../trackforce.srcs/sources_1/imports/imports/importPending/sevenSegCtl.sv" \
"../../../../trackforce.srcs/sources_1/imports/imports/importPending/sevenSegVel.sv" \
"../../../../trackforce.srcs/sim_1/imports/source/top_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
