
---------- Begin Simulation Statistics ----------
final_tick                               1774593644000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  18098                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887676                       # Number of bytes of host memory used
host_op_rate                                    34114                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   552.54                       # Real time elapsed on the host
host_tick_rate                               39763386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021971                       # Number of seconds simulated
sim_ticks                                 21970785250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       244327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        497209                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3682652                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7347                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4032938                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155696                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3682652                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       526956                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026372                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493182                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1674                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14440996                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511592                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7398                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545443                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33171361                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39603826                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.475944                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.684007                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35605564     89.90%     89.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       793836      2.00%     91.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       372974      0.94%     92.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561208      1.42%     94.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444581      1.12%     95.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201454      0.51%     95.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74712      0.19%     96.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4054      0.01%     96.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545443      3.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39603826                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.394154                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.394154                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30573989                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64779004                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607353                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519716                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389331                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820415                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377284                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2077                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10606273                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026372                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314895                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36949980                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46593                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35719480                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778662                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114388                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6570970                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648878                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.812886                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43910813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.758562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.038801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         31232507     71.13%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           701948      1.60%     72.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737819      1.68%     74.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987227      2.25%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260582      2.87%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779628      1.78%     81.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901539      2.05%     83.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745571      1.70%     85.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6563992     14.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43910813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16038080                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12336230                       # number of floating regfile writes
system.switch_cpus.idleCycles                   30737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9962                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500212                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.303492                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23366321                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10606273                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7392059                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602010                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733265                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61090692                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12760048                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423504                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57277453                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1420367                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389331                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1337414                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24661                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322363                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259657                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782964                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3443                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6519                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42224453                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52851864                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718999                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30359336                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.202777                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56277498                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76791214                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26464540                       # number of integer regfile writes
system.switch_cpus.ipc                       0.227575                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.227575                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292535      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27629883     47.88%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216768      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2974      0.01%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3658147      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730935      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259663     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6876197     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57700962                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22800651                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43417035                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19504271                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38365035                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3099363                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053714                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181859      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202684      6.54%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        473003     15.26%     27.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664510     53.70%     81.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       576548     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34707139                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    119055224                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33347593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64967422                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60804401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57700962                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42241432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60164                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16666490                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43910813                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.314049                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.368373                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31257757     71.18%     71.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1202651      2.74%     73.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660648      3.78%     77.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1271306      2.90%     80.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015561      4.59%     85.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1815502      4.13%     89.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2173049      4.95%     94.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929663      2.12%     96.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584676      3.61%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43910813                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.313130                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6314977                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14343                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3383181                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602010                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733265                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31198982                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43941550                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8811983                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         140846                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024519                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         473639                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2737                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155524776                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62310496                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56532334                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8764692                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21406092                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389331                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21920279                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36160054                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820734                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86157076                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5624810                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             85117724                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108348265                       # The number of ROB writes
system.switch_cpus.timesIdled                     420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3609                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506151                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3609                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126943                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       121850                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122477                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126943                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       750091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       750091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 750091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23982848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23982848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23982848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252882                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252882    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252882                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1011310000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1317643750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21970785250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       247394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          614                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          250882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           972                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126853                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24315136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          246506                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7798400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           500273                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007216                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.084640                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496663     99.28%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3610      0.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             500273                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379231500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379188000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1455000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          575                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          310                       # number of demand (read+write) hits
system.l2.demand_hits::total                      885                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          575                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          310                       # number of overall hits
system.l2.overall_hits::total                     885                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          395                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252483                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252882                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          395                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252483                       # number of overall misses
system.l2.overall_misses::total                252882                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     35605500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20708734500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20744340000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     35605500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20708734500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20744340000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          970                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252793                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253767                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          970                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252793                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253767                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.407216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998774                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996513                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.407216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998774                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996513                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90140.506329                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82020.312259                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82031.698579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90140.506329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82020.312259                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82031.698579                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              121850                       # number of writebacks
system.l2.writebacks::total                    121850                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252878                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252878                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     31655500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18183904500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18215560000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     31655500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18183904500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18215560000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.407216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996497                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.407216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996497                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80140.506329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72020.312259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72032.996148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80140.506329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72020.312259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72032.996148                       # average overall mshr miss latency
system.l2.replacements                         246506                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          614                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              614                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          614                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          614                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1431                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1431                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  10077170500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10077170500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80016.281692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80016.281692                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8817780500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8817780500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70016.281692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70016.281692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     35605500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35605500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.407216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.408436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90140.506329                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89686.397985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     31655500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31655500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.407216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.406379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80140.506329                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80140.506329                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10631564000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10631564000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.997580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84014.761664                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84013.433850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9366124000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9366124000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.997580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74014.761664                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74014.761664                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7973.892502                       # Cycle average of tags in use
system.l2.tags.total_refs                      489321                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    246506                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.985027                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.552339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.101590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.085950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.554134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7912.598489                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.965893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973376                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1036                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1266998                       # Number of tag accesses
system.l2.tags.data_accesses                  1266998                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16158912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16184448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7798400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7798400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       121850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             121850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1150619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    735472666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             736634937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1150619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1156445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      354944073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            354944073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      354944073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1150619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    735472666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1091579009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000623096500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7286                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7286                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              614054                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114760                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252878                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121850                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7478                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3110615500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7852078000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12300.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31050.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   226400                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  110951                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    641.966911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   447.232264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.523024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4355     11.66%     11.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5415     14.50%     26.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3330      8.91%     35.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1485      3.98%     39.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1608      4.30%     43.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1686      4.51%     47.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1643      4.40%     52.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1787      4.78%     57.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16045     42.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37354                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.706149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.087712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     97.186854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7264     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7286                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.720972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.693037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.980086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4649     63.81%     63.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              127      1.74%     65.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2435     33.42%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               54      0.74%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.19%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7286                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16184192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7797056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16184192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7798400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       736.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       354.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    736.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    354.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21970662500                       # Total gap between requests
system.mem_ctrls.avgGap                      58630.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16158912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7797056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1150618.865568311885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 735472665.912111639977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 354882900.691954135895                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121850                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     15400750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7836677250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 513655778500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38989.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31038.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4215476.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            132511260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70431405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898126320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315841320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1733899440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7412450430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2194692480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12757952655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        580.678046                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5569990750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    733460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15667324500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            134210580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             71327025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907422600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320106060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1733899440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7438555290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2172708960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12778229955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.600967                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5512129250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    733460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15725186000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21970775250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313809                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313809                       # number of overall hits
system.cpu.icache.overall_hits::total         6313819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1086                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1088                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1086                       # number of overall misses
system.cpu.icache.overall_misses::total          1088                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     48562500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48562500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     48562500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48562500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314895                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314907                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314895                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314907                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000172                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000172                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 44716.850829                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44634.650735                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 44716.850829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44634.650735                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          614                       # number of writebacks
system.cpu.icache.writebacks::total               614                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          116                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          970                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          970                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          970                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          970                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     43125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     43125000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43125000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 44458.762887                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44458.762887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 44458.762887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44458.762887                       # average overall mshr miss latency
system.cpu.icache.replacements                    614                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313809                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1086                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1088                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     48562500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48562500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 44716.850829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44634.650735                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          970                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          970                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     43125000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43125000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 44458.762887                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44458.762887                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.831316                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               614                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            792.635179                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.829075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630786                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630786                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11836649                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11836650                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13307377                       # number of overall hits
system.cpu.dcache.overall_hits::total        13307378                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       554715                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         554717                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       648847                       # number of overall misses
system.cpu.dcache.overall_misses::total        648849                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  43822267497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43822267497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  43822267497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43822267497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391364                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391367                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956224                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956227                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044766                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044766                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046492                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046492                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78999.607901                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78999.323073                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67538.676293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67538.468114                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3572612                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        19658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24378                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             297                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   146.550660                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.188552                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       349685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       349685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       349685                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       349685                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252794                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252794                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16700798497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16700798497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21103128997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21103128997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81455.389441                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81455.389441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83479.548553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83479.548553                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10012301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10012302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       428772                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        428774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33430203000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33430203000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441076                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.041066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77967.318295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77966.954619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       349685                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       349685                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79087                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79087                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6434676000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6434676000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81361.993754                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81361.993754                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10392064497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10392064497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82514.030133                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82514.030133                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10266122497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10266122497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81514.038073                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81514.038073                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470728                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470728                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94132                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94132                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564860                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564860                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060154                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060154                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4402330500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4402330500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92168.379951                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92168.379951                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774593644000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.642408                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12376464                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251770                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.157819                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002262                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.640146                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28165248                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28165248                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1804783574500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48922                       # Simulator instruction rate (inst/s)
host_mem_usage                                 912616                       # Number of bytes of host memory used
host_op_rate                                   104174                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   817.62                       # Real time elapsed on the host
host_tick_rate                               36924064                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030190                       # Number of seconds simulated
sim_ticks                                 30189930500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       352579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        705298                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1373710                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           31                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18405                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1397984                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1131181                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1373710                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       242529                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1622759                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          117760                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7121                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5401403                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5167041                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18611                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4598705                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8745103                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     59076586                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.122710                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.412743                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44894983     75.99%     75.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2404210      4.07%     80.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2314744      3.92%     83.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1076852      1.82%     85.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1626768      2.75%     88.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       729123      1.23%     89.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       899085      1.52%     91.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       532116      0.90%     92.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4598705      7.78%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     59076586                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.012662                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.012662                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      46664881                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78401066                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2741602                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8716055                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         113724                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1983354                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23508838                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5567                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8995240                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2912                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1622759                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4235020                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              55698974                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8156                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37216403                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          223                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1407                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          227448                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.026876                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4405170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1248941                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.616371                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     60219616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.358149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.833984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         47612130     79.06%     79.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           428886      0.71%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           747664      1.24%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           932074      1.55%     82.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           825640      1.37%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           564875      0.94%     84.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           780460      1.30%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           366044      0.61%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7961843     13.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     60219616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99737144                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53986630                       # number of floating regfile writes
system.switch_cpus.idleCycles                  160245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        28680                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1212481                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.266953                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32993798                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8995235                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2288935                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23575278                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9804181                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77235544                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23998563                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       140651                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76498476                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          17248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      13956583                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         113724                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      13962037                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        88563                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1544287                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          167                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          870                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2402078                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2959667                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          870                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11395                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17285                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88416670                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              74997365                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.621905                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54986727                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.242092                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75837412                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76265380                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10832333                       # number of integer regfile writes
system.switch_cpus.ipc                       0.496854                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.496854                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       817895      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16728118     21.83%     22.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14832      0.02%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           392      0.00%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       289451      0.38%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          975      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139738      0.18%     23.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6192      0.01%     23.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74404      0.10%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           97      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576274     19.02%     42.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           23      0.00%     42.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663328     13.91%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2927946      3.82%     60.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1008818      1.32%     62.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21115275     27.55%     89.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7988964     10.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76639125                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65487842                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    128010928                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61949231                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66670282                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3444479                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044944                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           62200      1.81%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            789      0.02%      1.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             45      0.00%      1.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           388      0.01%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       326788      9.49%     11.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       700892     20.35%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         272417      7.91%     39.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133627      3.88%     43.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1676401     48.67%     92.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       270932      7.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13777867                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     88947802                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13048134                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21475772                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77164398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76639125                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71146                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10909656                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16383                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65199                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4756267                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     60219616                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.272660                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.290322                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     42153701     70.00%     70.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2695076      4.48%     74.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2306986      3.83%     78.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1946602      3.23%     81.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2872471      4.77%     86.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2420769      4.02%     90.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2598668      4.32%     94.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1498210      2.49%     97.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1727133      2.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     60219616                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.269283                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4235253                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   352                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        69048                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       979247                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23575278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9804181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36065839                       # number of misc regfile reads
system.switch_cpus.numCycles                 60379861                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        17368818                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         427557                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3652663                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6253919                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        110144                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221526835                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77717362                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71227716                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9721165                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22430282                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         113724                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29362777                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9779411                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100581306                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78345820                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          469                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           49                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12329671                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           55                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            128320023                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151285563                       # The number of ROB writes
system.switch_cpus.timesIdled                    1935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5221                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887103                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5221                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  30189930500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             209395                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       160199                       # Transaction distribution
system.membus.trans_dist::CleanEvict           192378                       # Transaction distribution
system.membus.trans_dist::ReadExReq            143326                       # Transaction distribution
system.membus.trans_dist::ReadExResp           143326                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        209395                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1058019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1058019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1058019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32826880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32826880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32826880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            352721                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  352721    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              352721                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1398649000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1919287750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  30189930500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30189930500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  30189930500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30189930500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       355686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3470                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          440566                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162888                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162888                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3626                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277114                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1320012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       454016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40671360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41125376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          356251                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10252864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           799879                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006545                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080634                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 794644     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5235      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             799879                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          642508500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660005999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5439998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  30189930500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1631                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        89274                       # number of demand (read+write) hits
system.l2.demand_hits::total                    90905                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1631                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        89274                       # number of overall hits
system.l2.overall_hits::total                   90905                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1993                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       350728                       # number of demand (read+write) misses
system.l2.demand_misses::total                 352721                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1993                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       350728                       # number of overall misses
system.l2.overall_misses::total                352721                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    169144500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  33550517000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33719661500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    169144500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  33550517000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33719661500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3624                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       440002                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443626                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3624                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       440002                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443626                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.549945                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.797105                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.795086                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.549945                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.797105                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.795086                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84869.292524                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95659.647932                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95598.678559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84869.292524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95659.647932                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95598.678559                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              160199                       # number of writebacks
system.l2.writebacks::total                    160199                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       350728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            352721                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       350728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           352721                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    149214500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  30043237000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30192451500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    149214500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  30043237000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30192451500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.549945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.797105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.795086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.549945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.797105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.795086                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74869.292524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85659.647932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85598.678559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74869.292524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85659.647932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85598.678559                       # average overall mshr miss latency
system.l2.replacements                         356249                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       195487                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           195487                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       195487                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       195487                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3463                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3463                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3463                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3463                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1544                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1544                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        19562                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19562                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       143326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              143326                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  12814563500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12814563500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.879905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89408.505784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89408.505784                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       143326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         143326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  11381303500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11381303500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.879905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.879905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79408.505784                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79408.505784                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1631                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1631                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    169144500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    169144500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.549945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.549945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84869.292524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84869.292524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    149214500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    149214500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.549945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.549945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74869.292524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74869.292524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        69712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             69712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       207402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          207402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  20735953500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20735953500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.748436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.748436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99979.525270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99979.525270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       207402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       207402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18661933500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18661933500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.748436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.748436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89979.525270                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89979.525270                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30189930500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      900945                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    364441                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.472129                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.498130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    21.835067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8114.666803                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.990560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1135                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2130431                       # Number of tag accesses
system.l2.tags.data_accesses                  2130431                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30189930500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       127552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     22446592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22574144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       127552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        127552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10252736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10252736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       350728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              352721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       160199                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             160199                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4224985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    743512543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             747737528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4224985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4224985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      339607804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            339607804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      339607804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4224985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    743512543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1087345332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    350569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000855310750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9768                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9768                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              795836                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             150600                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      352721                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     160199                       # Number of write requests accepted
system.mem_ctrls.readBursts                    352721                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160199                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    160                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             21882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10051                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9026246500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1762805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15636765250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25601.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44351.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137698                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  131606                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                352721                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160199                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  224613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       243430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.806984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.277475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.001591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       192831     79.21%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21653      8.89%     88.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11395      4.68%     92.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4481      1.84%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1478      0.61%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          898      0.37%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          804      0.33%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          961      0.39%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8929      3.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       243430                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.089681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.223353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.208823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9758     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9768                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.398239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.376190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.879958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7980     81.70%     81.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      1.01%     82.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1359     13.91%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              256      2.62%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.70%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9768                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22563904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10251392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22574144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10252736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       747.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       339.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    747.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    339.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30189894500                       # Total gap between requests
system.mem_ctrls.avgGap                      58858.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       127488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     22436416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10251392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4222864.971484448761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 743175477.002174615860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 339563285.844596445560                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       350728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160199                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     67078250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15569687000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 735248987750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33656.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     44392.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4589597.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            934568880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            496719960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1334237520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          429397200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2383573920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12170185140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1344356160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19093038780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        632.430697                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3349925500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1008280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25831725000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            803557020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            427096890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1183048020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          406731960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2383573920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12104565030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1399615200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18708188040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.683044                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3497455750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1008280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25684194750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    52160705750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1804783574500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10544585                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10544595                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10544585                       # number of overall hits
system.cpu.icache.overall_hits::total        10544595                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5330                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5332                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5330                       # number of overall misses
system.cpu.icache.overall_misses::total          5332                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    274567500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    274567500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    274567500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    274567500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10549915                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10549927                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10549915                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10549927                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000505                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000505                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000505                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000505                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51513.602251                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51494.279820                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51513.602251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51494.279820                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1318                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.071429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4084                       # number of writebacks
system.cpu.icache.writebacks::total              4084                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          734                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          734                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          734                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          734                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4596                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4596                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4596                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4596                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    234978500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    234978500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    234978500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    234978500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000436                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000436                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 51126.740644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51126.740644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 51126.740644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51126.740644                       # average overall mshr miss latency
system.cpu.icache.replacements                   4084                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10544585                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10544595                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5330                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5332                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    274567500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    274567500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10549915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10549927                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000505                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000505                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51513.602251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51494.279820                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          734                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          734                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    234978500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    234978500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 51126.740644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51126.740644                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1804783574500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            11.638783                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10549193                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4598                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2294.300348                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002203                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.636580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.022728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.022732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21104452                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21104452                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1804783574500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1804783574500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1804783574500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1804783574500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1804783574500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1804783574500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1804783574500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39414362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39414363                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41232886                       # number of overall hits
system.cpu.dcache.overall_hits::total        41232887                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1397948                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1397950                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1521602                       # number of overall misses
system.cpu.dcache.overall_misses::total       1521604                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 102228984064                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 102228984064                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 102228984064                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 102228984064                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40812310                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40812313                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42754488                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42754491                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034253                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034253                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035589                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035589                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 73127.887492                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73127.782871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67185.101008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67185.012700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9578263                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        20840                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            114694                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             302                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    83.511457                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    69.006623                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       321031                       # number of writebacks
system.cpu.dcache.writebacks::total            321031                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       766668                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       766668                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       766668                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       766668                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692797                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  50634533564                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50634533564                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  56275054564                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56275054564                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016204                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016204                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80209.310550                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80209.310550                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81228.779230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81228.779230                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691773                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30908473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30908474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1109042                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1109044                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  78404391000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  78404391000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32017515                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32017518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 70695.601249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70695.473759                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       766593                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       766593                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  27100265000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27100265000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79136.645165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79136.645165                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  23824593064                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23824593064                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032850                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032850                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82464.860764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82464.860764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  23534268564                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23534268564                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81481.103358                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81481.103358                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1818524                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1818524                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       123654                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       123654                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942178                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942178                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.063668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5640521000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5640521000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91690.443292                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91690.443292                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1804783574500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            29.560124                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41925686                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692797                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.516552                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002225                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    29.557899                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.028865                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.028867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          786                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86201779                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86201779                       # Number of data accesses

---------- End Simulation Statistics   ----------
