{
	"author": [
		"Fazal Hameed",
		"Lars Bauer",
		"JÃ¶rg Henkel"
	],
	"booktitle": "Proceedings of the 51st Annual Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2014",
	"dblpkey": "conf/dac/HameedBH14",
	"doi": "10.1145/2593069.2593197",
	"ee": "http://doi.acm.org/10.1145/2593069.2593197",
	"pages": "37:1-37:6",
	"publisher": "ACM",
	"stemmed": [
		"reduc",
		"latenc",
		"in",
		"an",
		"sram",
		"dram",
		"cach",
		"hierarchi",
		"via",
		"a",
		"novel",
		"tag",
		"cach",
		"architectur"
	],
	"tag": [
		"architecture",
		"latency",
		"novel"
	],
	"title": "Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2014
}