
*** Running vivado
    with args -log bd_c443_bsip_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_c443_bsip_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source bd_c443_bsip_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1840.758 ; gain = 89.984 ; free physical = 11426 ; free virtual = 13325
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_c443_bsip_0
Command: synth_design -top bd_c443_bsip_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13873
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3057.480 ; gain = 236.754 ; free physical = 9414 ; free virtual = 11328
Synthesis current peak Physical Memory [PSS] (MB): peak = 2257.578; parent = 2117.773; children = 139.805
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4051.418; parent = 3063.422; children = 987.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_c443_bsip_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/synth/bd_c443_bsip_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c443_bsip_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/synth/bd_c443_bsip_0.v:53]
WARNING: [Synth 8-7129] Port prim_tdo in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_drck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_reset in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_sel in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_capture in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_shift in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_runtest in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tdi in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tms in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_update in module bsip_v1_1_0_bsip is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3131.387 ; gain = 310.660 ; free physical = 9229 ; free virtual = 11137
Synthesis current peak Physical Memory [PSS] (MB): peak = 2257.578; parent = 2117.773; children = 139.805
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4119.387; parent = 3131.391; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3149.199 ; gain = 328.473 ; free physical = 9164 ; free virtual = 11072
Synthesis current peak Physical Memory [PSS] (MB): peak = 2257.578; parent = 2117.773; children = 139.805
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4137.199; parent = 3149.203; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3149.199 ; gain = 328.473 ; free physical = 9162 ; free virtual = 11070
Synthesis current peak Physical Memory [PSS] (MB): peak = 2257.578; parent = 2117.773; children = 139.805
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4137.199; parent = 3149.203; children = 987.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3155.137 ; gain = 0.000 ; free physical = 8988 ; free virtual = 10896
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/bd_c443_bsip_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3298.918 ; gain = 0.000 ; free physical = 9859 ; free virtual = 11772
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/bd_c443_bsip_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/bd_c443_bsip_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/bd_c443_bsip_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_c443_bsip_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_c443_bsip_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.918 ; gain = 0.000 ; free physical = 9857 ; free virtual = 11771
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3298.918 ; gain = 0.000 ; free physical = 9855 ; free virtual = 11768
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3298.918 ; gain = 478.191 ; free physical = 9701 ; free virtual = 11621
Synthesis current peak Physical Memory [PSS] (MB): peak = 2257.578; parent = 2117.773; children = 142.437
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4254.902; parent = 3266.906; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3298.918 ; gain = 478.191 ; free physical = 9689 ; free virtual = 11609
Synthesis current peak Physical Memory [PSS] (MB): peak = 2257.578; parent = 2117.773; children = 142.437
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4254.902; parent = 3266.906; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/bd_c443_bsip_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3298.918 ; gain = 478.191 ; free physical = 9671 ; free virtual = 11592
Synthesis current peak Physical Memory [PSS] (MB): peak = 2257.578; parent = 2117.773; children = 142.437
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4254.902; parent = 3266.906; children = 987.996
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'bsip_v1_1_0_jtag_tapctl'
INFO: [Synth 8-6159] Found Keep on FSM register 'current_state_reg' in module 'bsip_v1_1_0_jtag_tapctl', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  tlr_st |                             1111 |                             1111
                  rti_st |                             1100 |                             1100
                seldr_st |                             0111 |                             0111
                selir_st |                             0100 |                             0100
                capir_st |                             1110 |                             1110
                 shir_st |                             1010 |                             1010
                ex1ir_st |                             1001 |                             1001
                  pir_st |                             1011 |                             1011
                ex2ir_st |                             1000 |                             1000
                  uir_st |                             1101 |                             1101
                capdr_st |                             0110 |                             0110
                 shdr_st |                             0010 |                             0010
                ex1dr_st |                             0001 |                             0001
                  pdr_st |                             0011 |                             0011
                ex2dr_st |                             0000 |                             0000
                  udr_st |                             0101 |                             0101
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3298.918 ; gain = 478.191 ; free physical = 10193 ; free virtual = 12114
Synthesis current peak Physical Memory [PSS] (MB): peak = 2257.578; parent = 2117.773; children = 142.437
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4254.902; parent = 3266.906; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 23    
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port prim_tdo in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_drck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_reset in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_sel in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_capture in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_shift in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_runtest in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tdi in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tms in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_update in module bsip_v1_1_0_bsip is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3298.918 ; gain = 478.191 ; free physical = 10753 ; free virtual = 12680
Synthesis current peak Physical Memory [PSS] (MB): peak = 2257.578; parent = 2117.773; children = 142.437
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4254.902; parent = 3266.906; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3680.605 ; gain = 859.879 ; free physical = 11346 ; free virtual = 13274
Synthesis current peak Physical Memory [PSS] (MB): peak = 2798.218; parent = 2655.745; children = 146.649
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4668.605; parent = 3680.609; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3680.605 ; gain = 859.879 ; free physical = 11349 ; free virtual = 13277
Synthesis current peak Physical Memory [PSS] (MB): peak = 2798.218; parent = 2655.745; children = 146.649
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4668.605; parent = 3680.609; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3709.652 ; gain = 888.926 ; free physical = 11310 ; free virtual = 13238
Synthesis current peak Physical Memory [PSS] (MB): peak = 2798.362; parent = 2655.898; children = 146.649
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4697.652; parent = 3709.656; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 3709.652 ; gain = 888.926 ; free physical = 11328 ; free virtual = 13251
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.329; parent = 2659.104; children = 146.649
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4697.652; parent = 3709.656; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 3709.652 ; gain = 888.926 ; free physical = 11349 ; free virtual = 13272
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.329; parent = 2659.104; children = 146.649
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4697.652; parent = 3709.656; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 3709.652 ; gain = 888.926 ; free physical = 11351 ; free virtual = 13274
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.329; parent = 2659.104; children = 146.649
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4697.652; parent = 3709.656; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 3709.652 ; gain = 888.926 ; free physical = 11347 ; free virtual = 13269
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.345; parent = 2659.120; children = 146.649
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4697.652; parent = 3709.656; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 3709.652 ; gain = 888.926 ; free physical = 11341 ; free virtual = 13264
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.345; parent = 2659.120; children = 146.649
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4697.652; parent = 3709.656; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 3709.652 ; gain = 888.926 ; free physical = 11342 ; free virtual = 13264
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.345; parent = 2659.120; children = 146.649
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4697.652; parent = 3709.656; children = 987.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     7|
|4     |LUT4 |    11|
|5     |LUT5 |     4|
|6     |LUT6 |     3|
|7     |FDCE |     5|
|8     |FDPE |     2|
|9     |FDRE |    43|
|10    |FDSE |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 3709.652 ; gain = 888.926 ; free physical = 11337 ; free virtual = 13260
Synthesis current peak Physical Memory [PSS] (MB): peak = 2805.345; parent = 2659.120; children = 146.649
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4697.652; parent = 3709.656; children = 987.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3709.652 ; gain = 739.207 ; free physical = 11363 ; free virtual = 13286
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 3709.660 ; gain = 888.926 ; free physical = 11362 ; free virtual = 13284
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3709.660 ; gain = 0.000 ; free physical = 11354 ; free virtual = 13277
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3767.320 ; gain = 0.000 ; free physical = 11387 ; free virtual = 13310
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Synth Design complete, checksum: df89c560
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 3767.320 ; gain = 1859.906 ; free physical = 11594 ; free virtual = 13517
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/bd_c443_bsip_0_synth_1/bd_c443_bsip_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_c443_bsip_0, cache-ID = 9710f821b626adbe
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/bd_c443_bsip_0_synth_1/bd_c443_bsip_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_c443_bsip_0_utilization_synth.rpt -pb bd_c443_bsip_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 18:48:40 2023...
