INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/c_gate_bit_v12_0/hdl/c_gate_bit_v12_0_vh_rfs.vhd" into library c_gate_bit_v12_0
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tile
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tier
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/c_gate_bit_v12_0/hdl/c_gate_bit_v12_0.vhd" into library c_gate_bit_v12_0
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd" into library xbip_counter_v3_0
INFO: [VRFC 10-307] analyzing entity dsp48_counter
INFO: [VRFC 10-307] analyzing entity fabric_counter
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/xbip_counter_v3_0/hdl/xbip_counter_v3_0.vhd" into library xbip_counter_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd" into library c_counter_binary_v12_0
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd" into library c_counter_binary_v12_0
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/clk_5MHz/clk_5MHz_clk_wiz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_5MHz_clk_wiz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/project_1/project_1.srcs/sources_1/ip/clk_5MHz/clk_5MHz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_5MHz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/lab8-20170323/clk_divider_refresh_rate_2display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_refresh_rate_2display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/lab8-20170323/clk_divider_1hz_behavior.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_1hz_behavior
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/lab8-20170323/bcd27seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bcd27seg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/dsdlab/friday/250_202/lab 8/lab8-20170323/twodigit_counter_7segment_-_to_be_edited.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity twodigit_counter_7segment
