{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590238591246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590238591256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 23 14:56:31 2020 " "Processing started: Sat May 23 14:56:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590238591256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238591256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Next186_SoC -c Next186_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Next186_SoC -c Next186_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238591256 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1590238591847 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1590238591847 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238591847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590238591894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/user_io.v 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/user_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io " "Found entity 1: user_io" {  } { { "mist-modules/user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/sd_card.v 2 2 " "Found 2 design units, including 2 entities, in source file mist-modules/sd_card.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card " "Found entity 1: sd_card" {  } { { "mist-modules/sd_card.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/sd_card.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601408 ""} { "Info" "ISGN_ENTITY_NAME" "2 sd_card_dpram " "Found entity 2: sd_card_dpram" {  } { { "mist-modules/sd_card.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/sd_card.v" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/scandoubler.v 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scandoubler " "Found entity 1: scandoubler" {  } { { "mist-modules/scandoubler.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/scandoubler.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/rgb2ypbpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/rgb2ypbpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2ypbpr " "Found entity 1: rgb2ypbpr" {  } { { "mist-modules/rgb2ypbpr.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/rgb2ypbpr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601408 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "osd.v(101) " "Verilog HDL information at osd.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "mist-modules/osd.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/osd.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1590238601408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/osd.v 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "mist-modules/osd.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/mist_video.v 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/mist_video.v" { { "Info" "ISGN_ENTITY_NAME" "1 mist_video " "Found entity 1: mist_video" {  } { { "mist-modules/mist_video.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist_video.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/mist.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mist-modules/mist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mist " "Found design unit 1: mist" {  } { { "mist-modules/mist.vhd" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/data_io.v 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/data_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_io " "Found entity 1: data_io" {  } { { "mist-modules/data_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/data_io.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mist-modules/dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac-rtl " "Found design unit 1: dac-rtl" {  } { { "mist-modules/dac.vhd" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/dac.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601799 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "mist-modules/dac.vhd" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/dac.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/cofi.sv 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/cofi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cofi " "Found entity 1: cofi" {  } { { "mist-modules/cofi.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/cofi.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache2.v 1 1 " "Found 1 design units, including 1 entities, in source file cache2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache2 " "Found entity 1: cache2" {  } { { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextz80/nextz80reg.v 3 3 " "Found 3 design units, including 3 entities, in source file nextz80/nextz80reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Z80Reg " "Found entity 1: Z80Reg" {  } { { "NextZ80/NextZ80Reg.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80Reg.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601814 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegSelect " "Found entity 2: RegSelect" {  } { { "NextZ80/NextZ80Reg.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80Reg.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601814 ""} { "Info" "ISGN_ENTITY_NAME" "3 RAM16X8D_regs " "Found entity 3: RAM16X8D_regs" {  } { { "NextZ80/NextZ80Reg.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80Reg.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextz80/nextz80cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nextz80/nextz80cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NextZ80 " "Found entity 1: NextZ80" {  } { { "NextZ80/NextZ80CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80CPU.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextz80/nextz80alu.v 3 3 " "Found 3 design units, including 3 entities, in source file nextz80/nextz80alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8 " "Found entity 1: ALU8" {  } { { "NextZ80/NextZ80ALU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80ALU.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601814 ""} { "Info" "ISGN_ENTITY_NAME" "2 daa " "Found entity 2: daa" {  } { { "NextZ80/NextZ80ALU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80ALU.v" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601814 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU16 " "Found entity 3: ALU16" {  } { { "NextZ80/NextZ80ALU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80ALU.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opl3seq.v 2 2 " "Found 2 design units, including 2 entities, in source file opl3seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 opl3seq " "Found entity 1: opl3seq" {  } { { "opl3seq.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/opl3seq.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601814 ""} { "Info" "ISGN_ENTITY_NAME" "2 sampler " "Found entity 2: sampler" {  } { { "opl3seq.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/opl3seq.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ce CE opl3.v(55) " "Verilog HDL Declaration information at opl3.v(55): object \"ce\" differs only in case from object \"CE\" in the same scope" {  } { { "opl3.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/opl3.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590238601830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opl3.v 1 1 " "Found 1 design units, including 1 entities, in source file opl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 opl3 " "Found entity 1: opl3" {  } { { "opl3.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/opl3.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte " "Found entity 1: i2c_master_byte" {  } { { "i2c_master_byte.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/i2c_master_byte.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601830 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "soundwave.v(102) " "Verilog HDL Module Instantiation warning at soundwave.v(102): ignored dangling comma in List of Port Connections" {  } { { "soundwave.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/soundwave.v" 102 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1590238601830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soundwave.v 1 1 " "Found 1 design units, including 1 entities, in source file soundwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 soundwave " "Found entity 1: soundwave" {  } { { "soundwave.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/soundwave.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q16.v 1 1 " "Found 1 design units, including 1 entities, in source file q16.v" { { "Info" "ISGN_ENTITY_NAME" "1 q16 " "Found entity 1: q16" {  } { { "q16.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem16.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem16.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem16 " "Found entity 1: datamem16" {  } { { "datamem16.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/datamem16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instrmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrmem " "Found entity 1: instrmem" {  } { { "instrmem.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/instrmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qdsp.v 1 1 " "Found 1 design units, including 1 entities, in source file qdsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 qdsp " "Found entity 1: qdsp" {  } { { "qdsp.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/qdsp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp32.v 2 2 " "Found 2 design units, including 2 entities, in source file dsp32.v" { { "Info" "ISGN_ENTITY_NAME" "1 DSP32 " "Found entity 1: DSP32" {  } { { "DSP32.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601845 ""} { "Info" "ISGN_ENTITY_NAME" "2 regs " "Found entity 2: regs" {  } { { "DSP32.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_8250.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_8250.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_8250 " "Found entity 1: UART_8250" {  } { { "UART_8250.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_phy " "Found entity 1: rs232_phy" {  } { { "rs232_phy.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/rs232_phy.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q1.v 1 1 " "Found 1 design units, including 1 entities, in source file q1.v" { { "Info" "ISGN_ENTITY_NAME" "1 q1 " "Found entity 1: q1" {  } { { "q1.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcm_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file dcm_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm_cpu " "Found entity 1: dcm_cpu" {  } { { "dcm_cpu.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm_cpu.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next186/next186_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file next186/next186_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Next186_Regs " "Found entity 1: Next186_Regs" {  } { { "Next186/Next186_Regs.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_Regs.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next186/next186_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file next186/next186_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Next186_CPU " "Found entity 1: Next186_CPU" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next186/next186_biu_2t_delayread.v 1 1 " "Found 1 design units, including 1 entities, in source file next186/next186_biu_2t_delayread.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIU186_32bSync_2T_DelayRead " "Found entity 1: BIU186_32bSync_2T_DelayRead" {  } { { "Next186/Next186_BIU_2T_delayread.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next186/next186_alu.v 2 2 " "Found 2 design units, including 2 entities, in source file next186/next186_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Next186_ALU " "Found entity 1: Next186_ALU" {  } { { "Next186/Next186_ALU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601881 ""} { "Info" "ISGN_ENTITY_NAME" "2 Next186_EA " "Found entity 2: Next186_EA" {  } { { "Next186/Next186_ALU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 5 5 " "Found 5 design units, including 5 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SG " "Found entity 1: VGA_SG" {  } { { "vga.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601884 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_DAC " "Found entity 2: VGA_DAC" {  } { { "vga.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601884 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA_CRT " "Found entity 3: VGA_CRT" {  } { { "vga.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601884 ""} { "Info" "ISGN_ENTITY_NAME" "4 VGA_SC " "Found entity 4: VGA_SC" {  } { { "vga.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601884 ""} { "Info" "ISGN_ENTITY_NAME" "5 VGA_GC " "Found entity 5: VGA_GC" {  } { { "vga.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit186.v 1 1 " "Found 1 design units, including 1 entities, in source file unit186.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit186 " "Found entity 1: unit186" {  } { { "unit186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/unit186.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer8253.v 2 2 " "Found 2 design units, including 2 entities, in source file timer8253.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_8253 " "Found entity 1: timer_8253" {  } { { "timer8253.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601884 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "timer8253.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_16bit " "Found entity 1: SDRAM_16bit" {  } { { "sdram.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic_8259.v 1 1 " "Found 1 design units, including 1 entities, in source file pic_8259.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIC_8259 " "Found entity 1: PIC_8259" {  } { { "PIC_8259.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/PIC_8259.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_8042.v 2 2 " "Found 2 design units, including 2 entities, in source file kb_8042.v" { { "Info" "ISGN_ENTITY_NAME" "1 KB_Mouse_8042 " "Found entity 1: KB_Mouse_8042" {  } { { "KB_8042.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601899 ""} { "Info" "ISGN_ENTITY_NAME" "2 PS2Interface " "Found entity 2: PS2Interface" {  } { { "KB_8042.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr_186.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr_186.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "cache_controller.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache_controller.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601899 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg_map " "Found entity 2: seg_map" {  } { { "cache_controller.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache_controller.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next186_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file next186_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Next186_SoC " "Found entity 1: Next186_SoC" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcm.v 1 1 " "Found 1 design units, including 1 entities, in source file dcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm " "Found entity 1: dcm" {  } { { "dcm.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_SRAM " "Found entity 1: DAC_SRAM" {  } { { "DAC_SRAM.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DAC_SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_font.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_font.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_font " "Found entity 1: sr_font" {  } { { "sr_font.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sr_font.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dd_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file dd_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 dd_buf " "Found entity 1: dd_buf" {  } { { "dd_buf.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dd_buf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opl3_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file opl3_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 opl3_mem " "Found entity 1: opl3_mem" {  } { { "opl3_mem.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/opl3_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opl3_in.v 1 1 " "Found 1 design units, including 1 entities, in source file opl3_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 opl3_in " "Found entity 1: opl3_in" {  } { { "opl3_in.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/opl3_in.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238601930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238601930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ihalt DSP32.v(111) " "Verilog HDL Implicit Net warning at DSP32.v(111): created implicit net for \"ihalt\"" {  } { { "DSP32.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238601930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vram_en ddr_186.v(485) " "Verilog HDL Implicit Net warning at ddr_186.v(485): created implicit net for \"vram_en\"" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 485 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238601930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MREQ ddr_186.v(629) " "Verilog HDL Implicit Net warning at ddr_186.v(629): created implicit net for \"MREQ\"" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 629 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238601930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOCK ddr_186.v(701) " "Verilog HDL Implicit Net warning at ddr_186.v(701): created implicit net for \"LOCK\"" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 701 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238601930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HLLED next186_soc.v(219) " "Verilog HDL Implicit Net warning at next186_soc.v(219): created implicit net for \"HLLED\"" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238601930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SDLED next186_soc.v(220) " "Verilog HDL Implicit Net warning at next186_soc.v(220): created implicit net for \"SDLED\"" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238601930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYLED next186_soc.v(221) " "Verilog HDL Implicit Net warning at next186_soc.v(221): created implicit net for \"SYLED\"" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238601930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Next186_SoC " "Elaborating entity \"Next186_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590238602416 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HLLED next186_soc.v(219) " "Verilog HDL or VHDL warning at next186_soc.v(219): object \"HLLED\" assigned a value but never read" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590238602416 "|Next186_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDLED next186_soc.v(220) " "Verilog HDL or VHDL warning at next186_soc.v(220): object \"SDLED\" assigned a value but never read" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590238602416 "|Next186_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYLED next186_soc.v(221) " "Verilog HDL or VHDL warning at next186_soc.v(221): object \"SYLED\" assigned a value but never read" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590238602416 "|Next186_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "joyswap next186_soc.v(45) " "Verilog HDL or VHDL warning at next186_soc.v(45): object \"joyswap\" assigned a value but never read" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590238602416 "|Next186_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rommap next186_soc.v(46) " "Verilog HDL or VHDL warning at next186_soc.v(46): object \"rommap\" assigned a value but never read" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590238602416 "|Next186_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "autoboot next186_soc.v(47) " "Verilog HDL or VHDL warning at next186_soc.v(47): object \"autoboot\" assigned a value but never read" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590238602416 "|Next186_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io user_io:user_io " "Elaborating entity \"user_io\" for hierarchy \"user_io:user_io\"" {  } { { "next186_soc.v" "user_io" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card sd_card:sd_card " "Elaborating entity \"sd_card\" for hierarchy \"sd_card:sd_card\"" {  } { { "next186_soc.v" "sd_card" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card_dpram sd_card:sd_card\|sd_card_dpram:buffer_dpram " "Elaborating entity \"sd_card_dpram\" for hierarchy \"sd_card:sd_card\|sd_card_dpram:buffer_dpram\"" {  } { { "mist-modules/sd_card.v" "buffer_dpram" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/sd_card.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mist_video mist_video:mist_video " "Elaborating entity \"mist_video\" for hierarchy \"mist_video:mist_video\"" {  } { { "next186_soc.v" "mist_video" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scandoubler mist_video:mist_video\|scandoubler:scandoubler " "Elaborating entity \"scandoubler\" for hierarchy \"mist_video:mist_video\|scandoubler:scandoubler\"" {  } { { "mist-modules/mist_video.v" "scandoubler" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist_video.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd mist_video:mist_video\|osd:osd " "Elaborating entity \"osd\" for hierarchy \"mist_video:mist_video\|osd:osd\"" {  } { { "mist-modules/mist_video.v" "osd" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist_video.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cofi mist_video:mist_video\|cofi:cofi " "Elaborating entity \"cofi\" for hierarchy \"mist_video:mist_video\|cofi:cofi\"" {  } { { "mist-modules/mist_video.v" "cofi" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist_video.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2ypbpr mist_video:mist_video\|rgb2ypbpr:rgb2ypbpr " "Elaborating entity \"rgb2ypbpr\" for hierarchy \"mist_video:mist_video\|rgb2ypbpr:rgb2ypbpr\"" {  } { { "mist-modules/mist_video.v" "rgb2ypbpr" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist_video.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dd_buf dd_buf:sdrclk_buf " "Elaborating entity \"dd_buf\" for hierarchy \"dd_buf:sdrclk_buf\"" {  } { { "next186_soc.v" "sdrclk_buf" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out dd_buf:sdrclk_buf\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"dd_buf:sdrclk_buf\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "dd_buf.v" "ALTDDIO_OUT_component" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dd_buf.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dd_buf:sdrclk_buf\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"dd_buf:sdrclk_buf\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "dd_buf.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dd_buf.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dd_buf:sdrclk_buf\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"dd_buf:sdrclk_buf\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602510 ""}  } { { "dd_buf.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dd_buf.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238602510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238602556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238602556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j dd_buf:sdrclk_buf\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"dd_buf:sdrclk_buf\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:sys_inst " "Elaborating entity \"system\" for hierarchy \"system:sys_inst\"" {  } { { "next186_soc.v" "sys_inst" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602556 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED_PORT ddr_186.v(233) " "Verilog HDL or VHDL warning at ddr_186.v(233): object \"LED_PORT\" assigned a value but never read" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PARALLEL_PORT ddr_186.v(247) " "Verilog HDL or VHDL warning at ddr_186.v(247): object \"PARALLEL_PORT\" assigned a value but never read" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sq_full ddr_186.v(265) " "Verilog HDL warning at ddr_186.v(265): object sq_full used but never assigned" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 265 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dss_full ddr_186.v(266) " "Verilog HDL warning at ddr_186.v(266): object dss_full used but never assigned" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 266 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RS232_HOST_RXD ddr_186.v(278) " "Verilog HDL or VHDL warning at ddr_186.v(278): object \"s_RS232_HOST_RXD\" assigned a value but never read" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "speaker_on ddr_186.v(327) " "Verilog HDL or VHDL warning at ddr_186.v(327): object \"speaker_on\" assigned a value but never read" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "opl32_data ddr_186.v(392) " "Verilog HDL warning at ddr_186.v(392): object opl32_data used but never assigned" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 392 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ddr_186.v(216) " "Verilog HDL assignment warning at ddr_186.v(216): truncated value with size 32 to match size of target (10)" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ddr_186.v(301) " "Verilog HDL assignment warning at ddr_186.v(301): truncated value with size 32 to match size of target (4)" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ddr_186.v(303) " "Verilog HDL assignment warning at ddr_186.v(303): truncated value with size 32 to match size of target (5)" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ddr_186.v(332) " "Verilog HDL or VHDL warning at the ddr_186.v(332): index expression is not wide enough to address all of the elements in the array" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 332 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ddr_186.v(335) " "Verilog HDL or VHDL warning at the ddr_186.v(335): index expression is not wide enough to address all of the elements in the array" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 335 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ddr_186.v(831) " "Verilog HDL assignment warning at ddr_186.v(831): truncated value with size 32 to match size of target (17)" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "opl32_data 0 ddr_186.v(392) " "Net \"opl32_data\" at ddr_186.v(392) has no driver or initial value, using a default initial value '0'" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 392 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AUD_L 0 ddr_186.v(181) " "Net \"AUD_L\" at ddr_186.v(181) has no driver or initial value, using a default initial value '0'" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 181 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AUD_R 0 ddr_186.v(182) " "Net \"AUD_R\" at ddr_186.v(182) has no driver or initial value, using a default initial value '0'" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 182 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sq_full 0 ddr_186.v(265) " "Net \"sq_full\" at ddr_186.v(265) has no driver or initial value, using a default initial value '0'" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 265 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dss_full 0 ddr_186.v(266) " "Net \"dss_full\" at ddr_186.v(266) has no driver or initial value, using a default initial value '0'" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 266 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 "|Next186_SoC|system:sys_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm system:sys_inst\|dcm:dcm_system " "Elaborating entity \"dcm\" for hierarchy \"system:sys_inst\|dcm:dcm_system\"" {  } { { "ddr_186.v" "dcm_system" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system:sys_inst\|dcm:dcm_system\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\"" {  } { { "dcm.v" "altpll_component" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component " "Elaborated megafunction instantiation \"system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\"" {  } { { "dcm.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component " "Instantiated megafunction \"system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 202 " "Parameter \"clk0_divide_by\" = \"202\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 187 " "Parameter \"clk0_multiply_by\" = \"187\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 14 " "Parameter \"clk1_divide_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 69 " "Parameter \"clk1_multiply_by\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 27000000 " "Parameter \"clk2_divide_by\" = \"27000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 133199999 " "Parameter \"clk2_multiply_by\" = \"133199999\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 4379 " "Parameter \"clk2_phase_shift\" = \"4379\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 656 " "Parameter \"clk3_divide_by\" = \"656\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 275 " "Parameter \"clk3_multiply_by\" = \"275\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 24 " "Parameter \"clk4_divide_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 13 " "Parameter \"clk4_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=dcm " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=dcm\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602634 ""}  } { { "dcm.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238602634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcm_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/dcm_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm_altpll " "Found entity 1: dcm_altpll" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcm_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238602681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238602681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm_altpll system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated " "Elaborating entity \"dcm_altpll\" for hierarchy \"system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm_cpu system:sys_inst\|dcm_cpu:dcm_cpu_inst " "Elaborating entity \"dcm_cpu\" for hierarchy \"system:sys_inst\|dcm_cpu:dcm_cpu_inst\"" {  } { { "ddr_186.v" "dcm_cpu_inst" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\"" {  } { { "dcm_cpu.v" "altpll_component" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm_cpu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\"" {  } { { "dcm_cpu.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm_cpu.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component " "Instantiated megafunction \"system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 10 " "Parameter \"clk1_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=dcm_cpu " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=dcm_cpu\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602713 ""}  } { { "dcm_cpu.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm_cpu.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238602713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcm_cpu_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/dcm_cpu_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm_cpu_altpll " "Found entity 1: dcm_cpu_altpll" {  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcm_cpu_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238602759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238602759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm_cpu_altpll system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated " "Elaborating entity \"dcm_cpu_altpll\" for hierarchy \"system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_16bit system:sys_inst\|SDRAM_16bit:SDR " "Elaborating entity \"SDRAM_16bit\" for hierarchy \"system:sys_inst\|SDRAM_16bit:SDR\"" {  } { { "ddr_186.v" "SDR" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram.v(98) " "Verilog HDL assignment warning at sdram.v(98): truncated value with size 32 to match size of target (16)" {  } { { "sdram.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602775 "|Next186_SoC|system:sys_inst|SDRAM_16bit:SDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdram.v(103) " "Verilog HDL assignment warning at sdram.v(103): truncated value with size 32 to match size of target (7)" {  } { { "sdram.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602775 "|Next186_SoC|system:sys_inst|SDRAM_16bit:SDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdram.v(131) " "Verilog HDL assignment warning at sdram.v(131): truncated value with size 32 to match size of target (7)" {  } { { "sdram.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602775 "|Next186_SoC|system:sys_inst|SDRAM_16bit:SDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram.v(137) " "Verilog HDL assignment warning at sdram.v(137): truncated value with size 32 to match size of target (13)" {  } { { "sdram.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602775 "|Next186_SoC|system:sys_inst|SDRAM_16bit:SDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdram.v(140) " "Verilog HDL assignment warning at sdram.v(140): truncated value with size 32 to match size of target (7)" {  } { { "sdram.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602775 "|Next186_SoC|system:sys_inst|SDRAM_16bit:SDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdram.v(150) " "Verilog HDL assignment warning at sdram.v(150): truncated value with size 32 to match size of target (7)" {  } { { "sdram.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602775 "|Next186_SoC|system:sys_inst|SDRAM_16bit:SDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdram.v(162) " "Verilog HDL assignment warning at sdram.v(162): truncated value with size 32 to match size of target (7)" {  } { { "sdram.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602775 "|Next186_SoC|system:sys_inst|SDRAM_16bit:SDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdram.v(172) " "Verilog HDL assignment warning at sdram.v(172): truncated value with size 32 to match size of target (7)" {  } { { "sdram.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602775 "|Next186_SoC|system:sys_inst|SDRAM_16bit:SDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdram.v(180) " "Verilog HDL assignment warning at sdram.v(180): truncated value with size 32 to match size of target (7)" {  } { { "sdram.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602775 "|Next186_SoC|system:sys_inst|SDRAM_16bit:SDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdram.v(196) " "Verilog HDL assignment warning at sdram.v(196): truncated value with size 32 to match size of target (7)" {  } { { "sdram.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238602775 "|Next186_SoC|system:sys_inst|SDRAM_16bit:SDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache2 system:sys_inst\|cache2:cache_bios " "Elaborating entity \"cache2\" for hierarchy \"system:sys_inst\|cache2:cache_bios\"" {  } { { "ddr_186.v" "cache_bios" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\"" {  } { { "cache2.v" "altsyncram_component" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\"" {  } { { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component " "Instantiated megafunction \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cache_bootload.mif " "Parameter \"init_file\" = \"cache_bootload.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238602838 ""}  } { { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238602838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bkn2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bkn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bkn2 " "Found entity 1: altsyncram_bkn2" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238602900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238602900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bkn2 system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated " "Elaborating entity \"altsyncram_bkn2\" for hierarchy \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238602963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238602963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_bkn2.tdf" "decode2" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238602963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|mux_gob:mux4 " "Elaborating entity \"mux_gob\" for hierarchy \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|mux_gob:mux4\"" {  } { { "db/altsyncram_bkn2.tdf" "mux4" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo system:sys_inst\|fifo:vga_fifo " "Elaborating entity \"fifo\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\"" {  } { { "ddr_186.v" "vga_fifo" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo.v" "dcfifo_mixed_widths_component" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/fifo.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/fifo.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603297 ""}  } { { "fifo.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/fifo.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238603297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_6qf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_6qf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_6qf1 " "Found entity 1: dcfifo_6qf1" {  } { { "db/dcfifo_6qf1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_6qf1 system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated " "Elaborating entity \"dcfifo_6qf1\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_6qf1.tdf" "wrptr_g_gray2bin" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_rn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_6qf1.tdf" "rdptr_g1p" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_m5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_6qf1.tdf" "wrptr_g1p" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7011 " "Found entity 1: altsyncram_7011" {  } { { "db/altsyncram_7011.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_7011.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7011 system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|altsyncram_7011:fifo_ram " "Elaborating entity \"altsyncram_7011\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|altsyncram_7011:fifo_ram\"" {  } { { "db/dcfifo_6qf1.tdf" "fifo_ram" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\"" {  } { { "db/dcfifo_6qf1.tdf" "rs_dgwp" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe12" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|dffpipe_1v8:ws_brp " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|dffpipe_1v8:ws_brp\"" {  } { { "db/dcfifo_6qf1.tdf" "ws_brp" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_909 " "Found entity 1: dffpipe_909" {  } { { "db/dffpipe_909.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_909.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_909 system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|dffpipe_909:ws_bwp " "Elaborating entity \"dffpipe_909\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|dffpipe_909:ws_bwp\"" {  } { { "db/dcfifo_6qf1.tdf" "ws_bwp" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\"" {  } { { "db/dcfifo_6qf1.tdf" "ws_dgrp" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe17 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe17\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe17" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_6qf1.tdf" "rdempty_eq_comp" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_old.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_old.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_old " "Found entity 1: cntr_old" {  } { { "db/cntr_old.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/cntr_old.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_old system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|cntr_old:cntr_b " "Elaborating entity \"cntr_old\" for hierarchy \"system:sys_inst\|fifo:vga_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6qf1:auto_generated\|cntr_old:cntr_b\"" {  } { { "db/dcfifo_6qf1.tdf" "cntr_b" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SG system:sys_inst\|VGA_SG:VGA " "Elaborating entity \"VGA_SG\" for hierarchy \"system:sys_inst\|VGA_SG:VGA\"" {  } { { "ddr_186.v" "VGA" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(81) " "Verilog HDL assignment warning at vga.v(81): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238603790 "|Next186_SoC|system:sys_inst|VGA_SG:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(96) " "Verilog HDL assignment warning at vga.v(96): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238603790 "|Next186_SoC|system:sys_inst|VGA_SG:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DAC system:sys_inst\|VGA_DAC:dac " "Elaborating entity \"VGA_DAC\" for hierarchy \"system:sys_inst\|VGA_DAC:dac\"" {  } { { "ddr_186.v" "dac" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 egapal.mem(11) " "Verilog HDL assignment warning at egapal.mem(11): truncated value with size 8 to match size of target (6)" {  } { { "egapal.mem" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238603790 "|Next186_SoC|system:sys_inst|VGA_DAC:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 egapal.mem(12) " "Verilog HDL assignment warning at egapal.mem(12): truncated value with size 8 to match size of target (6)" {  } { { "egapal.mem" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238603790 "|Next186_SoC|system:sys_inst|VGA_DAC:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 egapal.mem(13) " "Verilog HDL assignment warning at egapal.mem(13): truncated value with size 8 to match size of target (6)" {  } { { "egapal.mem" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238603790 "|Next186_SoC|system:sys_inst|VGA_DAC:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 egapal.mem(14) " "Verilog HDL assignment warning at egapal.mem(14): truncated value with size 8 to match size of target (6)" {  } { { "egapal.mem" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238603790 "|Next186_SoC|system:sys_inst|VGA_DAC:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 egapal.mem(15) " "Verilog HDL assignment warning at egapal.mem(15): truncated value with size 8 to match size of target (6)" {  } { { "egapal.mem" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238603790 "|Next186_SoC|system:sys_inst|VGA_DAC:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 egapal.mem(16) " "Verilog HDL assignment warning at egapal.mem(16): truncated value with size 8 to match size of target (6)" {  } { { "egapal.mem" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238603790 "|Next186_SoC|system:sys_inst|VGA_DAC:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(233) " "Verilog HDL assignment warning at vga.v(233): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238603790 "|Next186_SoC|system:sys_inst|VGA_DAC:dac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_SRAM system:sys_inst\|VGA_DAC:dac\|DAC_SRAM:vga_dac " "Elaborating entity \"DAC_SRAM\" for hierarchy \"system:sys_inst\|VGA_DAC:dac\|DAC_SRAM:vga_dac\"" {  } { { "vga.v" "vga_dac" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:sys_inst\|VGA_DAC:dac\|DAC_SRAM:vga_dac\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:sys_inst\|VGA_DAC:dac\|DAC_SRAM:vga_dac\|altsyncram:altsyncram_component\"" {  } { { "DAC_SRAM.v" "altsyncram_component" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DAC_SRAM.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|VGA_DAC:dac\|DAC_SRAM:vga_dac\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system:sys_inst\|VGA_DAC:dac\|DAC_SRAM:vga_dac\|altsyncram:altsyncram_component\"" {  } { { "DAC_SRAM.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DAC_SRAM.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|VGA_DAC:dac\|DAC_SRAM:vga_dac\|altsyncram:altsyncram_component " "Instantiated megafunction \"system:sys_inst\|VGA_DAC:dac\|DAC_SRAM:vga_dac\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603806 ""}  } { { "DAC_SRAM.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DAC_SRAM.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238603806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ltd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ltd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ltd2 " "Found entity 1: altsyncram_ltd2" {  } { { "db/altsyncram_ltd2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_ltd2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ltd2 system:sys_inst\|VGA_DAC:dac\|DAC_SRAM:vga_dac\|altsyncram:altsyncram_component\|altsyncram_ltd2:auto_generated " "Elaborating entity \"altsyncram_ltd2\" for hierarchy \"system:sys_inst\|VGA_DAC:dac\|DAC_SRAM:vga_dac\|altsyncram:altsyncram_component\|altsyncram_ltd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CRT system:sys_inst\|VGA_CRT:crt " "Elaborating entity \"VGA_CRT\" for hierarchy \"system:sys_inst\|VGA_CRT:crt\"" {  } { { "ddr_186.v" "crt" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SC system:sys_inst\|VGA_SC:sc " "Elaborating entity \"VGA_SC\" for hierarchy \"system:sys_inst\|VGA_SC:sc\"" {  } { { "ddr_186.v" "sc" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_GC system:sys_inst\|VGA_GC:gc " "Elaborating entity \"VGA_GC\" for hierarchy \"system:sys_inst\|VGA_GC:gc\"" {  } { { "ddr_186.v" "gc" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_font system:sys_inst\|sr_font:VGA_FONT " "Elaborating entity \"sr_font\" for hierarchy \"system:sys_inst\|sr_font:VGA_FONT\"" {  } { { "ddr_186.v" "VGA_FONT" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:sys_inst\|sr_font:VGA_FONT\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:sys_inst\|sr_font:VGA_FONT\|altsyncram:altsyncram_component\"" {  } { { "sr_font.v" "altsyncram_component" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sr_font.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|sr_font:VGA_FONT\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system:sys_inst\|sr_font:VGA_FONT\|altsyncram:altsyncram_component\"" {  } { { "sr_font.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sr_font.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|sr_font:VGA_FONT\|altsyncram:altsyncram_component " "Instantiated megafunction \"system:sys_inst\|sr_font:VGA_FONT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file font.mif " "Parameter \"init_file\" = \"font.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238603900 ""}  } { { "sr_font.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sr_font.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238603900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edf2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edf2 " "Found entity 1: altsyncram_edf2" {  } { { "db/altsyncram_edf2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_edf2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238603963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238603963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_edf2 system:sys_inst\|sr_font:VGA_FONT\|altsyncram:altsyncram_component\|altsyncram_edf2:auto_generated " "Elaborating entity \"altsyncram_edf2\" for hierarchy \"system:sys_inst\|sr_font:VGA_FONT\|altsyncram:altsyncram_component\|altsyncram_edf2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_controller system:sys_inst\|cache_controller:cache_ctl " "Elaborating entity \"cache_controller\" for hierarchy \"system:sys_inst\|cache_controller:cache_ctl\"" {  } { { "ddr_186.v" "cache_ctl" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603963 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cache_lru " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cache_lru\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1590238603979 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cache_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cache_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1590238603979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache system:sys_inst\|cache_controller:cache_ctl\|cache:cache_mem " "Elaborating entity \"cache\" for hierarchy \"system:sys_inst\|cache_controller:cache_ctl\|cache:cache_mem\"" {  } { { "cache_controller.v" "cache_mem" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache_controller.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238603994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:sys_inst\|cache_controller:cache_ctl\|cache:cache_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:sys_inst\|cache_controller:cache_ctl\|cache:cache_mem\|altsyncram:altsyncram_component\"" {  } { { "cache.v" "altsyncram_component" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|cache_controller:cache_ctl\|cache:cache_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system:sys_inst\|cache_controller:cache_ctl\|cache:cache_mem\|altsyncram:altsyncram_component\"" {  } { { "cache.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|cache_controller:cache_ctl\|cache:cache_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"system:sys_inst\|cache_controller:cache_ctl\|cache:cache_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cache_bootload.mif " "Parameter \"init_file\" = \"cache_bootload.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604010 ""}  } { { "cache.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238604010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgn2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgn2 " "Found entity 1: altsyncram_lgn2" {  } { { "db/altsyncram_lgn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_lgn2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238604073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238604073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lgn2 system:sys_inst\|cache_controller:cache_ctl\|cache:cache_mem\|altsyncram:altsyncram_component\|altsyncram_lgn2:auto_generated " "Elaborating entity \"altsyncram_lgn2\" for hierarchy \"system:sys_inst\|cache_controller:cache_ctl\|cache:cache_mem\|altsyncram:altsyncram_component\|altsyncram_lgn2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KB_Mouse_8042 system:sys_inst\|KB_Mouse_8042:KB_Mouse " "Elaborating entity \"KB_Mouse_8042\" for hierarchy \"system:sys_inst\|KB_Mouse_8042:KB_Mouse\"" {  } { { "ddr_186.v" "KB_Mouse" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2Interface system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Keyboard " "Elaborating entity \"PS2Interface\" for hierarchy \"system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Keyboard\"" {  } { { "KB_8042.v" "Keyboard" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIC_8259 system:sys_inst\|PIC_8259:PIC " "Elaborating entity \"PIC_8259\" for hierarchy \"system:sys_inst\|PIC_8259:PIC\"" {  } { { "ddr_186.v" "PIC" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit186 system:sys_inst\|unit186:CPUUnit " "Elaborating entity \"unit186\" for hierarchy \"system:sys_inst\|unit186:CPUUnit\"" {  } { { "ddr_186.v" "CPUUnit" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 unit186.v(102) " "Verilog HDL assignment warning at unit186.v(102): truncated value with size 32 to match size of target (8)" {  } { { "unit186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/unit186.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604088 "|Next186_SoC|system:sys_inst|unit186:CPUUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 8 unit186.v(108) " "Verilog HDL assignment warning at unit186.v(108): truncated value with size 15 to match size of target (8)" {  } { { "unit186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/unit186.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604088 "|Next186_SoC|system:sys_inst|unit186:CPUUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Next186_CPU system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu " "Elaborating entity \"Next186_CPU\" for hierarchy \"system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\"" {  } { { "unit186.v" "cpu" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/unit186.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(179) " "Verilog HDL assignment warning at Next186_CPU.v(179): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(410) " "Verilog HDL assignment warning at Next186_CPU.v(410): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(433) " "Verilog HDL assignment warning at Next186_CPU.v(433): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Next186_CPU.v(528) " "Verilog HDL Case Statement warning at Next186_CPU.v(528): incomplete case statement has no default case item" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 528 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(610) " "Verilog HDL assignment warning at Next186_CPU.v(610): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(682) " "Verilog HDL assignment warning at Next186_CPU.v(682): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(704) " "Verilog HDL assignment warning at Next186_CPU.v(704): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(714) " "Verilog HDL assignment warning at Next186_CPU.v(714): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Next186_CPU.v(761) " "Verilog HDL assignment warning at Next186_CPU.v(761): truncated value with size 32 to match size of target (5)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(837) " "Verilog HDL assignment warning at Next186_CPU.v(837): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Next186_CPU.v(888) " "Verilog HDL Case Statement warning at Next186_CPU.v(888): incomplete case statement has no default case item" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 888 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1090) " "Verilog HDL assignment warning at Next186_CPU.v(1090): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Next186_CPU.v(1097) " "Verilog HDL Case Statement warning at Next186_CPU.v(1097): incomplete case statement has no default case item" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1097 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1130) " "Verilog HDL assignment warning at Next186_CPU.v(1130): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1155) " "Verilog HDL assignment warning at Next186_CPU.v(1155): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1180) " "Verilog HDL assignment warning at Next186_CPU.v(1180): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1199) " "Verilog HDL assignment warning at Next186_CPU.v(1199): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1227) " "Verilog HDL assignment warning at Next186_CPU.v(1227): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1254) " "Verilog HDL assignment warning at Next186_CPU.v(1254): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1261) " "Verilog HDL assignment warning at Next186_CPU.v(1261): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Next186_CPU.v(1278) " "Verilog HDL Case Statement warning at Next186_CPU.v(1278): incomplete case statement has no default case item" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1278 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1317) " "Verilog HDL assignment warning at Next186_CPU.v(1317): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1359) " "Verilog HDL assignment warning at Next186_CPU.v(1359): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Next186_CPU.v(1341) " "Verilog HDL Case Statement warning at Next186_CPU.v(1341): incomplete case statement has no default case item" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1341 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Next186_CPU.v(1431) " "Verilog HDL Case Statement warning at Next186_CPU.v(1431): incomplete case statement has no default case item" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1431 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1480) " "Verilog HDL assignment warning at Next186_CPU.v(1480): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1509) " "Verilog HDL assignment warning at Next186_CPU.v(1509): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Next186_CPU.v(1529) " "Verilog HDL Case Statement warning at Next186_CPU.v(1529): incomplete case statement has no default case item" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1529 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Next186_CPU.v(1576) " "Verilog HDL assignment warning at Next186_CPU.v(1576): truncated value with size 32 to match size of target (5)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_CPU.v(1641) " "Verilog HDL assignment warning at Next186_CPU.v(1641): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Next186_CPU.v(1580) " "Verilog HDL Case Statement warning at Next186_CPU.v(1580): incomplete case statement has no default case item" {  } { { "Next186/Next186_CPU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 1580 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Next186_Regs system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\|Next186_Regs:REGS " "Elaborating entity \"Next186_Regs\" for hierarchy \"system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\|Next186_Regs:REGS\"" {  } { { "Next186/Next186_CPU.v" "REGS" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Next186_ALU system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\|Next186_ALU:ALU16 " "Elaborating entity \"Next186_ALU\" for hierarchy \"system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\|Next186_ALU:ALU16\"" {  } { { "Next186/Next186_CPU.v" "ALU16" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Next186_ALU.v(129) " "Verilog HDL assignment warning at Next186_ALU.v(129): truncated value with size 32 to match size of target (3)" {  } { { "Next186/Next186_ALU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 18 Next186_ALU.v(132) " "Verilog HDL assignment warning at Next186_ALU.v(132): truncated value with size 25 to match size of target (18)" {  } { { "Next186/Next186_ALU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Next186_ALU.v(158) " "Verilog HDL assignment warning at Next186_ALU.v(158): truncated value with size 32 to match size of target (16)" {  } { { "Next186/Next186_ALU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Next186_ALU.v(185) " "Verilog HDL Case Statement warning at Next186_ALU.v(185): incomplete case statement has no default case item" {  } { { "Next186/Next186_ALU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v" 185 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Next186_EA system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\|Next186_EA:EA " "Elaborating entity \"Next186_EA\" for hierarchy \"system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\|Next186_EA:EA\"" {  } { { "Next186/Next186_CPU.v" "EA" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIU186_32bSync_2T_DelayRead system:sys_inst\|unit186:CPUUnit\|BIU186_32bSync_2T_DelayRead:BIU " "Elaborating entity \"BIU186_32bSync_2T_DelayRead\" for hierarchy \"system:sys_inst\|unit186:CPUUnit\|BIU186_32bSync_2T_DelayRead:BIU\"" {  } { { "unit186.v" "BIU" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/unit186.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Next186_BIU_2T_delayread.v(128) " "Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(128): truncated value with size 32 to match size of target (2)" {  } { { "Next186/Next186_BIU_2T_delayread.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Next186_BIU_2T_delayread.v(129) " "Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(129): truncated value with size 32 to match size of target (2)" {  } { { "Next186/Next186_BIU_2T_delayread.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 48 Next186_BIU_2T_delayread.v(133) " "Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(133): truncated value with size 72 to match size of target (48)" {  } { { "Next186/Next186_BIU_2T_delayread.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Next186_BIU_2T_delayread.v(174) " "Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(174): truncated value with size 32 to match size of target (2)" {  } { { "Next186/Next186_BIU_2T_delayread.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 5 Next186_BIU_2T_delayread.v(202) " "Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(202): truncated value with size 34 to match size of target (5)" {  } { { "Next186/Next186_BIU_2T_delayread.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Next186_BIU_2T_delayread.v(203) " "Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(203): truncated value with size 32 to match size of target (19)" {  } { { "Next186/Next186_BIU_2T_delayread.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Next186_BIU_2T_delayread.v(210) " "Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(210): truncated value with size 32 to match size of target (2)" {  } { { "Next186/Next186_BIU_2T_delayread.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_map system:sys_inst\|seg_map:seg_mapper " "Elaborating entity \"seg_map\" for hierarchy \"system:sys_inst\|seg_map:seg_mapper\"" {  } { { "ddr_186.v" "seg_mapper" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_8253 system:sys_inst\|timer_8253:timer " "Elaborating entity \"timer_8253\" for hierarchy \"system:sys_inst\|timer_8253:timer\"" {  } { { "ddr_186.v" "timer" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 timer8253.v(63) " "Verilog HDL assignment warning at timer8253.v(63): truncated value with size 32 to match size of target (9)" {  } { { "timer8253.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|timer_8253:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 timer8253.v(64) " "Verilog HDL assignment warning at timer8253.v(64): truncated value with size 32 to match size of target (9)" {  } { { "timer8253.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 "|Next186_SoC|system:sys_inst|timer_8253:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter system:sys_inst\|timer_8253:timer\|counter:counter0 " "Elaborating entity \"counter\" for hierarchy \"system:sys_inst\|timer_8253:timer\|counter:counter0\"" {  } { { "timer8253.v" "counter0" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 timer8253.v(150) " "Verilog HDL assignment warning at timer8253.v(150): truncated value with size 32 to match size of target (2)" {  } { { "timer8253.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 "|Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer8253.v(167) " "Verilog HDL assignment warning at timer8253.v(167): truncated value with size 32 to match size of target (16)" {  } { { "timer8253.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 "|Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer8253.v(175) " "Verilog HDL assignment warning at timer8253.v(175): truncated value with size 32 to match size of target (16)" {  } { { "timer8253.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 "|Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer8253.v(181) " "Verilog HDL assignment warning at timer8253.v(181): truncated value with size 32 to match size of target (16)" {  } { { "timer8253.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 "|Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer8253.v(189) " "Verilog HDL assignment warning at timer8253.v(189): truncated value with size 32 to match size of target (16)" {  } { { "timer8253.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 "|Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSP32 system:sys_inst\|DSP32:DSP32_inst " "Elaborating entity \"DSP32\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\"" {  } { { "ddr_186.v" "DSP32_inst" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "DSP32.v(101) " "Verilog HDL warning at DSP32.v(101): converting signed shift amount to unsigned" {  } { { "DSP32.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 101 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 "|Next186_SoC|system:sys_inst|DSP32:DSP32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 33 DSP32.v(101) " "Verilog HDL assignment warning at DSP32.v(101): truncated value with size 65 to match size of target (33)" {  } { { "DSP32.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 "|Next186_SoC|system:sys_inst|DSP32:DSP32_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CF DSP32.v(156) " "Verilog HDL Always Construct warning at DSP32.v(156): variable \"CF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DSP32.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 "|Next186_SoC|system:sys_inst|DSP32:DSP32_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DSP32.v(154) " "Verilog HDL Case Statement warning at DSP32.v(154): incomplete case statement has no default case item" {  } { { "DSP32.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 154 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 "|Next186_SoC|system:sys_inst|DSP32:DSP32_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DSP32.v(154) " "Verilog HDL Case Statement information at DSP32.v(154): all case item expressions in this case statement are onehot" {  } { { "DSP32.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 154 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 "|Next186_SoC|system:sys_inst|DSP32:DSP32_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DSP32.v(218) " "Verilog HDL Case Statement information at DSP32.v(218): all case item expressions in this case statement are onehot" {  } { { "DSP32.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 218 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 "|Next186_SoC|system:sys_inst|DSP32:DSP32_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qdsp system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus " "Elaborating entity \"qdsp\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\"" {  } { { "DSP32.v" "qbus" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\"" {  } { { "qdsp.v" "dcfifo_component" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/qdsp.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\"" {  } { { "qdsp.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/qdsp.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component " "Instantiated megafunction \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604432 ""}  } { { "qdsp.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/qdsp.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238604432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ote1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ote1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ote1 " "Found entity 1: dcfifo_ote1" {  } { { "db/dcfifo_ote1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238604479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238604479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ote1 system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated " "Elaborating entity \"dcfifo_ote1\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nn6 " "Found entity 1: a_graycounter_nn6" {  } { { "db/a_graycounter_nn6.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_nn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238604541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238604541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nn6 system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|a_graycounter_nn6:rdptr_g1p " "Elaborating entity \"a_graycounter_nn6\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|a_graycounter_nn6:rdptr_g1p\"" {  } { { "db/dcfifo_ote1.tdf" "rdptr_g1p" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_j5c " "Found entity 1: a_graycounter_j5c" {  } { { "db/a_graycounter_j5c.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_j5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238604605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238604605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_j5c system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|a_graycounter_j5c:wrptr_g1p " "Elaborating entity \"a_graycounter_j5c\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|a_graycounter_j5c:wrptr_g1p\"" {  } { { "db/dcfifo_ote1.tdf" "wrptr_g1p" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sb41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sb41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sb41 " "Found entity 1: altsyncram_sb41" {  } { { "db/altsyncram_sb41.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_sb41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238604657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238604657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sb41 system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|altsyncram_sb41:fifo_ram " "Elaborating entity \"altsyncram_sb41\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|altsyncram_sb41:fifo_ram\"" {  } { { "db/dcfifo_ote1.tdf" "fifo_ram" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_d9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238604673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238604673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\"" {  } { { "db/dcfifo_ote1.tdf" "rs_dgwp" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238604704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238604704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe12 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe12\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe12" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_d9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_e9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238604720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238604720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\"" {  } { { "db/dcfifo_ote1.tdf" "ws_dgrp" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238604735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238604735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe15 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe15\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe15" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_e9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238604798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238604798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|cmpr_b66:rdempty_eq_comp " "Elaborating entity \"cmpr_b66\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|qdsp:qbus\|dcfifo:dcfifo_component\|dcfifo_ote1:auto_generated\|cmpr_b66:rdempty_eq_comp\"" {  } { { "db/dcfifo_ote1.tdf" "rdempty_eq_comp" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrmem system:sys_inst\|DSP32:DSP32_inst\|instrmem:Code " "Elaborating entity \"instrmem\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|instrmem:Code\"" {  } { { "DSP32.v" "Code" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:sys_inst\|DSP32:DSP32_inst\|instrmem:Code\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|instrmem:Code\|altsyncram:altsyncram_component\"" {  } { { "instrmem.v" "altsyncram_component" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/instrmem.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|DSP32:DSP32_inst\|instrmem:Code\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system:sys_inst\|DSP32:DSP32_inst\|instrmem:Code\|altsyncram:altsyncram_component\"" {  } { { "instrmem.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/instrmem.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|DSP32:DSP32_inst\|instrmem:Code\|altsyncram:altsyncram_component " "Instantiated megafunction \"system:sys_inst\|DSP32:DSP32_inst\|instrmem:Code\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604830 ""}  } { { "instrmem.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/instrmem.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238604830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jbr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jbr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jbr1 " "Found entity 1: altsyncram_jbr1" {  } { { "db/altsyncram_jbr1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_jbr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238604877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238604877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jbr1 system:sys_inst\|DSP32:DSP32_inst\|instrmem:Code\|altsyncram:altsyncram_component\|altsyncram_jbr1:auto_generated " "Elaborating entity \"altsyncram_jbr1\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|instrmem:Code\|altsyncram:altsyncram_component\|altsyncram_jbr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs " "Elaborating entity \"regs\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\"" {  } { { "DSP32.v" "DSRegs" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem16 system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|datamem16:RdRegs " "Elaborating entity \"datamem16\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|datamem16:RdRegs\"" {  } { { "DSP32.v" "RdRegs" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|datamem16:RdRegs\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|datamem16:RdRegs\|altsyncram:altsyncram_component\"" {  } { { "datamem16.v" "altsyncram_component" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/datamem16.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|datamem16:RdRegs\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|datamem16:RdRegs\|altsyncram:altsyncram_component\"" {  } { { "datamem16.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/datamem16.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|datamem16:RdRegs\|altsyncram:altsyncram_component " "Instantiated megafunction \"system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|datamem16:RdRegs\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238604908 ""}  } { { "datamem16.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/datamem16.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238604908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8k1 " "Found entity 1: altsyncram_q8k1" {  } { { "db/altsyncram_q8k1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_q8k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238604971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238604971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8k1 system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|datamem16:RdRegs\|altsyncram:altsyncram_component\|altsyncram_q8k1:auto_generated " "Elaborating entity \"altsyncram_q8k1\" for hierarchy \"system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|datamem16:RdRegs\|altsyncram:altsyncram_component\|altsyncram_q8k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_8250 system:sys_inst\|UART_8250:UART " "Elaborating entity \"UART_8250\" for hierarchy \"system:sys_inst\|UART_8250:UART\"" {  } { { "ddr_186.v" "UART" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604986 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_wdata UART_8250.v(66) " "Verilog HDL or VHDL warning at UART_8250.v(66): object \"new_wdata\" assigned a value but never read" {  } { { "UART_8250.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590238604986 "|Next186_SoC|system:sys_inst|UART_8250:UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 UART_8250.v(74) " "Verilog HDL assignment warning at UART_8250.v(74): truncated value with size 8 to match size of target (4)" {  } { { "UART_8250.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604986 "|Next186_SoC|system:sys_inst|UART_8250:UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 UART_8250.v(82) " "Verilog HDL assignment warning at UART_8250.v(82): truncated value with size 18 to match size of target (16)" {  } { { "UART_8250.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590238604986 "|Next186_SoC|system:sys_inst|UART_8250:UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_phy system:sys_inst\|UART_8250:UART\|rs232_phy:rs232_phy_inst " "Elaborating entity \"rs232_phy\" for hierarchy \"system:sys_inst\|UART_8250:UART\|rs232_phy:rs232_phy_inst\"" {  } { { "UART_8250.v" "rs232_phy_inst" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q1 system:sys_inst\|UART_8250:UART\|q1:rs232_wr " "Elaborating entity \"q1\" for hierarchy \"system:sys_inst\|UART_8250:UART\|q1:rs232_wr\"" {  } { { "UART_8250.v" "rs232_wr" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238604986 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "q1.v(74) " "Verilog HDL Case Statement information at q1.v(74): all case item expressions in this case statement are onehot" {  } { { "q1.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q1.v" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1590238604986 "|Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q16 system:sys_inst\|UART_8250:UART\|q16:rs232_rd " "Elaborating entity \"q16\" for hierarchy \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\"" {  } { { "UART_8250.v" "rs232_rd" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\"" {  } { { "q16.v" "dcfifo_component" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q16.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\"" {  } { { "q16.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q16.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component " "Instantiated megafunction \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238605221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238605221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238605221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238605221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238605221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238605221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238605221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238605221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238605221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238605221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238605221 ""}  } { { "q16.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q16.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238605221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_emf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_emf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_emf1 " "Found entity 1: dcfifo_emf1" {  } { { "db/dcfifo_emf1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238605283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238605283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_emf1 system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated " "Elaborating entity \"dcfifo_emf1\" for hierarchy \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238605337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238605337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_emf1.tdf" "rdptr_g1p" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238605384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238605384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_emf1.tdf" "wrptr_g1p" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mb41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mb41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mb41 " "Found entity 1: altsyncram_mb41" {  } { { "db/altsyncram_mb41.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_mb41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238605446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238605446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mb41 system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|altsyncram_mb41:fifo_ram " "Elaborating entity \"altsyncram_mb41\" for hierarchy \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|altsyncram_mb41:fifo_ram\"" {  } { { "db/dcfifo_emf1.tdf" "fifo_ram" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238605462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238605462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_emf1.tdf" "rs_dgwp" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238605493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238605493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238605509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238605509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_emf1.tdf" "ws_dgrp" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_f09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238605526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238605526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_f09:dffpipe15 " "Elaborating entity \"dffpipe_f09\" for hierarchy \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_f09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238605588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238605588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"system:sys_inst\|UART_8250:UART\|q16:rs232_rd\|dcfifo:dcfifo_component\|dcfifo_emf1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_emf1.tdf" "rdempty_eq_comp" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte system:sys_inst\|i2c_master_byte:i2cmb " "Elaborating entity \"i2c_master_byte\" for hierarchy \"system:sys_inst\|i2c_master_byte:i2cmb\"" {  } { { "ddr_186.v" "i2cmb" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238605604 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a0 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a1 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a2 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a3 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a4 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a5 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a6 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a7 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a8 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a9 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a10 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a11 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a12 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a13 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a14 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a15 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a16 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a17 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a18 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a19 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a20 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 895 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a21 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a22 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 979 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a23 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a24 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a25 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a26 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1147 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a27 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1189 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a28 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1231 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a29 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1273 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a30 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1315 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a31 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1357 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a32 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1399 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a33 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1441 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a34 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1483 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a35 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1525 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a36 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1567 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a37 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1609 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a38 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1651 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a39 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1693 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a40 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1735 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a41 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1777 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a42 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1819 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a43 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1861 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a44 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1903 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a45 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1945 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a46 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 1987 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a47 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2029 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a48 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a49 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2113 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a50 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2155 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a51 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2197 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a52 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2239 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a53 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2281 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a54 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2323 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a55 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2365 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a56 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2407 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a57 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2449 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a58 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2491 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a59 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2533 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a60 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2575 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a61 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2617 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a62 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2659 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a63 " "Synthesized away node \"system:sys_inst\|cache2:cache_bios\|altsyncram:altsyncram_component\|altsyncram_bkn2:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_bkn2.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf" 2701 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cache2.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v" 111 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 499 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238606252 "|Next186_SoC|system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1590238606252 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1590238606252 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "mist_video:mist_video\|osd:osd\|osd_buffer_rtl_0 " "Inferred dual-clock RAM node \"mist_video:mist_video\|osd:osd\|osd_buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1590238610602 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "system:sys_inst\|VGA_DAC:dac\|store_rtl_0 " "Inferred dual-clock RAM node \"system:sys_inst\|VGA_DAC:dac\|store_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1590238610602 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:sys_inst\|seg_map:seg_mapper\|map_rtl_0 " "Inferred RAM node \"system:sys_inst\|seg_map:seg_mapper\|map_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1590238610602 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|r_rtl_0 " "Inferred dual-clock RAM node \"system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|r_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1590238610602 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|r_rtl_1 " "Inferred dual-clock RAM node \"system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|r_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1590238610602 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:sys_inst\|SDRAM_16bit:SDR\|actLine " "RAM logic \"system:sys_inst\|SDRAM_16bit:SDR\|actLine\" is uninferred due to inappropriate RAM size" {  } { { "sdram.v" "actLine" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v" 82 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1590238610602 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:sys_inst\|VGA_DAC:dac\|egapal " "RAM logic \"system:sys_inst\|VGA_DAC:dac\|egapal\" is uninferred due to inappropriate RAM size" {  } { { "vga.v" "egapal" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v" 181 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1590238610602 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1590238610602 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mist_video:mist_video\|osd:osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mist_video:mist_video\|osd:osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:sys_inst\|VGA_DAC:dac\|store_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:sys_inst\|VGA_DAC:dac\|store_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 21 " "Parameter NUMWORDS_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 21 " "Parameter NUMWORDS_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:sys_inst\|VGA_CRT:crt\|store_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:sys_inst\|VGA_CRT:crt\|store_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 25 " "Parameter NUMWORDS_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 25 " "Parameter NUMWORDS_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:sys_inst\|seg_map:seg_mapper\|map_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:sys_inst\|seg_map:seg_mapper\|map_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif " "Parameter INIT_FILE set to db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:sys_inst\|seg_map:seg_mapper\|map_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"system:sys_inst\|seg_map:seg_mapper\|map_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif " "Parameter INIT_FILE set to db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:sys_inst\|VGA_GC:gc\|store_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:sys_inst\|VGA_GC:gc\|store_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9 " "Parameter NUMWORDS_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9 " "Parameter NUMWORDS_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mist_video:mist_video\|scandoubler:scandoubler\|sd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mist_video:mist_video\|scandoubler:scandoubler\|sd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|r_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|r_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|r_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|r_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sd_card:sd_card\|sd_card_dpram:buffer_dpram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sd_card:sd_card\|sd_card_dpram:buffer_dpram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1590238617732 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1590238617732 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1590238617732 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "system:sys_inst\|DSP32:DSP32_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:sys_inst\|DSP32:DSP32_inst\|Mult0\"" {  } { { "DSP32.v" "Mult0" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238617732 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\|Next186_ALU:ALU16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\|Next186_ALU:ALU16\|Mult0\"" {  } { { "Next186/Next186_ALU.v" "Mult0" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238617732 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1590238617732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mist_video:mist_video\|osd:osd\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"mist_video:mist_video\|osd:osd\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238617748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mist_video:mist_video\|osd:osd\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"mist_video:mist_video\|osd:osd\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617748 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238617748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dle1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dle1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dle1 " "Found entity 1: altsyncram_dle1" {  } { { "db/altsyncram_dle1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_dle1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238617810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238617810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|VGA_DAC:dac\|altsyncram:store_rtl_0 " "Elaborated megafunction instantiation \"system:sys_inst\|VGA_DAC:dac\|altsyncram:store_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238617826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|VGA_DAC:dac\|altsyncram:store_rtl_0 " "Instantiated megafunction \"system:sys_inst\|VGA_DAC:dac\|altsyncram:store_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 21 " "Parameter \"NUMWORDS_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 21 " "Parameter \"NUMWORDS_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617826 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238617826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6md1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6md1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6md1 " "Found entity 1: altsyncram_6md1" {  } { { "db/altsyncram_6md1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_6md1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238617873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238617873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|VGA_CRT:crt\|altsyncram:store_rtl_0 " "Elaborated megafunction instantiation \"system:sys_inst\|VGA_CRT:crt\|altsyncram:store_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238617888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|VGA_CRT:crt\|altsyncram:store_rtl_0 " "Instantiated megafunction \"system:sys_inst\|VGA_CRT:crt\|altsyncram:store_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 25 " "Parameter \"NUMWORDS_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 25 " "Parameter \"NUMWORDS_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617888 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238617888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_opg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_opg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_opg1 " "Found entity 1: altsyncram_opg1" {  } { { "db/altsyncram_opg1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_opg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238617951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238617951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|seg_map:seg_mapper\|altsyncram:map_rtl_0 " "Elaborated megafunction instantiation \"system:sys_inst\|seg_map:seg_mapper\|altsyncram:map_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238617966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|seg_map:seg_mapper\|altsyncram:map_rtl_0 " "Instantiated megafunction \"system:sys_inst\|seg_map:seg_mapper\|altsyncram:map_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238617966 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238617966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kbh1 " "Found entity 1: altsyncram_kbh1" {  } { { "db/altsyncram_kbh1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_kbh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238618013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238618013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|seg_map:seg_mapper\|altsyncram:map_rtl_1 " "Elaborated megafunction instantiation \"system:sys_inst\|seg_map:seg_mapper\|altsyncram:map_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238618029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|seg_map:seg_mapper\|altsyncram:map_rtl_1 " "Instantiated megafunction \"system:sys_inst\|seg_map:seg_mapper\|altsyncram:map_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618029 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238618029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acd1 " "Found entity 1: altsyncram_acd1" {  } { { "db/altsyncram_acd1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_acd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238618076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238618076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|VGA_GC:gc\|altsyncram:store_rtl_0 " "Elaborated megafunction instantiation \"system:sys_inst\|VGA_GC:gc\|altsyncram:store_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238618091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|VGA_GC:gc\|altsyncram:store_rtl_0 " "Instantiated megafunction \"system:sys_inst\|VGA_GC:gc\|altsyncram:store_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9 " "Parameter \"NUMWORDS_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 9 " "Parameter \"NUMWORDS_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618091 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238618091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmg1 " "Found entity 1: altsyncram_qmg1" {  } { { "db/altsyncram_qmg1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_qmg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238618154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238618154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mist_video:mist_video\|scandoubler:scandoubler\|altsyncram:sd_buffer_rtl_0 " "Elaborated megafunction instantiation \"mist_video:mist_video\|scandoubler:scandoubler\|altsyncram:sd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238618170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mist_video:mist_video\|scandoubler:scandoubler\|altsyncram:sd_buffer_rtl_0 " "Instantiated megafunction \"mist_video:mist_video\|scandoubler:scandoubler\|altsyncram:sd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618170 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238618170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cvd1 " "Found entity 1: altsyncram_cvd1" {  } { { "db/altsyncram_cvd1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_cvd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238618216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238618216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|altsyncram:r_rtl_0 " "Elaborated megafunction instantiation \"system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|altsyncram:r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238618236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|altsyncram:r_rtl_0 " "Instantiated megafunction \"system:sys_inst\|DSP32:DSP32_inst\|regs:DSRegs\|altsyncram:r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618237 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238618237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsd1 " "Found entity 1: altsyncram_qsd1" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_qsd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238618286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238618286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sd_card:sd_card\|sd_card_dpram:buffer_dpram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"sd_card:sd_card\|sd_card_dpram:buffer_dpram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238618317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sd_card:sd_card\|sd_card_dpram:buffer_dpram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"sd_card:sd_card\|sd_card_dpram:buffer_dpram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618317 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238618317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3r1 " "Found entity 1: altsyncram_k3r1" {  } { { "db/altsyncram_k3r1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_k3r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238618364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238618364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|DSP32:DSP32_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system:sys_inst\|DSP32:DSP32_inst\|lpm_mult:Mult0\"" {  } { { "DSP32.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238618426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|DSP32:DSP32_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"system:sys_inst\|DSP32:DSP32_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618426 ""}  } { { "DSP32.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238618426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238618475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238618475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\|Next186_ALU:ALU16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\|Next186_ALU:ALU16\|lpm_mult:Mult0\"" {  } { { "Next186/Next186_ALU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238618491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\|Next186_ALU:ALU16\|lpm_mult:Mult0 " "Instantiated megafunction \"system:sys_inst\|unit186:CPUUnit\|Next186_CPU:cpu\|Next186_ALU:ALU16\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590238618491 ""}  } { { "Next186/Next186_ALU.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590238618491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/mult_76t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590238618538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238618538 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1590238619819 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "248 " "Ignored 248 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "248 " "Ignored 248 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1590238619959 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1590238619959 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "system:sys_inst\|i2c_master_byte:i2cmb\|SDA system:sys_inst\|i2c_master_byte:i2cmb\|b0 " "Converted the fanout from the open-drain buffer \"system:sys_inst\|i2c_master_byte:i2cmb\|SDA\" to the node \"system:sys_inst\|i2c_master_byte:i2cmb\|b0\" into a wire" {  } { { "i2c_master_byte.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/i2c_master_byte.v" 31 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590238620037 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Keyboard\|PS2_DATA system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Keyboard\|s_ps2_data " "Converted the fanout from the open-drain buffer \"system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Keyboard\|PS2_DATA\" to the node \"system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Keyboard\|s_ps2_data\" into a wire" {  } { { "KB_8042.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v" 198 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590238620037 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Mouse\|PS2_DATA system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Mouse\|s_ps2_data " "Converted the fanout from the open-drain buffer \"system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Mouse\|PS2_DATA\" to the node \"system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Mouse\|s_ps2_data\" into a wire" {  } { { "KB_8042.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v" 198 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590238620037 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Keyboard\|PS2_CLK system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Keyboard\|s_ps2_clk " "Converted the fanout from the open-drain buffer \"system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Keyboard\|PS2_CLK\" to the node \"system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Keyboard\|s_ps2_clk\" into a wire" {  } { { "KB_8042.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v" 197 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590238620037 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Mouse\|PS2_CLK system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Mouse\|s_ps2_clk " "Converted the fanout from the open-drain buffer \"system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Mouse\|PS2_CLK\" to the node \"system:sys_inst\|KB_Mouse_8042:KB_Mouse\|PS2Interface:Mouse\|s_ps2_clk\" into a wire" {  } { { "KB_8042.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v" 197 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590238620037 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1590238620037 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system:sys_inst\|GPIO\[1\] system:sys_inst\|GPIOData\[1\] " "Converted the fan-out from the tri-state buffer \"system:sys_inst\|GPIO\[1\]\" to the node \"system:sys_inst\|GPIOData\[1\]\" into an OR gate" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 188 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590238620037 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system:sys_inst\|GPIO\[2\] system:sys_inst\|GPIOData\[2\] " "Converted the fan-out from the tri-state buffer \"system:sys_inst\|GPIO\[2\]\" to the node \"system:sys_inst\|GPIOData\[2\]\" into an OR gate" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 188 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590238620037 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system:sys_inst\|GPIO\[3\] system:sys_inst\|GPIOData\[3\] " "Converted the fan-out from the tri-state buffer \"system:sys_inst\|GPIO\[3\]\" to the node \"system:sys_inst\|GPIOData\[3\]\" into an OR gate" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 188 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590238620037 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system:sys_inst\|GPIO\[4\] system:sys_inst\|GPIOData\[4\] " "Converted the fan-out from the tri-state buffer \"system:sys_inst\|GPIO\[4\]\" to the node \"system:sys_inst\|GPIOData\[4\]\" into an OR gate" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 188 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590238620037 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system:sys_inst\|GPIO\[5\] system:sys_inst\|GPIOData\[5\] " "Converted the fan-out from the tri-state buffer \"system:sys_inst\|GPIO\[5\]\" to the node \"system:sys_inst\|GPIOData\[5\]\" into an OR gate" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 188 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590238620037 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system:sys_inst\|GPIO\[6\] system:sys_inst\|GPIOData\[6\] " "Converted the fan-out from the tri-state buffer \"system:sys_inst\|GPIO\[6\]\" to the node \"system:sys_inst\|GPIOData\[6\]\" into an OR gate" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 188 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590238620037 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system:sys_inst\|GPIO\[7\] system:sys_inst\|GPIOData\[7\] " "Converted the fan-out from the tri-state buffer \"system:sys_inst\|GPIO\[7\]\" to the node \"system:sys_inst\|GPIOData\[7\]\" into an OR gate" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 188 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590238620037 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system:sys_inst\|GPIO\[0\] system:sys_inst\|GPIOData\[0\] " "Converted the fan-out from the tri-state buffer \"system:sys_inst\|GPIO\[0\]\" to the node \"system:sys_inst\|GPIOData\[0\]\" into an OR gate" {  } { { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 188 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1590238620037 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1590238620037 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mist-modules/user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 366 -1 0 } } { "mist-modules/user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 336 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1590238620100 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1590238620100 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_L GND " "Pin \"AUDIO_L\" is stuck at GND" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590238628001 "|Next186_SoC|AUDIO_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_R GND " "Pin \"AUDIO_R\" is stuck at GND" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590238628001 "|Next186_SoC|AUDIO_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590238628001 "|Next186_SoC|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1590238628001 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590238628516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1590238643139 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "system:sys_inst\|seg_map:seg_mapper\|altsyncram:map_rtl_1\|altsyncram_acd1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"system:sys_inst\|seg_map:seg_mapper\|altsyncram:map_rtl_1\|altsyncram_acd1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_acd1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_acd1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 733 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238643171 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[2\] " "Logic cell \"user_io:user_io\|serial_out_byte\[2\]\"" {  } { { "mist-modules/user_io.v" "serial_out_byte\[2\]" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238643202 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[1\] " "Logic cell \"user_io:user_io\|serial_out_byte\[1\]\"" {  } { { "mist-modules/user_io.v" "serial_out_byte\[1\]" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238643202 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[3\] " "Logic cell \"user_io:user_io\|serial_out_byte\[3\]\"" {  } { { "mist-modules/user_io.v" "serial_out_byte\[3\]" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238643202 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[0\] " "Logic cell \"user_io:user_io\|serial_out_byte\[0\]\"" {  } { { "mist-modules/user_io.v" "serial_out_byte\[0\]" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238643202 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[5\] " "Logic cell \"user_io:user_io\|serial_out_byte\[5\]\"" {  } { { "mist-modules/user_io.v" "serial_out_byte\[5\]" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238643202 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[6\] " "Logic cell \"user_io:user_io\|serial_out_byte\[6\]\"" {  } { { "mist-modules/user_io.v" "serial_out_byte\[6\]" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238643202 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[7\] " "Logic cell \"user_io:user_io\|serial_out_byte\[7\]\"" {  } { { "mist-modules/user_io.v" "serial_out_byte\[7\]" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238643202 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[4\] " "Logic cell \"user_io:user_io\|serial_out_byte\[4\]\"" {  } { { "mist-modules/user_io.v" "serial_out_byte\[4\]" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238643202 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1590238643202 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcm_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "dcm.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm.v" 106 0 0 } } { "ddr_186.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v" 436 0 0 } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 274 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1590238643389 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238643436 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6qf1 " "Entity dcfifo_6qf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590238644155 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590238644155 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590238644155 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_emf1 " "Entity dcfifo_emf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590238644155 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590238644155 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590238644155 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ote1 " "Entity dcfifo_ote1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590238644155 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590238644155 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590238644155 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Analysis & Synthesis" 0 -1 1590238644155 ""}
{ "Info" "ISTA_SDC_FOUND" "Next186_SoC.sdc " "Reading SDC File: 'Next186_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1590238644202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Next186_SoC.sdc 9 CLOCK_50 port " "Ignored filter at Next186_SoC.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Next186_SoC.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Next186_SoC.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1590238644202 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644202 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 202 -multiply_by 187 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 202 -multiply_by 187 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590238644217 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 14 -multiply_by 69 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 14 -multiply_by 69 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590238644217 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27000000 -multiply_by 133199999 -phase 210.00 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27000000 -multiply_by 133199999 -phase 210.00 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590238644217 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 24 -multiply_by 13 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 24 -multiply_by 13 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590238644217 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590238644217 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590238644217 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1590238644217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Next186_SoC.sdc 109 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] clock " "Ignored filter at Next186_SoC.sdc(109): sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] could not be matched with a clock" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(109): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  \[get_clocks \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  -to  \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " "set_false_path  -from  \[get_clocks \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  -to  \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1590238644217 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 113 Argument <from> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(113): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -to \[get_clocks \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]   " "set_false_path  -from  \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -to \[get_clocks \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1590238644217 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Next186_SoC.sdc 117 CLOCK_50 clock " "Ignored filter at Next186_SoC.sdc(117): CLOCK_50 could not be matched with a clock" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 117 Argument <from> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{CLOCK_50\}\] -to \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " "set_false_path -from \[get_clocks \{CLOCK_50\}\] -to \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1590238644217 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 117 Argument <to> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(117): Argument <to> is an empty collection" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 118 Argument <from> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -to \[get_clocks \{CLOCK_50\}\] " "set_false_path -from \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -to \[get_clocks \{CLOCK_50\}\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1590238644217 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 118 Argument <to> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(118): Argument <to> is an empty collection" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644217 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1590238644217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644420 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""}  } {  } 0 332056 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644420 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1590238644420 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLOCK_27 " "   1.000     CLOCK_27" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      SPI_SCK " "   1.000      SPI_SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.300 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   0.300 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.300 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   0.300 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.080 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   1.080 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.202 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   0.202 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.202 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   0.202 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.846 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   1.846 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590238644420 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644420 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238644858 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 645 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 645 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1590238648372 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238648388 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 152 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 152 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1590238651321 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238651337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/output_files/Next186_SoC.map.smsg " "Generated suppressed messages file E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/output_files/Next186_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238651790 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590238652540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590238652540 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "14 " "Optimize away 14 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[2\] " "Node: \"user_io:user_io\|serial_out_byte\[2\]\"" {  } { { "mist-modules/user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238652837 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[1\] " "Node: \"user_io:user_io\|serial_out_byte\[1\]\"" {  } { { "mist-modules/user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238652837 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[3\] " "Node: \"user_io:user_io\|serial_out_byte\[3\]\"" {  } { { "mist-modules/user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238652837 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[0\] " "Node: \"user_io:user_io\|serial_out_byte\[0\]\"" {  } { { "mist-modules/user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238652837 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[5\] " "Node: \"user_io:user_io\|serial_out_byte\[5\]\"" {  } { { "mist-modules/user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238652837 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[6\] " "Node: \"user_io:user_io\|serial_out_byte\[6\]\"" {  } { { "mist-modules/user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238652837 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[7\] " "Node: \"user_io:user_io\|serial_out_byte\[7\]\"" {  } { { "mist-modules/user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238652837 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[4\] " "Node: \"user_io:user_io\|serial_out_byte\[4\]\"" {  } { { "mist-modules/user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v" 278 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238652837 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1590238652837 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SS2 " "No output dependent on input pin \"SPI_SS2\"" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590238653290 "|Next186_SoC|SPI_SS2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590238653290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13299 " "Implemented 13299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590238653290 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590238653290 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1590238653290 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12969 " "Implemented 12969 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590238653290 ""} { "Info" "ICUT_CUT_TM_RAMS" "246 " "Implemented 246 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1590238653290 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1590238653290 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1590238653290 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590238653290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 220 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 220 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4960 " "Peak virtual memory: 4960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590238653384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 23 14:57:33 2020 " "Processing ended: Sat May 23 14:57:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590238653384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590238653384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590238653384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590238653384 ""}
