 
****************************************
Report : qor
Design : IP_DAEC_decoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 19:11:27 2023
****************************************


  Timing Path Group 'vclk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          0.60
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.60
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                719
  Buf/Inv Cell Count:             111
  Buf Cell Count:                   3
  Inv Cell Count:                 108
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       719
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      662.423993
  Noncombinational Area:     0.000000
  Buf/Inv Area:             47.208000
  Total Buffer Area:             3.86
  Total Inverter Area:          43.34
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               662.423993
  Design Area:             662.423993


  Design Rules
  -----------------------------------
  Total Number of Nets:           790
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: SALserver01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.22
  Logic Optimization:                  2.48
  Mapping Optimization:                3.26
  -----------------------------------------
  Overall Compile Time:               29.89
  Overall Compile Wall Clock Time:    30.63

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
