

================================================================
== Vitis HLS Report for 'fmm_reduce_kernel'
================================================================
* Date:           Sun Feb 22 21:56:56 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.117 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_matrix_from_dram_fu_104    |load_matrix_from_dram    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_greedy_potential_reduce_fu_132  |greedy_potential_reduce  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_store_matrix_to_dram_fu_156     |store_matrix_to_dram     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   11|    5046|   10103|    -|
|Memory           |        -|    -|     128|   51200|    -|
|Multiplexer      |        -|    -|       0|     287|    -|
|Register         |        -|    -|     361|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   11|    5535|   61590|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|       2|      45|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |              Instance              |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |grp_greedy_potential_reduce_fu_132  |greedy_potential_reduce  |        0|   3|  4366|  8288|    0|
    |grp_load_matrix_from_dram_fu_104    |load_matrix_from_dram    |        0|   4|   334|  1095|    0|
    |grp_store_matrix_to_dram_fu_156     |store_matrix_to_dram     |        0|   4|   346|   720|    0|
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |Total                               |                         |        0|  11|  5046| 10103|    0|
    +------------------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------------+---------+----+-------+-----+-------+-----+------+-------------+
    |  Memory |          Module          | BRAM_18K| FF |  LUT  | URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+--------------------------+---------+----+-------+-----+-------+-----+------+-------------+
    |M_e_0_U  |M_e_0_RAM_1P_LUTRAM_1R1W  |        0|  32|  12800|    0|  25600|   32|     1|       819200|
    |M_e_1_U  |M_e_0_RAM_1P_LUTRAM_1R1W  |        0|  32|  12800|    0|  25600|   32|     1|       819200|
    |M_e_2_U  |M_e_0_RAM_1P_LUTRAM_1R1W  |        0|  32|  12800|    0|  25600|   32|     1|       819200|
    |M_e_3_U  |M_e_0_RAM_1P_LUTRAM_1R1W  |        0|  32|  12800|    0|  25600|   32|     1|       819200|
    +---------+--------------------------+---------+----+-------+-----+-------+-----+------+-------------+
    |Total    |                          |        0| 128|  51200|    0| 102400|  128|     4|      3276800|
    +---------+--------------------------+---------+----+-------+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |A_dram_o        |   9|          2|   32|         64|
    |M_e_0_address0  |  17|          4|   15|         60|
    |M_e_0_ce0       |  17|          4|    1|          4|
    |M_e_0_d0        |  13|          3|   32|         96|
    |M_e_0_we0       |  13|          3|    1|          3|
    |M_e_1_address0  |  17|          4|   15|         60|
    |M_e_1_ce0       |  17|          4|    1|          4|
    |M_e_1_d0        |  13|          3|   32|         96|
    |M_e_1_we0       |  13|          3|    1|          3|
    |M_e_2_address0  |  17|          4|   15|         60|
    |M_e_2_ce0       |  17|          4|    1|          4|
    |M_e_2_d0        |  13|          3|   32|         96|
    |M_e_2_we0       |  13|          3|    1|          3|
    |M_e_3_address0  |  17|          4|   15|         60|
    |M_e_3_ce0       |  17|          4|    1|          4|
    |M_e_3_d0        |  13|          3|   32|         96|
    |M_e_3_we0       |  13|          3|    1|          3|
    |M_t             |   9|          2|   32|         64|
    |ap_NS_fsm       |  29|          7|    1|          7|
    +----------------+----+-----------+-----+-----------+
    |Total           | 287|         67|  261|        787|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |A_dram_o_reg                                     |  32|   0|   32|          0|
    |A_dram_read_reg_189                              |  32|   0|   32|          0|
    |M_cols                                           |  32|   0|   32|          0|
    |M_rows                                           |  32|   0|   32|          0|
    |M_t                                              |  32|   0|   32|          0|
    |M_t_capacity                                     |  32|   0|   32|          0|
    |ap_CS_fsm                                        |   6|   0|    6|          0|
    |cols_read_reg_179                                |  32|   0|   32|          0|
    |grp_greedy_potential_reduce_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_matrix_from_dram_fu_104_ap_start_reg    |   1|   0|    1|          0|
    |grp_store_matrix_to_dram_fu_156_ap_start_reg     |   1|   0|    1|          0|
    |k1_read_reg_199                                  |  32|   0|   32|          0|
    |k2_read_reg_194                                  |  32|   0|   32|          0|
    |rows_read_reg_184                                |  32|   0|   32|          0|
    |t_capacity_read_reg_174                          |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 361|   0|  361|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------+-----+-----+------------+-------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|A_dram_i    |   in|   32|     ap_none|             A_dram|       pointer|
|A_dram_o    |  out|   32|     ap_none|             A_dram|       pointer|
|rows        |   in|   32|     ap_none|               rows|        scalar|
|cols        |   in|   32|     ap_none|               cols|        scalar|
|t_capacity  |   in|   32|     ap_none|         t_capacity|        scalar|
|k1          |   in|   32|     ap_none|                 k1|        scalar|
|k2          |   in|   32|     ap_none|                 k2|        scalar|
+------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t_capacity_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %t_capacity" [gp.cpp:242]   --->   Operation 7 'read' 't_capacity_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %cols" [gp.cpp:242]   --->   Operation 8 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %rows" [gp.cpp:242]   --->   Operation 9 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%A_dram_read = read i32 @_ssdm_op_Read.ap_none.i32P0A, i32 %A_dram" [gp.cpp:264]   --->   Operation 10 'read' 'A_dram_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (3.64ns)   --->   "%call_ln264 = call void @load_matrix_from_dram, i32 %A_dram_read, i32 %rows_read, i32 %cols_read, i32 %t_capacity_read, i32 %M_rows, i32 %M_cols, i32 %M_t, i32 %M_t_capacity, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:264]   --->   Operation 11 'call' 'call_ln264' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln264 = call void @load_matrix_from_dram, i32 %A_dram_read, i32 %rows_read, i32 %cols_read, i32 %t_capacity_read, i32 %M_rows, i32 %M_cols, i32 %M_t, i32 %M_t_capacity, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:264]   --->   Operation 12 'call' 'call_ln264' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%k2_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %k2" [gp.cpp:242]   --->   Operation 13 'read' 'k2_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%k1_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %k1" [gp.cpp:242]   --->   Operation 14 'read' 'k1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln265 = call void @greedy_potential_reduce, i32 %k1_read, i32 %k2_read, i32 %M_rows, i32 %M_t, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3, i32 %M_t_capacity" [gp.cpp:265]   --->   Operation 15 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.11>
ST_4 : Operation 16 [1/2] (3.11ns)   --->   "%call_ln265 = call void @greedy_potential_reduce, i32 %k1_read, i32 %k2_read, i32 %M_rows, i32 %M_t, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3, i32 %M_t_capacity" [gp.cpp:265]   --->   Operation 16 'call' 'call_ln265' <Predicate = true> <Delay = 3.11> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln266 = call void @store_matrix_to_dram, i32 %A_dram, i32 %M_rows, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:266]   --->   Operation 17 'call' 'call_ln266' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln255 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [gp.cpp:255]   --->   Operation 18 'specpipeline' 'specpipeline_ln255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln242 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [gp.cpp:242]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln242 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [gp.cpp:242]   --->   Operation 20 'specinterface' 'specinterface_ln242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_dram"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_dram, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %t_capacity"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %t_capacity, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %k1"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %k2"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln260 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615" [gp.cpp:260]   --->   Operation 33 'specmemcore' 'specmemcore_ln260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln260 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615" [gp.cpp:260]   --->   Operation 34 'specmemcore' 'specmemcore_ln260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln260 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615" [gp.cpp:260]   --->   Operation 35 'specmemcore' 'specmemcore_ln260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln260 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615" [gp.cpp:260]   --->   Operation 36 'specmemcore' 'specmemcore_ln260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln266 = call void @store_matrix_to_dram, i32 %A_dram, i32 %M_rows, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:266]   --->   Operation 37 'call' 'call_ln266' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln267 = ret" [gp.cpp:267]   --->   Operation 38 'ret' 'ret_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_dram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_capacity]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_rows]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ M_cols]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ M_t]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ M_t_capacity]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ M_e_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_capacity_read     (read         ) [ 0010000]
cols_read           (read         ) [ 0010000]
rows_read           (read         ) [ 0010000]
A_dram_read         (read         ) [ 0010000]
call_ln264          (call         ) [ 0000000]
k2_read             (read         ) [ 0000100]
k1_read             (read         ) [ 0000100]
call_ln265          (call         ) [ 0000000]
specpipeline_ln255  (specpipeline ) [ 0000000]
spectopmodule_ln242 (spectopmodule) [ 0000000]
specinterface_ln242 (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specmemcore_ln260   (specmemcore  ) [ 0000000]
specmemcore_ln260   (specmemcore  ) [ 0000000]
specmemcore_ln260   (specmemcore  ) [ 0000000]
specmemcore_ln260   (specmemcore  ) [ 0000000]
call_ln266          (call         ) [ 0000000]
ret_ln267           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_dram">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_dram"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t_capacity">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_capacity"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="k2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_rows">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_rows"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_cols">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_cols"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_t">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="M_t_capacity">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t_capacity"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="M_e_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="M_e_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="M_e_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="M_e_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_matrix_from_dram"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="greedy_potential_reduce"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_matrix_to_dram"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="t_capacity_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_capacity_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="cols_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="rows_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="A_dram_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_dram_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="k2_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k2_read/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="k1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k1_read/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_load_matrix_from_dram_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="32" slack="0"/>
<pin id="109" dir="0" index="4" bw="32" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="0"/>
<pin id="111" dir="0" index="6" bw="32" slack="0"/>
<pin id="112" dir="0" index="7" bw="32" slack="0"/>
<pin id="113" dir="0" index="8" bw="32" slack="0"/>
<pin id="114" dir="0" index="9" bw="32" slack="0"/>
<pin id="115" dir="0" index="10" bw="32" slack="0"/>
<pin id="116" dir="0" index="11" bw="32" slack="0"/>
<pin id="117" dir="0" index="12" bw="32" slack="0"/>
<pin id="118" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln264/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_greedy_potential_reduce_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="0" index="3" bw="32" slack="0"/>
<pin id="137" dir="0" index="4" bw="32" slack="0"/>
<pin id="138" dir="0" index="5" bw="32" slack="0"/>
<pin id="139" dir="0" index="6" bw="32" slack="0"/>
<pin id="140" dir="0" index="7" bw="32" slack="0"/>
<pin id="141" dir="0" index="8" bw="32" slack="0"/>
<pin id="142" dir="0" index="9" bw="32" slack="0"/>
<pin id="143" dir="0" index="10" bw="32" slack="0"/>
<pin id="144" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln265/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_store_matrix_to_dram_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="0" index="3" bw="32" slack="0"/>
<pin id="161" dir="0" index="4" bw="32" slack="0"/>
<pin id="162" dir="0" index="5" bw="32" slack="0"/>
<pin id="163" dir="0" index="6" bw="32" slack="0"/>
<pin id="164" dir="0" index="7" bw="32" slack="0"/>
<pin id="165" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln266/5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="t_capacity_read_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_capacity_read "/>
</bind>
</comp>

<comp id="179" class="1005" name="cols_read_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="184" class="1005" name="rows_read_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="189" class="1005" name="A_dram_read_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_dram_read "/>
</bind>
</comp>

<comp id="194" class="1005" name="k2_read_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k2_read "/>
</bind>
</comp>

<comp id="199" class="1005" name="k1_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="120"><net_src comp="86" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="121"><net_src comp="80" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="122"><net_src comp="74" pin="2"/><net_sink comp="104" pin=3"/></net>

<net id="123"><net_src comp="68" pin="2"/><net_sink comp="104" pin=4"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="104" pin=9"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="104" pin=10"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="104" pin=11"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="104" pin=12"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="146"><net_src comp="98" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="147"><net_src comp="92" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="132" pin=8"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="132" pin=9"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="132" pin=10"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="156" pin=5"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="156" pin=6"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="156" pin=7"/></net>

<net id="177"><net_src comp="68" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="182"><net_src comp="74" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="104" pin=3"/></net>

<net id="187"><net_src comp="80" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="192"><net_src comp="86" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="197"><net_src comp="92" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="202"><net_src comp="98" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="132" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_dram | {5 6 }
	Port: M_rows | {1 2 }
	Port: M_cols | {1 2 }
	Port: M_t | {1 2 3 4 }
	Port: M_t_capacity | {1 2 }
	Port: M_e_0 | {1 2 3 4 }
	Port: M_e_1 | {1 2 3 4 }
	Port: M_e_2 | {1 2 3 4 }
	Port: M_e_3 | {1 2 3 4 }
 - Input state : 
	Port: fmm_reduce_kernel : A_dram | {1 }
	Port: fmm_reduce_kernel : rows | {1 }
	Port: fmm_reduce_kernel : cols | {1 }
	Port: fmm_reduce_kernel : t_capacity | {1 }
	Port: fmm_reduce_kernel : k1 | {3 }
	Port: fmm_reduce_kernel : k2 | {3 }
	Port: fmm_reduce_kernel : M_rows | {3 4 5 6 }
	Port: fmm_reduce_kernel : M_cols | {3 4 5 6 }
	Port: fmm_reduce_kernel : M_t | {3 4 }
	Port: fmm_reduce_kernel : M_t_capacity | {3 4 }
	Port: fmm_reduce_kernel : M_e_0 | {3 4 5 6 }
	Port: fmm_reduce_kernel : M_e_1 | {3 4 5 6 }
	Port: fmm_reduce_kernel : M_e_2 | {3 4 5 6 }
	Port: fmm_reduce_kernel : M_e_3 | {3 4 5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |  grp_load_matrix_from_dram_fu_104  |    4    |   3.22  |   508   |   772   |
|   call   | grp_greedy_potential_reduce_fu_132 |    3    |  118.06 |   5170  |   6425  |
|          |   grp_store_matrix_to_dram_fu_156  |    4    |   6.44  |   453   |   670   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |     t_capacity_read_read_fu_68     |    0    |    0    |    0    |    0    |
|          |        cols_read_read_fu_74        |    0    |    0    |    0    |    0    |
|   read   |        rows_read_read_fu_80        |    0    |    0    |    0    |    0    |
|          |       A_dram_read_read_fu_86       |    0    |    0    |    0    |    0    |
|          |         k2_read_read_fu_92         |    0    |    0    |    0    |    0    |
|          |         k1_read_read_fu_98         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    11   |  127.72 |   6131  |   7867  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+
|     |   FF   |   LUT  |
+-----+--------+--------+
|M_e_0|   32   |  12800 |
|M_e_1|   32   |  12800 |
|M_e_2|   32   |  12800 |
|M_e_3|   32   |  12800 |
+-----+--------+--------+
|Total|   128  |  51200 |
+-----+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  A_dram_read_reg_189  |   32   |
|   cols_read_reg_179   |   32   |
|    k1_read_reg_199    |   32   |
|    k2_read_reg_194    |   32   |
|   rows_read_reg_184   |   32   |
|t_capacity_read_reg_174|   32   |
+-----------------------+--------+
|         Total         |   192  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------||---------|
|  grp_load_matrix_from_dram_fu_104  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|  grp_load_matrix_from_dram_fu_104  |  p2  |   2  |  32  |   64   ||    0    ||    9    |
|  grp_load_matrix_from_dram_fu_104  |  p3  |   2  |  32  |   64   ||    0    ||    9    |
|  grp_load_matrix_from_dram_fu_104  |  p4  |   2  |  32  |   64   ||    0    ||    9    |
| grp_greedy_potential_reduce_fu_132 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_greedy_potential_reduce_fu_132 |  p2  |   2  |  32  |   64   ||    0    ||    9    |
|------------------------------------|------|------|------|--------||---------||---------||---------|
|                Total               |      |      |      |   384  ||   9.66  ||    0    ||    54   |
|------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |   127  |  6131  |  7867  |
|   Memory  |    -   |    -   |   128  |  51200 |
|Multiplexer|    -   |    9   |    0   |   54   |
|  Register |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   137  |  6451  |  59121 |
+-----------+--------+--------+--------+--------+
