\subsection{arch Architecture Reference}
\label{classbit__pack_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=198pt]{df/d98/classbit__pack_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+196}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+197}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+306}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+307}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf pack\+\_\+48\+\_\+to\+\_\+64}  {\bfseries }  
\item 
{\bf pack\+\_\+56\+\_\+to\+\_\+64}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+data64\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+data48\+\_\+in} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+data64\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+data56\+\_\+in} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{55} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+data64} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+data64\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+data64} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+data64\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0}  {\bfseries pack\+\_\+48\+\_\+to\+\_\+64}   
\item 
{\bf inst1}  {\bfseries pack\+\_\+56\+\_\+to\+\_\+64}   
\item 
{\bf inst0}  {\bfseries pack\+\_\+48\+\_\+to\+\_\+64}   
\item 
{\bf inst1}  {\bfseries pack\+\_\+56\+\_\+to\+\_\+64}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 34} of file {\bf bit\+\_\+pack.\+vhd}.



\subsubsection{Member Function Documentation}
\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+196@{P\+R\+O\+C\+E\+S\+S\+\_\+196}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+196@{P\+R\+O\+C\+E\+S\+S\+\_\+196}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+196clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+196 (
\begin{DoxyParamCaption}
\item[{}]{clk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classbit__pack_1_1arch_a5f544bebe2828151089bc8018e9ec382}


Definition at line {\bf 142} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+197@{P\+R\+O\+C\+E\+S\+S\+\_\+197}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+197@{P\+R\+O\+C\+E\+S\+S\+\_\+197}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+197clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+197(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classbit__pack_1_1arch_a4ab1c47391beb2a104fa81334e5c6c3d}


Definition at line {\bf 167} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+306@{P\+R\+O\+C\+E\+S\+S\+\_\+306}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+306@{P\+R\+O\+C\+E\+S\+S\+\_\+306}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+306clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+306 (
\begin{DoxyParamCaption}
\item[{}]{clk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classbit__pack_1_1arch_acd6bec15a2f445c2e2f5e0b0fdf90966}


Definition at line {\bf 142} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+307@{P\+R\+O\+C\+E\+S\+S\+\_\+307}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+307@{P\+R\+O\+C\+E\+S\+S\+\_\+307}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+307clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+307(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classbit__pack_1_1arch_ab4fcebde430d524c102866af0ba9c24d}


Definition at line {\bf 167} of file {\bf bit\+\_\+pack.\+vhd}.



\subsubsection{Member Data Documentation}
\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!inst0@{inst0}}
\index{inst0@{inst0}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0} {\bfseries \textcolor{vhdlchar}{pack\+\_\+48\+\_\+to\+\_\+64}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classbit__pack_1_1arch_a0d4133a632810ebda3d9d0e2127c5517}


Definition at line {\bf 110} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!inst0@{inst0}}
\index{inst0@{inst0}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0} {\bfseries \textcolor{vhdlchar}{pack\+\_\+48\+\_\+to\+\_\+64}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classbit__pack_1_1arch_a0d4133a632810ebda3d9d0e2127c5517}


Definition at line {\bf 110} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!inst0\+\_\+data48\+\_\+in@{inst0\+\_\+data48\+\_\+in}}
\index{inst0\+\_\+data48\+\_\+in@{inst0\+\_\+data48\+\_\+in}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{inst0\+\_\+data48\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+data48\+\_\+in} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_a1e6dfaf0313ef8d7ac3893e841518d01}


Definition at line {\bf 39} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!inst0\+\_\+data64\+\_\+out@{inst0\+\_\+data64\+\_\+out}}
\index{inst0\+\_\+data64\+\_\+out@{inst0\+\_\+data64\+\_\+out}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{inst0\+\_\+data64\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+data64\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_a9264ee80221652f75e348a052bc43c11}


Definition at line {\bf 38} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!inst0\+\_\+data\+\_\+out\+\_\+valid@{inst0\+\_\+data\+\_\+out\+\_\+valid}}
\index{inst0\+\_\+data\+\_\+out\+\_\+valid@{inst0\+\_\+data\+\_\+out\+\_\+valid}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{inst0\+\_\+data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_ac54de4ee45e114fa258dbd083aa9cf04}


Definition at line {\bf 40} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!inst1@{inst1}}
\index{inst1@{inst1}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1} {\bfseries \textcolor{vhdlchar}{pack\+\_\+56\+\_\+to\+\_\+64}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classbit__pack_1_1arch_a177b86ce8cd09b5692d562034b81fabc}


Definition at line {\bf 125} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!inst1@{inst1}}
\index{inst1@{inst1}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1} {\bfseries \textcolor{vhdlchar}{pack\+\_\+56\+\_\+to\+\_\+64}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classbit__pack_1_1arch_a177b86ce8cd09b5692d562034b81fabc}


Definition at line {\bf 125} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!inst1\+\_\+data56\+\_\+in@{inst1\+\_\+data56\+\_\+in}}
\index{inst1\+\_\+data56\+\_\+in@{inst1\+\_\+data56\+\_\+in}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{inst1\+\_\+data56\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data56\+\_\+in} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{55} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_aec3dd702f61bf5665ed60672933c1b1e}


Definition at line {\bf 44} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!inst1\+\_\+data64\+\_\+out@{inst1\+\_\+data64\+\_\+out}}
\index{inst1\+\_\+data64\+\_\+out@{inst1\+\_\+data64\+\_\+out}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{inst1\+\_\+data64\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data64\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_ad6ff50cb554df876e73e0ff0d3649e1d}


Definition at line {\bf 43} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!inst1\+\_\+data\+\_\+out\+\_\+valid@{inst1\+\_\+data\+\_\+out\+\_\+valid}}
\index{inst1\+\_\+data\+\_\+out\+\_\+valid@{inst1\+\_\+data\+\_\+out\+\_\+valid}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{inst1\+\_\+data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_a296da9666dc5a442ea7196461ad930ea}


Definition at line {\bf 45} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!mux0\+\_\+data64@{mux0\+\_\+data64}}
\index{mux0\+\_\+data64@{mux0\+\_\+data64}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{mux0\+\_\+data64}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+data64} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_a402115012676c8602c57b838653f6c80}


Definition at line {\bf 48} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!mux0\+\_\+data64\+\_\+reg@{mux0\+\_\+data64\+\_\+reg}}
\index{mux0\+\_\+data64\+\_\+reg@{mux0\+\_\+data64\+\_\+reg}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{mux0\+\_\+data64\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+data64\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_afe48a89028696108e14eb4054bb06744}


Definition at line {\bf 52} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!mux0\+\_\+data\+\_\+out\+\_\+valid@{mux0\+\_\+data\+\_\+out\+\_\+valid}}
\index{mux0\+\_\+data\+\_\+out\+\_\+valid@{mux0\+\_\+data\+\_\+out\+\_\+valid}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{mux0\+\_\+data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_ad1e99208b5f770e4d1bbf72a2ac8d955}


Definition at line {\bf 49} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg@{mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg}}
\index{mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg@{mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_aa58437ab8b115e6b4012d8774b437785}


Definition at line {\bf 53} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!mux0\+\_\+sel@{mux0\+\_\+sel}}
\index{mux0\+\_\+sel@{mux0\+\_\+sel}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{mux0\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_a900b9760be5eeb7cae18b6798dc65cb8}


Definition at line {\bf 50} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!mux1\+\_\+data64@{mux1\+\_\+data64}}
\index{mux1\+\_\+data64@{mux1\+\_\+data64}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{mux1\+\_\+data64}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+data64} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_a9d5e018b40d504aad7ca265f538027ae}


Definition at line {\bf 56} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!mux1\+\_\+data64\+\_\+reg@{mux1\+\_\+data64\+\_\+reg}}
\index{mux1\+\_\+data64\+\_\+reg@{mux1\+\_\+data64\+\_\+reg}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{mux1\+\_\+data64\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+data64\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_ad18f54481c26428cbc0124b1050cd33a}


Definition at line {\bf 60} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!mux1\+\_\+data\+\_\+out\+\_\+valid@{mux1\+\_\+data\+\_\+out\+\_\+valid}}
\index{mux1\+\_\+data\+\_\+out\+\_\+valid@{mux1\+\_\+data\+\_\+out\+\_\+valid}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{mux1\+\_\+data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_ac32af9ead43a06fdca1e32910587339c}


Definition at line {\bf 57} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg@{mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg}}
\index{mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg@{mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_a0e304ddd610a813029b933f7d49cf04e}


Definition at line {\bf 61} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!mux1\+\_\+sel@{mux1\+\_\+sel}}
\index{mux1\+\_\+sel@{mux1\+\_\+sel}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{mux1\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux1\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__pack_1_1arch_a5acf96bea61f80dabf7daf3d69682a64}


Definition at line {\bf 58} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}}
\index{pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{pack\+\_\+48\+\_\+to\+\_\+64}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pack\+\_\+48\+\_\+to\+\_\+64} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classbit__pack_1_1arch_a20d94c8f100711815fc670941f9792b4}


Definition at line {\bf 65} of file {\bf bit\+\_\+pack.\+vhd}.

\index{bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}!pack\+\_\+56\+\_\+to\+\_\+64@{pack\+\_\+56\+\_\+to\+\_\+64}}
\index{pack\+\_\+56\+\_\+to\+\_\+64@{pack\+\_\+56\+\_\+to\+\_\+64}!bit\+\_\+pack\+::arch@{bit\+\_\+pack\+::arch}}
\paragraph[{pack\+\_\+56\+\_\+to\+\_\+64}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pack\+\_\+56\+\_\+to\+\_\+64} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classbit__pack_1_1arch_a3535a5cc921ac22da73176b10cbd5d9f}


Definition at line {\bf 78} of file {\bf bit\+\_\+pack.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/bit\+\_\+pack/synth/{\bf bit\+\_\+pack.\+vhd}\end{DoxyCompactItemize}
