*******************************************************

Circuit Description:

	Inputs:
		1
		2
		3
		6
		7
	Outputs:
		22
		23
	Gates:
		(10) = NAND(1, 3_0)
		(11) = NAND(3_1, 6)
		(16) = NAND(2, 11_0)
		(19) = NAND(11_1, 7_0)
		(24) = AND(11_2, 7_1)
		(25) = XOR(19, 24)
		(22) = NAND(10, 16_0)
		(23) = NAND(16_1, 25)
		(3_0, 3_1) = fanout(3)
		(11_0, 11_1, 11_2) = fanout(11)
		(7_0, 7_1) = fanout(7)
		(16_0, 16_1) = fanout(16)
*******************************************************

Testability:

Line Name      CC0   CC1   CO
-----------------------------
1              1     1     5
2              1     1     6
3              1     1     5
6              1     1     7
7              1     1     9
3_0            1     1     5
3_1            1     1     7
7_0            1     1     9
7_1            1     1     9
10             3     2     3
11             3     2     5
11_0           3     2     5
11_1           3     2     8
11_2           3     2     8
16             4     2     3
19             4     2     6
24             2     4     6
25             7     5     3
16_0           4     2     3
16_1           4     2     6
22             5     4     0
23             8     5     0
*******************************************************

Top 10% Hardest Lines to Test:

S0: 7, 7_0
S1: 11_1, 11_2
