// Seed: 1456074189
module module_0 (
    id_1
);
  input wire id_1;
  always_comb id_2 = id_2;
  logic [7:0] id_3;
  assign id_3 = id_2;
  wire id_4;
  assign id_2[1] = {id_4, 1 & 1, 1'd0};
  initial $display();
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    input supply0 id_4,
    input tri id_5
);
  wire id_7;
  module_0(
      id_7
  );
  assign id_1 = 1'b0;
endmodule
