============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Dec 30 2024  07:38:09 pm
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

    Instance    Module  Cell Count   Cell Area   Net Area    Total Area   Wireload  
------------------------------------------------------------------------------------
BRISC_top_no_io              15658 17209920.000     0.000  17209920.000 <none> (D)  
  U4            CiscV        14730 16218240.000     0.000  16218240.000 <none> (D)  
  (D) = wireload is default in technology library
