===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 29.8807 seconds

  ----User Time----  ----Wall Time----  ----Name----
   11.5333 ( 29.5%)   11.5333 ( 38.6%)  FIR Parser
   15.9591 ( 40.8%)    9.3221 ( 31.2%)  'firrtl.circuit' Pipeline
    2.2267 (  5.7%)    1.2423 (  4.2%)    'firrtl.module' Pipeline
    2.2267 (  5.7%)    1.2423 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2427 (  0.6%)    0.2427 (  0.8%)    InferWidths
    1.3270 (  3.4%)    1.3270 (  4.4%)    LowerFIRRTLTypes
    9.7019 ( 24.8%)    5.3947 ( 18.1%)    'firrtl.module' Pipeline
    3.0835 (  7.9%)    1.6778 (  5.6%)      ExpandWhens
    6.6184 ( 16.9%)    3.7169 ( 12.4%)      Canonicalizer
    1.1118 (  2.8%)    1.1118 (  3.7%)    IMConstProp
    0.0462 (  0.1%)    0.0462 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    1.8118 (  4.6%)    1.8118 (  6.1%)  LowerFIRRTLToHW
    1.0082 (  2.6%)    1.0082 (  3.4%)  HWMemSimImpl
    3.9315 ( 10.0%)    2.0989 (  7.0%)  'hw.module' Pipeline
    0.1333 (  0.3%)    0.0682 (  0.2%)    HWCleanup
    1.9002 (  4.9%)    1.0298 (  3.4%)    CSE
    0.0066 (  0.0%)    0.0033 (  0.0%)      (A) DominanceInfo
    1.8531 (  4.7%)    0.9786 (  3.3%)    Canonicalizer
    0.9988 (  2.6%)    0.9988 (  3.3%)  HWLegalizeNames
    1.5147 (  3.9%)    0.7887 (  2.6%)  'hw.module' Pipeline
    1.4946 (  3.8%)    0.7786 (  2.6%)    PrettifyVerilog
    2.2929 (  5.9%)    2.2929 (  7.7%)  Output
    0.0037 (  0.0%)    0.0037 (  0.0%)  Rest
   39.1391 (100.0%)   29.8807 (100.0%)  Total

{
  totalTime: 29.918,
  maxMemory: 1041809408
}
