// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2022 NXP
 */

#include "imx93-11x11-evk.dts"

/ {
/*
	lvds_backlight: lvds_backlight {
		compatible = "pwm-backlight";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lvds>;
		//pwms = <&adp5585pwm 0 100000 0>;
		enable-gpios = <&gpio2 12 GPIO_ACTIVE_HIGH>;
		power-supply = <&reg_vdd_12v>;
		status = "okay";

		brightness-levels = < 0  1  2  3  4  5  6  7  8  9
				     10 11 12 13 14 15 16 17 18 19
				     20 21 22 23 24 25 26 27 28 29
				     30 31 32 33 34 35 36 37 38 39
				     40 41 42 43 44 45 46 47 48 49
				     50 51 52 53 54 55 56 57 58 59
				     60 61 62 63 64 65 66 67 68 69
				     70 71 72 73 74 75 76 77 78 79
				     80 81 82 83 84 85 86 87 88 89
				     90 91 92 93 94 95 96 97 98 99
				    100>;
		default-brightness-level = <80>;
	};
*/
	lvds_panel {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lvds>;
		compatible = "debix,JW050R0320I01";
		//backlight = <&lvds_backlight>;
		enable-gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>;

		port {
			panel_lvds_in: endpoint {
				remote-endpoint = <&lvds_out>;
			};
		};
	};

	debix-pwm {
		compatible = "debix,debix-pwm";    /* compatible属性 */
		power-gpios = <&gpio2 12 0>;           /* pwm en gpio */
		pwm-gpios = <&gpio2 13 0>;           /* pwm输出gpio */
		npwm = <1>;                     /* pwm通道个数 */
		status = "disabled";
	};
};

/*
&adv7535 {
	status = "disabled";
};
*/

&dphy {
	status = "disabled";
};

&dsi {
	status = "disabled";
};

&lcdif {
	assigned-clock-rates = <174000000>, <24858000>, <400000000>, <133333333>;
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		//fsl,data-mapping = "jeida";
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		status = "okay";

		port@1 {
			reg = <1>;

			lvds_out: endpoint {
				remote-endpoint = <&panel_lvds_in>;
			};
		};
	};
};

&ldb_phy {
	status = "okay";
};

&cameradev {
	status = "okay";
};

&isi_0 {
	status = "okay";

	cap_device {
		status = "okay";
	};
};

&mipi_csi {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	port@0 {
		reg = <0>;
		mipi_csi_ep: endpoint {
			remote-endpoint = <&gc2145_mipi_ep>;
			data-lanes = <1>;
			cfg-clk-range = <28>;
			hs-clk-range = <0x2B>;
			bus-type = <1>;
			
		};
	};
};

&lpi2c1 {
	gc2145_0: gc2145_mipi@3c {
                compatible = "gc2145";
                reg = <0x3c>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_csi0_pwn>, <&pinctrl_csi0_rst>, <&pinctrl_csi0_mclk>;
		clocks = <&clk IMX93_CLK_CCM_CKO3>;
		clock-names = "xclk";
		assigned-clocks = <&clk IMX93_CLK_CCM_CKO3>;
                assigned-clock-parents = <&clk IMX93_CLK_24M>;
                assigned-clock-rates = <24000000>;
		csi_id = <0>;
                powdn-gpios = <&gpio2 18 GPIO_ACTIVE_HIGH>;
		reset-gpios = <&gpio2 16 GPIO_ACTIVE_LOW>;
		//mclk = <24000000>;
		//mclk_source = <0>;
		mipi_csi;
		status = "okay";
		port {
                        gc2145_mipi_ep: endpoint {
                                remote-endpoint = <&mipi_csi_ep>;
                                data-lanes = <1>;
                                clock-lanes = <0>;
                        };
                };
        };
};

&iomuxc {
        pinctrl_lvds: lvdsengrp {
                fsl,pins = <
			MX93_PAD_PDM_BIT_STREAM1__GPIO1_IO10 0x139e
                >;
        };
        pinctrl_debix_pwm: debixpwmgrp {
                fsl,pins = <
			MX93_PAD_GPIO_IO12__GPIO2_IO12	0x139e
			MX93_PAD_GPIO_IO13__GPIO2_IO13	0x139e
                >;
        };
        pinctrl_csi0_pwn: csi0_pwn_grp {
                fsl,pins = <
                         MX93_PAD_GPIO_IO18__GPIO2_IO18		0x31e
                >;
        };
	pinctrl_csi0_rst: csi0_rst_grp {
                fsl,pins = <
                         MX93_PAD_GPIO_IO16__GPIO2_IO16		0x31e
                >;
        };
	pinctrl_csi0_mclk: csi0_mclk_grp {
                fsl,pins = <
			 //MX93_PAD_CCM_CLKO3__CCMSRCGPCMIX_CLKO3  0x31e
			 MX93_PAD_CCM_CLKO3__CCMSRCGPCMIX_CLKO3  0x1fe
                >;
        };
};
