<root><simulation><result_generated_time />2023-05-17 19:01:17<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2709504<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 1176}<total_data_reuse />{'W': 49, 'I': 24.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['K_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [49, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 7)]], [[('K', 4)], [('K', 4)]], [], []]<I />[[[('K', 4)], [('K', 4)]], [[('OY', 7)], [('OY', 7)]], [], []]<O />[[], [[('K', 4), ('OY', 7)], [('K', 4), ('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2)], [('C', 4), ('FY', 3), ('FX', 3), ('C', 4), ('C', 16), ('OX', 7)], []]<I />[[('K', 2)], [('C', 4), ('FY', 3), ('FX', 3), ('C', 4), ('C', 16), ('OX', 7)], []]<O />[[('K', 2), ('C', 4), ('FY', 3), ('FX', 3), ('C', 4), ('C', 16)], [('OX', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 1, 7, 1], 'I': [16.0, 2.0, 1.0, 1.0], 'O': [1.0, 2304, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 589824, 589824], 'I': [8, 6322176, 6322176], 'O': [16, 87808, 87808], 'O_partial': [16, 0, 0], 'O_final': [0, 87808, 87808]}<actual_mem_utilization_individual />{'W': [0.03, 0.02, 0.0], 'I': [0.02, 0.19, 0.0], 'O': [0.03, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.21, 0.0], 'I': [0.02, 0.21, 0.0], 'O': [0.03, 0.21, 0.0]}<effective_mem_size_bit />{'W': [8, 589824, 589824], 'I': [8, 6322176, 6322176], 'O': [16, 12544, 87808], 'O_partial': [16, 0, 0], 'O_final': [0, 12544, 87808]}<total_unit_count />{'W': [784, 16, 1, 1], 'I': [784, 49, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [49, 49, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[387072, 387072], [387072, 55296], [55296, 0]]<I />[[112896, 112896], [112896, 112896], [112896, 0]]<O />[[(2708328, 2709504), (1176, 0)], [(0, 1176), (1176, 0)], [(0, 1176), (0, 0)]]<O_partial />[[(2708328, 2709504), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1176, 0)], [(0, 1176), (1176, 0)], [(0, 1176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[48384, 48384], [6048, 864], [216, 0]]<I />[[14112, 14112], [1764, 1764], [441, 0]]<O />[[(338541, 338688), (147, 0)], [(0, 18), (18, 0)], [(0, 5), (0, 0)]]<O_partial />[([338541, 338688], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [147, 0]), ([0, 18], [18, 0]), ([0, 5], [0, 0])]</mem_access_count_word><mac_count><active />2709504<idle />829440</mac_count></basic_info><energy><total_energy />5966680.2<mem_energy_breakdown><W />[33.9, 717.0, 287.7]<I />[9.9, 349.6, 587.3]<O />[237.3, 3.6, 6.1]</mem_energy_breakdown><MAC_energy><active_MAC />5922975.7<idle_MAC />41472.0<total />5964447.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5397<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.7049<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />45757<latency_cycle_without_data_loading />32256<ideal_computing_cycle />32256<data_loading><load_cycle_total />13501<load_cycle_individual />{'W': [1, 1152, 0], 'I': [1, 12348, 0]}<load_cycle_combined />{'W': 1152, 'I': 12348}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-32255], [-32254, -32254], [-32256, -32256]], 'I': [[-32255], [-32254, -16127], [-32256, -32256]], 'O': [[-32256], [-32256, -32088], [-32084, -32213]]}<mem_stall_cycle_shared />{'W': [[-32255], [-32254, 0], [0, 0]], 'I': [[-32255], [-32254, 0], [0, 0]], 'O': [[-32256], [-32256, -32088], [-32084, -32213]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 589824, 589824], 'I': [8, 6322176, 6322176], 'O': [16, 87808, 87808], 'O_partial': [16, 0, 0], 'O_final': [0, 87808, 87808]}<data_size_each_level_total />{'W': [256, 589824, 589824], 'I': [392, 6322176, 6322176], 'O': [12544, 87808, 87808]}<loop_cycles_each_level />{'W': [2, 32256, 32256], 'I': [2, 32256, 32256], 'O': [4608, 32256, 32256]}<top_ir_loop_size />{'W': [1, 7, 1], 'I': [2, 1, 1], 'O': [2304, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [128.0, 18.3], [18.3, 18.3]], 'I': [[8.0, 4.0], [196.0, 196.0], [196.0, 196.0]], 'O': [[8.0, 0.0], [2.7, 2.7], [2.7, 2.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 128.0], [128.0, 18.3]], 'I': [[8.0, 8.0], [392.0, 196.0], [196.0, 196.0]], 'O': [[8.0, 8.0], [6272.0, 2.7], [2.7, 2.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 18.3], [18.3, 0]], 'I': [[8.0, 4.0], [196.0, 196.0], [196.0, 0]], 'O': [[8.0, 0.0], [2.7, 2.7], [2.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [326.7, 217.0], [214.3, 2.7]], 'I': [[8.0, 4.0], [326.7, 217.0], [214.3, 2.7]], 'O': [[8.0, 0.0], [326.7, 217.0], [214.3, 2.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 32256], [2, 2, 16128], [32256, 32256, 1]], 'I': [[1, 1, 32256], [2, 2, 16128], [32256, 32256, 1]], 'O': [[1, 1, 32256], [4608, 4608, 7], [32256, 32256, 1]]}<trans_time_real />{'W': [[0, 1, 32256], [[0, 2, 16128], [0, 2, 16128]], [[1152, 32256, 1], [288, 32256, 1]]], 'I': [[0, 1, 32256], [[0, 2, 16128], [1, 2, 16128]], [[12348, 32256, 1], [3087, 32256, 1]]], 'O': [[0, 1, 32256], [[0, 4608, 7], [24, 4608, 7]], [[172, 32256, 1], [43, 32256, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, -2], [-31104, -31968]], 'I': [[-1], [-2, -1], [-19908, -29169]], 'O': [[-1], [-4608, -4584], [-32084, -32213]]}<single_stall_count />{'W': [32255, 16127, 0], 'I': [32255, 16127, 0], 'O': [32256, 7, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [172, 0]}, 1: {'W': [0, 0], 'I': [16127, 0], 'O': [168, 172]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-32256, -32256], [-32084, -32256]], 1: [[-16129, -32256], [-32088, -32084]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>