
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: IA4

Implementation : synthesis

# Written on Wed Oct 19 20:30:32 2022

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "C:\Libero_Projects\PF_Mi_V_Tut\designer\top\synthesis.fdc"




##### SUMMARY ############################################################

Found 45 issues in 43 out of 61 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                                        Ending                                                     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                          CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                          |     12.000           |     No paths         |     No paths         |     No paths                         
System                                                                          DDR3_0_0/CCC_0/pll_inst_0/OUT1                             |     6.000            |     No paths         |     No paths         |     No paths                         
System                                                                          DDR3_0_0/CCC_0/pll_inst_0/OUT2                             |     1.500            |     No paths         |     No paths         |     No paths                         
System                                                                          DDR3_0_0/CCC_0/pll_inst_0/OUT3                             |     1.500            |     No paths         |     No paths         |     No paths                         
System                                                                          COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                    |     10.000           |     No paths         |     10.000           |     No paths                         
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                                               CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                          |     12.000           |     No paths         |     No paths         |     No paths                         
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                                               DDR3_0_0/CCC_0/pll_inst_0/OUT1                             |     Diff grp         |     No paths         |     No paths         |     No paths                         
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                                               COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                    |     Diff grp         |     No paths         |     Diff grp         |     No paths                         
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  System                                                     |     6.000            |     No paths         |     No paths         |     No paths                         
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                          |     Diff grp         |     No paths         |     No paths         |     No paths                         
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  DDR3_0_0/CCC_0/pll_inst_0/OUT1                             |     6.000            |     No paths         |     No paths         |     No paths                         
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  DDR3_0_0/CCC_0/pll_inst_0/OUT2                             |     Diff grp         |     No paths         |     No paths         |     No paths                         
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  DDR3_0_0/CCC_0/pll_inst_0/OUT3                             |     Diff grp         |     No paths         |     No paths         |     No paths                         
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  COREDDR_TIP_INT_Z73|VCO_PHSEL_ROTATE_inferred_clock[0]     |     Diff grp         |     No paths         |     No paths         |     No paths                         
DDR3_0_0/CCC_0/pll_inst_0/OUT2                                                  System                                                     |     1.500            |     No paths         |     No paths         |     No paths                         
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 System                                                     |     10.000           |     No paths         |     No paths         |     No paths                         
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             System                                                     |     10.000           |     No paths         |     No paths         |     No paths                         
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 System                                                     |     10.000           |     No paths         |     No paths         |     No paths                         
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             System                                                     |     10.000           |     No paths         |     No paths         |     No paths                         
DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     System                                                     |     10.000           |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                                         System                                                     |     10.000           |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                                         CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                          |     Diff grp         |     No paths         |     No paths         |     Diff grp                         
COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                                         COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                    |     10.000           |     10.000           |     5.000            |     5.000                            
======================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:A[0]
p:A[1]
p:A[2]
p:A[3]
p:A[4]
p:A[5]
p:A[6]
p:A[7]
p:A[8]
p:A[9]
p:A[10]
p:A[11]
p:A[12]
p:A[13]
p:A[14]
p:A[15]
p:BA[0]
p:BA[1]
p:BA[2]
p:CAS_N
p:CK0
p:CK0_N
p:CKE
p:CS_N
p:CTRLR_READY
p:DM[0]
p:DM[1]
p:DQS[0] (bidir end point)
p:DQS[0] (bidir start point)
p:DQS[1] (bidir end point)
p:DQS[1] (bidir start point)
p:DQS_N[0] (bidir end point)
p:DQS_N[0] (bidir start point)
p:DQS_N[1] (bidir end point)
p:DQS_N[1] (bidir start point)
p:DQ[0] (bidir end point)
p:DQ[0] (bidir start point)
p:DQ[1] (bidir end point)
p:DQ[1] (bidir start point)
p:DQ[2] (bidir end point)
p:DQ[2] (bidir start point)
p:DQ[3] (bidir end point)
p:DQ[3] (bidir start point)
p:DQ[4] (bidir end point)
p:DQ[4] (bidir start point)
p:DQ[5] (bidir end point)
p:DQ[5] (bidir start point)
p:DQ[6] (bidir end point)
p:DQ[6] (bidir start point)
p:DQ[7] (bidir end point)
p:DQ[7] (bidir start point)
p:DQ[8] (bidir end point)
p:DQ[8] (bidir start point)
p:DQ[9] (bidir end point)
p:DQ[9] (bidir start point)
p:DQ[10] (bidir end point)
p:DQ[10] (bidir start point)
p:DQ[11] (bidir end point)
p:DQ[11] (bidir start point)
p:DQ[12] (bidir end point)
p:DQ[12] (bidir start point)
p:DQ[13] (bidir end point)
p:DQ[13] (bidir start point)
p:DQ[14] (bidir end point)
p:DQ[14] (bidir start point)
p:DQ[15] (bidir end point)
p:DQ[15] (bidir start point)
p:GPIO_OUT[0]
p:GPIO_OUT[1]
p:GPIO_OUT[2]
p:GPIO_OUT[3]
p:ODT
p:RAS_N
p:RESET_N
p:RX
p:SHIELD0
p:SHIELD1
p:SPISCLKO
p:SPISDI
p:SPISDO
p:SPISS
p:TDI
p:TDO
p:TMS
p:TRSTB
p:TX
p:WE_N
p:resetn
p:trigger


Inapplicable constraints
************************

set_clock_groups -asynchronous -group [get_clocks { CCC_0_0/CCC_0_0/pll_inst_0/OUT0 }]
	@E:MF1039:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":67:0:67:0|collection "[get_clocks { CCC_0_0/CCC_0_0/pll_inst_0/OUT0 }]" is empty
set_false_path -from [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter*.cntGray* }] -to [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]
	@E::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":16:0:16:0|Timing constraint (from [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter*.cntGray* }] to [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design
	@E:MF1039:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":16:0:16:0|collection "[get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter*.cntGray* }]" is empty
set_false_path -from [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter*.cntGray* }] -to [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]
	@E::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":17:0:17:0|Timing constraint (from [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter*.cntGray* }] to [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design
	@E:MF1039:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":17:0:17:0|collection "[get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter*.cntGray* }]" is empty
set_multicycle_path -setup_only 2 -from [get_cells { DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select* }]
	@E:MF1028:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":66:0:66:0|Parameter "-setup_only" is not valid.
	@N:Z112:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":66:0:66:0|Constraint will be disabled.

Applicable constraints with issues
**********************************

set_false_path -through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":23:0:23:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":63:0:63:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because no matching path was synchronous
set_false_path -to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":64:0:64:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because no matching path was synchronous
set_false_path -to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":65:0:65:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because no matching path was synchronous
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":18:0:18:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":22:0:22:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":21:0:21:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":20:0:20:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":19:0:19:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":24:0:24:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":26:0:26:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":28:0:28:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":27:0:27:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":31:0:31:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":32:0:32:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":33:0:33:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":34:0:34:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":35:0:35:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":36:0:36:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":37:0:37:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":38:0:38:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":30:0:30:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":25:0:25:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":29:0:29:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":39:0:39:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":41:0:41:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":43:0:43:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":42:0:42:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":46:0:46:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":47:0:47:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":48:0:48:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":49:0:49:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":50:0:50:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":51:0:51:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":52:0:52:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":53:0:53:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":45:0:45:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":40:0:40:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]
	@W::"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":44:0:44:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design

Constraints with matching wildcard expressions
**********************************************

set_false_path -through [get_nets { Axi4Interconnect_0.ARESETN* }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":15:0:15:0|expression "[get_nets { Axi4Interconnect_0.ARESETN* }]" applies to objects:
		Axi4Interconnect_0.ARESETN
		Axi4Interconnect_0.ARESETN_arst
		Axi4Interconnect_0.ARESETN_data
		Axi4Interconnect_0.ARESETN_i
set_false_path -through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_*FEEDBACK*.Y }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":54:0:54:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_*FEEDBACK*.Y }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_TRIBUFF_FEEDBACK_0.Y
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_TRIBUFF_FEEDBACK_0.Y
set_false_path -through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF*.D }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":59:0:59:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF*.D }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_BIBUF_DIFF_DQS_0.D
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_BIBUF_DIFF_DQS_0.D
set_false_path -through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF*.E }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":60:0:60:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF*.E }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_BIBUF_DIFF_DQS_0.E
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_BIBUF_DIFF_DQS_0.E
set_false_path -through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF*.Y }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":61:0:61:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF*.Y }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_BIBUF_DIFF_DQS_0.Y
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_BIBUF_DIFF_DQS_0.Y
set_false_path -through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF_DIFF_DQS_*.YN }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":62:0:62:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF_DIFF_DQS_*.YN }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_BIBUF_DIFF_DQS_0.YN
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_BIBUF_DIFF_DQS_0.YN
set_false_path -through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":23:0:23:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_1.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_2.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_3.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_4.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_5.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_6.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_7.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_8.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_10.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_11.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_13.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_14.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_15.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_BA.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_BA.I_IOD_1.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_BA.I_IOD_2.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_BCLK_TRAINING.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_CAS_N.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_CKE.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_CS_N.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_ODT.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_RAS_N.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_REF_CLK_TRAINING.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_RESET_N.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQSW_TRAINING.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQSW_TRAINING.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0.DELAY_LINE_OUT_OF_RANGE
set_false_path -through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_TRIBUFF_*.D }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":57:0:57:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_TRIBUFF_*.D }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_TRIBUFF_FEEDBACK_0.D
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_TRIBUFF_FEEDBACK_0.D
set_false_path -through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_TRIBUFF_*.E }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":58:0:58:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_TRIBUFF_*.E }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_TRIBUFF_FEEDBACK_0.E
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_TRIBUFF_FEEDBACK_0.E
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":18:0:18:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_1.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_2.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_3.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_4.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_5.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_6.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_7.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_8.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_10.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_11.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_13.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_14.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_15.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_BA.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_BA.I_IOD_1.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_BA.I_IOD_2.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_BCLK_TRAINING.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_CAS_N.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_CKE.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_CS_N.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_ODT.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_RAS_N.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_REF_CLK_TRAINING.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_RESET_N.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQSW_TRAINING.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQSW_TRAINING.I_IOD_0.ARST_N
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0.ARST_N
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":22:0:22:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_1.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_2.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_3.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_4.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_5.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_6.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_7.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_8.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_10.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_11.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_13.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_14.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_15.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_BA.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_BA.I_IOD_1.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_BA.I_IOD_2.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_BCLK_TRAINING.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_CAS_N.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_CKE.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_CS_N.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_ODT.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_RAS_N.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_REF_CLK_TRAINING.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_RESET_N.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQSW_TRAINING.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQSW_TRAINING.I_IOD_0.DELAY_LINE_MOVE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0.DELAY_LINE_MOVE
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":21:0:21:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_1.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_2.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_3.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_4.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_5.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_6.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_7.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_8.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_10.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_11.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_13.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_14.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_A_15.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_BA.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_BA.I_IOD_1.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_BA.I_IOD_2.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_BCLK_TRAINING.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_CAS_N.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_CKE.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_CS_N.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_ODT.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_RAS_N.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_REF_CLK_TRAINING.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_RESET_N.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQSW_TRAINING.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQSW_TRAINING.I_IOD_0.RX_SYNC_RST
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0.RX_SYNC_RST
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":20:0:20:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.HS_IO_CLK_PAUSE
		DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL_PAUSE_SYNC.HS_IO_CLK_PAUSE
set_false_path -to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]
	@N:MF891:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":19:0:19:0|expression "[get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]" applies to objects:
		DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE
		DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE

Library Report
**************


# End of Constraint Checker Report
