
*** Running vivado
    with args -log designbd_uart_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source designbd_uart_processing_system7_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source designbd_uart_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 350.637 ; gain = 140.840
INFO: [Synth 8-638] synthesizing module 'designbd_uart_processing_system7_0_0' [c:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.srcs/sources_1/bd/designbd_uart/ip/designbd_uart_processing_system7_0_0/synth/designbd_uart_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.srcs/sources_1/bd/designbd_uart/ip/designbd_uart_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [c:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.srcs/sources_1/bd/designbd_uart/ip/designbd_uart_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'designbd_uart_processing_system7_0_0' (5#1) [c:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.srcs/sources_1/bd/designbd_uart/ip/designbd_uart_processing_system7_0_0/synth/designbd_uart_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 387.793 ; gain = 177.996
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 387.793 ; gain = 177.996
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 629.734 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:01:43 . Memory (MB): peak = 629.734 ; gain = 419.938
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:01:43 . Memory (MB): peak = 629.734 ; gain = 419.938
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:45 . Memory (MB): peak = 629.734 ; gain = 419.938
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:01:47 . Memory (MB): peak = 629.734 ; gain = 419.938
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:50 . Memory (MB): peak = 629.734 ; gain = 419.938
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:02:20 . Memory (MB): peak = 831.305 ; gain = 621.508
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:02:20 . Memory (MB): peak = 848.340 ; gain = 638.543
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:02:23 . Memory (MB): peak = 852.742 ; gain = 642.945
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:02:26 . Memory (MB): peak = 852.742 ; gain = 642.945
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:02:26 . Memory (MB): peak = 852.742 ; gain = 642.945
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:02:26 . Memory (MB): peak = 852.742 ; gain = 642.945
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:02:26 . Memory (MB): peak = 852.742 ; gain = 642.945
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:02:26 . Memory (MB): peak = 852.742 ; gain = 642.945
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:02:26 . Memory (MB): peak = 852.742 ; gain = 642.945

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:02:26 . Memory (MB): peak = 852.742 ; gain = 642.945
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:59 . Memory (MB): peak = 876.086 ; gain = 604.488
