Xilinx Platform Studio (XPS)
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Mar 30 17:21:53 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:VGA_Module INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line
182 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 70 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGArcade\FPGArcade\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_1 - C:\FPGArcade\FPGArcade\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 182 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGArcade\FPGArcade\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/microblaze_0_wrapper/microblaze_0_wrapper
.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:vga_module_0_wrapper INSTANCE:vga_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 182 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. vga_module_0_wrapper.ngc
../vga_module_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/vga_module_0_wrapper/vga_module_0_wrapper
.ngc" ...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/tile_graphics_bram.n
gc"...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/block_graphics_bram.
ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../vga_module_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../vga_module_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 1315.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGArcade/FPGArcade/implementation 

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  6 sec
Total CPU time to NGDBUILD completion:   6 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 13 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:93a60258) REAL time: 16 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:93a60258) REAL time: 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:be3fd0c) REAL time: 16 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:e9091884) REAL time: 16 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e9091884) REAL time: 16 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:e9091884) REAL time: 16 secs 

Phase 7.8  Global Placement
.............................
..........................................................................................
....
...........................
Phase 7.8  Global Placement (Checksum:46d2de70) REAL time: 42 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:46d2de70) REAL time: 43 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:ae383cd2) REAL time: 55 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ae383cd2) REAL time: 56 secs 

Total REAL time to Placer completion: 56 secs 
Total CPU  time to Placer completion: 54 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  147
Logic Utilization:
  Total Number Slice Registers:       3,011 out of   9,312   32
    Number used as Flip Flops:        1,644
    Number used as Latches:           1,367
  Number of 4 input LUTs:             5,140 out of   9,312   55
Logic Distribution:
  Number of occupied Slices:          3,374 out of   4,656   72
    Number of Slices containing only related logic:   3,374 out of   3,374 100
    Number of Slices containing unrelated logic:          0 out of   3,374   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       5,485 out of   9,312   58
    Number used as logic:             4,694
    Number used as a route-thru:        345
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     190

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                      12
  Number of RAMB16s:                     13 out of      20   65
  Number of BUFGMUXs:                     7 out of      24   29
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                5 out of      20   25

Average Fanout of Non-Clock Nets:                3.44

Peak Memory Usage:  224 MB
Total REAL time to MAP completion:  1 mins 
Total CPU time to MAP completion:   57 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100


   Number of External Output IOBs                16

      Number of External Output IOBs             16
        Number of LOCed External Output IOBs     16 out of 16    100


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        7 out of 24     29
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   5 out of 20     25
   Number of RAMB16s                        13 out of 20     65
   Number of Slices                       3374 out of 4656   72
      Number of SLICEMs                    384 out of 2328   16



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 24433 unrouted;      REAL time: 18 secs 

Phase  2  : 21495 unrouted;      REAL time: 23 secs 

Phase  3  : 7163 unrouted;      REAL time: 27 secs 

Phase  4  : 7163 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      18 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_208_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_216_not0001 may have
   excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_296_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_224_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_304_not0001 may have
   excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_152_not0001 may have
   excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_232_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_240_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_312_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_320_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_168_not0001 may have
   excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_248_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_328_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_336_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_496_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_504_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_272_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_352_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_288_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_368_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_448_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_528_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_536_not0001 may have
   excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_624_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_712_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_472_not0001 may have
   excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_480_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_552_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_728_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_808_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_568_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_736_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_896_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_664_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_744_not0001 may have
   excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_824_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_592_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_672_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_752_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_760_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_832_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_920_not0001 may have
   excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_848_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_928_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_856_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_944_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_872_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_880_not0001 may have
   excessive skew because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_960_not0001 may have
   excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_24_not0001 may have excessive
   skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_48_not0001 may have excessive
   skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_56_not0001 may have excessive
   skew because 
      7 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1016_not0001 may have
   excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 may have excessive skew because
    
      0 CLK pins and 13 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_13_cmp_eq0000 may have excessive skew
   because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1148 |  0.080     |  0.197      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF | BUFGMUX_X1Y11| No   |   49 |  0.052     |  0.177      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/clock25MHz/slo |              |      |      |            |             |
|               w_clk |  BUFGMUX_X1Y0| No   |   38 |  0.078     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X2Y1| No   |   48 |  0.077     |  0.196      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X2Y10| No   |  149 |  0.070     |  0.187      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   28 |  0.041     |  0.176      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/tileS |              |      |      |            |             |
| etInputData_not0001 |  BUFGMUX_X1Y1| No   |   20 |  0.026     |  0.154      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   33 |  2.455     |  4.336      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|        ap_0_not0001 |         Local|      |    6 |  0.042     |  1.499      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_10_not0001 |         Local|      |    5 |  0.009     |  1.173      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_100_not0001 |         Local|      |    5 |  0.039     |  1.514      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_104_not0001 |         Local|      |    6 |  0.029     |  1.925      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_112_not0001 |         Local|      |    6 |  0.058     |  1.953      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_120_not0001 |         Local|      |    7 |  0.053     |  1.950      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_200_not0001 |         Local|      |    6 |  0.027     |  1.964      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_128_not0001 |         Local|      |    7 |  0.043     |  1.500      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_208_not0001 |         Local|      |    5 |  0.271     |  0.933      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_136_not0001 |         Local|      |    5 |  0.010     |  0.357      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_216_not0001 |         Local|      |    6 |  0.946     |  2.395      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_296_not0001 |         Local|      |    6 |  0.767     |  1.877      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_144_not0001 |         Local|      |    5 |  0.011     |  1.221      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_224_not0001 |         Local|      |    5 |  0.230     |  0.866      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_304_not0001 |         Local|      |    5 |  1.586     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_152_not0001 |         Local|      |    5 |  0.542     |  1.779      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_160_not0001 |         Local|      |    5 |  0.046     |  1.210      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_232_not0001 |         Local|      |    5 |  1.200     |  1.531      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_240_not0001 |         Local|      |    5 |  0.562     |  0.880      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_312_not0001 |         Local|      |    5 |  0.807     |  1.668      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_320_not0001 |         Local|      |    6 |  0.273     |  0.659      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_400_not0001 |         Local|      |    5 |  0.470     |  2.513      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_168_not0001 |         Local|      |    5 |  0.596     |  1.794      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_248_not0001 |         Local|      |    6 |  1.493     |  1.828      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_328_not0001 |         Local|      |    5 |  1.077     |  1.618      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_408_not0001 |         Local|      |    7 |  0.872     |  2.572      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_176_not0001 |         Local|      |    5 |  0.029     |  1.540      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_256_not0001 |         Local|      |    5 |  0.196     |  2.018      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_336_not0001 |         Local|      |    5 |  0.825     |  1.154      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_416_not0001 |         Local|      |    5 |  0.009     |  0.683      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_496_not0001 |         Local|      |    5 |  1.602     |  1.895      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_184_not0001 |         Local|      |    4 |  0.000     |  1.524      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_264_not0001 |         Local|      |    6 |  0.012     |  1.546      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_344_not0001 |         Local|      |    8 |  0.170     |  1.877      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_424_not0001 |         Local|      |    5 |  0.007     |  1.532      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_504_not0001 |         Local|      |    6 |  0.843     |  1.161      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_192_not0001 |         Local|      |    7 |  0.137     |  1.292      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_272_not0001 |         Local|      |    5 |  0.986     |  1.573      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_280_not0001 |         Local|      |    5 |  0.015     |  1.546      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_352_not0001 |         Local|      |    6 |  0.869     |  1.481      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_360_not0001 |         Local|      |    5 |  0.173     |  2.097      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_432_not0001 |         Local|      |    6 |  0.272     |  2.055      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_440_not0001 |         Local|      |    7 |  0.066     |  1.862      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_520_not0001 |         Local|      |    5 |  0.007     |  1.537      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_600_not0001 |         Local|      |    5 |  0.031     |  1.811      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_512_not0001 |         Local|      |    5 |  0.028     |  2.018      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_288_not0001 |         Local|      |    6 |  0.919     |  1.592      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_368_not0001 |         Local|      |    4 |  0.534     |  1.414      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_448_not0001 |         Local|      |    5 |  0.249     |  1.166      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_528_not0001 |         Local|      |    5 |  1.002     |  1.588      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_608_not0001 |         Local|      |    6 |  0.166     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_696_not0001 |         Local|      |    5 |  0.213     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_376_not0001 |         Local|      |    7 |  0.057     |  1.795      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_456_not0001 |         Local|      |    7 |  0.129     |  1.889      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_536_not0001 |         Local|      |    5 |  1.309     |  1.875      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_616_not0001 |         Local|      |    5 |  0.017     |  1.538      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_704_not0001 |         Local|      |    7 |  0.113     |  1.881      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_384_not0001 |         Local|      |    6 |  0.051     |  1.514      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_464_not0001 |         Local|      |    5 |  0.004     |  0.351      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_544_not0001 |         Local|      |    5 |  0.070     |  2.049      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_624_not0001 |         Local|      |    5 |  0.562     |  0.880      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_712_not0001 |         Local|      |    7 |  1.578     |  1.888      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_720_not0001 |         Local|      |    7 |  0.081     |  1.875      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_800_not0001 |         Local|      |    6 |  0.129     |  1.993      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_392_not0001 |         Local|      |    6 |  0.052     |  1.514      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_472_not0001 |         Local|      |    8 |  1.423     |  1.730      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_480_not0001 |         Local|      |    6 |  0.592     |  1.410      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_552_not0001 |         Local|      |    4 |  0.688     |  1.538      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_560_not0001 |         Local|      |    5 |  0.056     |  1.215      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_632_not0001 |         Local|      |    6 |  0.146     |  2.000      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_640_not0001 |         Local|      |    7 |  0.216     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_648_not0001 |         Local|      |    7 |  0.006     |  0.353      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_728_not0001 |         Local|      |    6 |  1.175     |  1.481      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_808_not0001 |         Local|      |    5 |  1.451     |  2.012      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_488_not0001 |         Local|      |    4 |  0.000     |  0.352      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_568_not0001 |         Local|      |    5 |  0.843     |  1.458      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_656_not0001 |         Local|      |    5 |  0.339     |  2.068      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_736_not0001 |         Local|      |    6 |  1.070     |  1.401      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_816_not0001 |         Local|      |    4 |  0.000     |  0.646      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_896_not0001 |         Local|      |    6 |  0.824     |  1.153      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_576_not0001 |         Local|      |    6 |  0.083     |  1.858      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_584_not0001 |         Local|      |    5 |  0.083     |  1.877      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_664_not0001 |         Local|      |    6 |  0.299     |  1.683      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_744_not0001 |         Local|      |    7 |  1.182     |  1.870      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_824_not0001 |         Local|      |    5 |  0.580     |  1.161      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_904_not0001 |         Local|      |    5 |  0.060     |  1.798      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_592_not0001 |         Local|      |    5 |  0.365     |  1.491      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_672_not0001 |         Local|      |    5 |  0.840     |  1.158      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_680_not0001 |         Local|      |    6 |  0.210     |  2.006      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_752_not0001 |         Local|      |    5 |  1.114     |  1.481      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_760_not0001 |         Local|      |    5 |  0.570     |  1.439      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_832_not0001 |         Local|      |    4 |  1.411     |  2.040      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_840_not0001 |         Local|      |    6 |  0.077     |  1.806      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_912_not0001 |         Local|      |    5 |  0.004     |  1.506      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_920_not0001 |         Local|      |    5 |  0.273     |  1.734      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_688_not0001 |         Local|      |    5 |  0.071     |  1.797      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_768_not0001 |         Local|      |    5 |  0.008     |  1.462      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_848_not0001 |         Local|      |    5 |  0.245     |  1.659      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_928_not0001 |         Local|      |    5 |  0.785     |  1.101      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_776_not0001 |         Local|      |    4 |  0.751     |  2.453      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_856_not0001 |         Local|      |    5 |  0.840     |  1.171      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_936_not0001 |         Local|      |    6 |  0.110     |  1.925      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_784_not0001 |         Local|      |    4 |  0.000     |  1.566      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_864_not0001 |         Local|      |    5 |  0.125     |  1.851      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_944_not0001 |         Local|      |    5 |  0.541     |  0.865      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_792_not0001 |         Local|      |    4 |  0.192     |  2.171      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_872_not0001 |         Local|      |    4 |  0.790     |  1.331      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_880_not0001 |         Local|      |    4 |  0.460     |  1.557      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_952_not0001 |         Local|      |    6 |  0.107     |  1.840      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_960_not0001 |         Local|      |    5 |  0.811     |  1.136      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_888_not0001 |         Local|      |    5 |  0.006     |  1.531      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_968_not0001 |         Local|      |    5 |  0.248     |  2.086      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_976_not0001 |         Local|      |    5 |  0.037     |  1.526      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_984_not0001 |         Local|      |    5 |  0.001     |  1.482      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|      ap_992_not0001 |         Local|      |    6 |  0.209     |  1.966      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_16_not0001 |         Local|      |    5 |  0.036     |  1.511      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_24_not0001 |         Local|      |    5 |  0.520     |  1.393      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_32_not0001 |         Local|      |    5 |  0.021     |  1.477      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_40_not0001 |         Local|      |    5 |  0.003     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_48_not0001 |         Local|      |    5 |  0.841     |  1.458      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_56_not0001 |         Local|      |    7 |  0.567     |  1.442      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_64_not0001 |         Local|      |    5 |  0.064     |  1.800      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_72_not0001 |         Local|      |    7 |  0.109     |  1.844      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_80_not0001 |         Local|      |    5 |  0.051     |  1.959      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|       ap_88_not0001 |         Local|      |    5 |  0.006     |  1.517      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|     ap_1000_not0001 |         Local|      |    5 |  0.186     |  1.952      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|     ap_1008_not0001 |         Local|      |    5 |  0.064     |  1.798      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksTransparencyM |              |      |      |            |             |
|     ap_1016_not0001 |         Local|      |    4 |  0.291     |  0.837      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/block |              |      |      |            |             |
|SetInputData_not0001 |              |      |      |            |             |
|                     |         Local|      |   18 |  0.073     |  1.849      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_6_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   13 |  0.049     |  1.788      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_13_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   16 |  0.744     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_4_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   16 |  0.281     |  2.032      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_9_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   15 |  0.212     |  1.956      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_11_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   15 |  0.063     |  1.798      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_2_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   13 |  0.059     |  1.791      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_7_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   15 |  0.162     |  1.895      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_14_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   16 |  0.231     |  1.966      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_5_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   15 |  0.144     |  1.877      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_12_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   16 |  0.055     |  1.796      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|  gBlocksX_0_not0001 |         Local|      |   15 |  0.109     |  1.854      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_10_cmp_eq00 |              |      |      |            |             |
|                  00 |         Local|      |   17 |  0.173     |  2.106      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_15_cmp_eq00 |              |      |      |            |             |
|                  01 |         Local|      |   15 |  0.081     |  1.813      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_3_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   14 |  0.079     |  1.970      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_8_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   14 |  0.099     |  1.983      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/videoRam/movin |              |      |      |            |             |
|gBlocksX_1_cmp_eq000 |              |      |      |            |             |
|                   0 |         Local|      |   13 |  0.144     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.830ns|    16.170ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.706ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    13.391ns|     6.609ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     1.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.609ns|     16.170ns|            0|            0|          162|       144304|
| TS_clock_generator_0_clock_gen|     20.000ns|     16.170ns|          N/A|            0|            0|       144304|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 15 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  192 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 62
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 144466 paths, 0 nets, and 11043 connections

Design statistics:
   Minimum period:  16.170ns (Maximum frequency:  61.843MHz)


Analysis completed Wed Mar 30 17:46:51 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Mar 30 17:46:57 2011

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_10_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_100_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_104_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_112_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_120_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_200_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_128_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_208_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_136_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_216_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_296_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_144_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_224_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_304_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_152_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_160_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_232_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_240_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_312_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_320_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_400_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_168_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_248_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_328_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_408_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_176_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_256_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_336_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_416_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_496_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_184_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_264_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_344_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_424_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_504_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_192_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_272_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_280_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_352_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_360_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_432_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_440_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_520_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_600_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_512_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_288_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_368_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_448_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_528_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_608_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_696_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_376_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_456_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_536_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_616_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_704_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_384_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_464_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_544_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_624_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_712_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_720_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_800_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_392_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_472_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_480_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_552_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_560_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_632_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_640_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_648_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_728_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_808_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_488_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_568_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_656_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_736_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_816_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_896_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_576_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_584_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_664_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_744_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_824_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_904_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_592_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_672_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_680_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_752_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_760_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_832_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_840_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_912_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_920_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_688_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_768_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_848_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_928_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_776_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_856_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_936_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_784_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_864_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_944_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_792_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_872_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_880_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_952_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_960_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_888_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_968_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_976_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_984_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_992_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_16_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_24_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_32_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_40_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_48_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_56_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_64_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_72_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_80_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_88_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1000_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1008_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksTransparencyMap_1016_not0001
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/blockSetInputData_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_6_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_13_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_4_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_9_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_11_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_2_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_7_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_14_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_5_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_12_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_0_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_10_cmp_eq0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_15_cmp_eq0001 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_3_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_8_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   VGA_Module_0/VGA_Module_0/videoRam/movingBlocksX_1_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 147 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s500efg320-4 -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s500efg320-4 -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mss 

Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

INFO:WebTalk:4 -
C:/FPGArcade/FPGArcade/implementation/usage_statistics_webtalk.html WebTalk
report has been successfully sent to Xilinx.  For additional details about this
file, please refer to the WebTalk log file at
C:/FPGArcade/FPGArcade/implementation/webtalk.log

WebTalk is complete.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling gpio
Compiling uartlite
Compiling cpu
Running execs_generate.
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2978	    332	   2134	   5444	   1544	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 17:51:09 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2994	    332	   2134	   5460	   1554	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 17:59:20 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3078	    332	   2130	   5540	   15a4	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Wed Mar 30 17:59:23 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:01:08 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3094	    332	   2130	   5556	   15b4	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:01:17 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:04:20 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3110	    332	   2130	   5572	   15c4	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:04:25 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:12:39 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
Frogger/Frogger.c:225: warning: conflicting types for ‘setMoveableBlock’
Frogger/Frogger.c:124: warning: previous implicit declaration of ‘setMoveableBlock’ was here
Frogger/Frogger.c:240: warning: conflicting types for ‘setMoveableBlockPosition’
Frogger/Frogger.c:125: warning: previous implicit declaration of ‘setMoveableBlockPosition’ was here
Frogger/Frogger.c:250:2: warning: no newline at end of file
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3494	    332	   2130	   5956	   1744	Frogger/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:13:10 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
Frogger/Frogger.c:252:2: warning: no newline at end of file
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3494	    332	   2130	   5956	   1744	Frogger/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:13:22 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3494	    332	   2130	   5956	   1744	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:13:26 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:15:04 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3494	    332	   2130	   5956	   1744	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:15:08 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:19:06 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3494	    332	   2130	   5956	   1744	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:21:13 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3558	    332	   2130	   6020	   1784	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:25:31 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3558	    332	   2130	   6020	   1784	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:46:59 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -f Frogger/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Mar 30 18:47:06 2011
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.4 - platgen Xilinx EDK 12.4 Build EDK_MS4.81d
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/FPGArcade/FPGArcade/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 319 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 342 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 369 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 370 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x00400000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:VGA_Module INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line
182 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGArcade\FPGArcade\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 70 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\FPGArcade\FPGArcade\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\FPGArcade\FPGArcade\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\FPGArcade\FPGArcade\system.mhs line 95 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\FPGArcade\FPGArcade\system.mhs line 110 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\FPGArcade\FPGArcade\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pmodjstk_module_1 - C:\FPGArcade\FPGArcade\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:joystick_gpio - C:\FPGArcade\FPGArcade\system.mhs line 157 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:graphics_gpio - C:\FPGArcade\FPGArcade\system.mhs line 170 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:vga_module_0 - C:\FPGArcade\FPGArcade\system.mhs line 182 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGArcade\FPGArcade\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/microblaze_0_wrapper/microblaze_0_wrapper
.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\FPGArcade\FPGArcade\system.mhs line 95 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/clock_generator_0_wrapper/clock_generator
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:vga_module_0_wrapper INSTANCE:vga_module_0 -
C:\FPGArcade\FPGArcade\system.mhs line 182 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s500efg320-4 -intstyle silent -i -sd .. vga_module_0_wrapper.ngc
../vga_module_0_wrapper.ngc

Reading NGO file
"C:/FPGArcade/FPGArcade/implementation/vga_module_0_wrapper/vga_module_0_wrapper
.ngc" ...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/tile_graphics_bram.n
gc"...
Loading design module
"C:\FPGArcade\FPGArcade\implementation\vga_module_0_wrapper/block_graphics_bram.
ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../vga_module_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../vga_module_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 1266.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Release 12.4 - ngcbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/FPGArcade/FPGArcade/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_0_wrapper.ngc"...
Loading design module "../implementation/pmodjstk_module_1_wrapper.ngc"...
Loading design module "../implementation/joystick_gpio_wrapper.ngc"...
Loading design module "../implementation/graphics_gpio_wrapper.ngc"...
Loading design module "../implementation/vga_module_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 12.4 - Xflow M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/12.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/FPGArcade/FPGArcade/implementation 

Using Flow File: C:/FPGArcade/FPGArcade/implementation/fpga.flw 
Using Option File(s): 
 C:/FPGArcade/FPGArcade/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"C:/FPGArcade/FPGArcade/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.4 - ngdbuild M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
C:/FPGArcade/FPGArcade/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGArcade/FPGArcade/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  6 sec
Total CPU time to NGDBUILD completion:   5 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.4 - Map M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 13 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2fbe5e6b) REAL time: 16 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2fbe5e6b) REAL time: 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:81225108) REAL time: 16 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:39568528) REAL time: 17 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:39568528) REAL time: 17 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:39568528) REAL time: 17 secs 

Phase 7.8  Global Placement
..............................
..............................................................................
...
.............................
Phase 7.8  Global Placement (Checksum:81e87a5c) REAL time: 44 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:81e87a5c) REAL time: 44 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:20614b3f) REAL time: 58 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:20614b3f) REAL time: 58 secs 

Total REAL time to Placer completion: 58 secs 
Total CPU  time to Placer completion: 50 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,012 out of   9,312   32
  Number of 4 input LUTs:             5,115 out of   9,312   54
Logic Distribution:
  Number of occupied Slices:          3,410 out of   4,656   73
    Number of Slices containing only related logic:   3,410 out of   3,410 100
    Number of Slices containing unrelated logic:          0 out of   3,410   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       5,460 out of   9,312   58
    Number used as logic:             4,669
    Number used as a route-thru:        345
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     190

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     232    8
    IOB Flip Flops:                      12
  Number of RAMB16s:                     13 out of      20   65
  Number of BUFGMUXs:                     6 out of      24   25
  Number of DCMs:                         1 out of       4   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                5 out of      20   25

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  227 MB
Total REAL time to MAP completion:  1 mins 3 secs 
Total CPU time to MAP completion:   54 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - par M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2010-11-18".



Design Summary Report:

 Number of External IOBs                          20 out of 232     8

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100


   Number of External Output IOBs                16

      Number of External Output IOBs             16
        Number of LOCed External Output IOBs     16 out of 16    100


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        6 out of 24     25
   Number of DCMs                            1 out of 4      25
   Number of MULT18X18SIOs                   5 out of 20     25
   Number of RAMB16s                        13 out of 20     65
   Number of Slices                       3410 out of 4656   73
      Number of SLICEMs                    381 out of 2328   16



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 26381 unrouted;      REAL time: 18 secs 

Phase  2  : 23202 unrouted;      REAL time: 23 secs 

Phase  3  : 8207 unrouted;      REAL time: 26 secs 

Phase  4  : 8207 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 
WARNING:Route:455 - CLK Net:PmodJSTK_Module_1_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:VGA_Module_0_instructionClk may have excessive skew because 
      9 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:PmodJSTK_Module_0_SCK_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 39 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 1147 |  0.085     |  0.202      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_1_SC |              |      |      |            |             |
|          K_pin_OBUF |  BUFGMUX_X2Y1| No   |   47 |  0.058     |  0.196      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y1| No   |  146 |  0.079     |  0.197      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0/VGA_Mod |              |      |      |            |             |
|ule_0/clock25MHz/slo |              |      |      |            |             |
|               w_clk |  BUFGMUX_X1Y0| No   |   39 |  0.078     |  0.200      |
+---------------------+--------------+------+------+------------+-------------+
|PmodJSTK_Module_0_SC |              |      |      |            |             |
|          K_pin_OBUF | BUFGMUX_X1Y11| No   |   47 |  0.051     |  0.184      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG | BUFGMUX_X2Y11| No   |   28 |  0.053     |  0.186      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_Module_0_instruc |              |      |      |            |             |
|             tionClk |         Local|      |  948 |  1.530     |  3.367      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   35 |  0.424     |  2.212      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     5.215ns|    14.785ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.726ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    12.706ns|     7.294ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     0.990ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      7.294ns|     14.785ns|            0|            0|          162|       144319|
| TS_clock_generator_0_clock_gen|     20.000ns|     14.785ns|          N/A|            0|            0|       144319|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 41 secs 
Total CPU time to PAR completion: 36 secs 

Peak Memory Usage:  193 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.4 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 144481 paths, 0 nets, and 11053 connections

Design statistics:
   Minimum period:  14.785ns (Maximum frequency:  67.636MHz)


Analysis completed Wed Mar 30 19:10:44 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.4 - Bitgen M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.4/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\12.4\ISE_DS\ISE\;C:\Xilinx\12.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Mar 30 19:10:49 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s500efg320-4 -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s500efg320-4 -lp
C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/ -msg
__xps/ise/xmsgprops.lst system.mss 

Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.4/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
Release 12.4 - psf2Edward EDK_MS4.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

INFO:WebTalk:4 -
C:/FPGArcade/FPGArcade/implementation/usage_statistics_webtalk.html WebTalk
report has been successfully sent to Xilinx.  For additional details about this
file, please refer to the WebTalk log file at
C:/FPGArcade/FPGArcade/implementation/webtalk.log

WebTalk is complete.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\FPGArcade\FPGArcade\system.mhs line 49 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\FPGArcade\FPGArcade\system.mhs line 56 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\FPGArcade\FPGArcade\system.mhs line 63 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 386 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 387 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 388 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 424 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 425 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_b\d
   ata\microblaze_v2_1_0.mpd line 426 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   C:\FPGArcade\FPGArcade\system.mhs line 132 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling gpio
Compiling uartlite
Compiling cpu
Running execs_generate.
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3558	    332	   2130	   6020	   1784	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Wed Mar 30 19:13:03 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3558	    332	   2130	   6020	   1784	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Mar 31 01:52:01 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3722	    332	   2134	   6188	   182c	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Thu Mar 31 01:52:05 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Mar 31 01:59:17 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
Frogger/Frogger.c: In function ‘main’:
Frogger/Frogger.c:137: warning: large integer implicitly truncated to unsigned type
Frogger/Frogger.c:137: error: too few arguments to function ‘setMoveableBlockPosition’
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Thu Mar 31 01:59:30 2011
 make -f system.make init_bram started...
mb-gcc -O2 Frogger/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3746	    332	   2134	   6212	   1844	Frogger/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:17:05 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/graphicsLibrary.c Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
Frogger/src/graphicsLibrary.c:3: error: expected ‘)’ before ‘tileNumber’
Frogger/src/graphicsLibrary.c:4: error: expected ‘)’ before ‘x’
Frogger/src/graphicsLibrary.c:5: error: expected ‘)’ before ‘blockNumber’
Frogger/src/graphicsLibrary.c:6: error: expected ‘)’ before ‘blockNumber’
Frogger/src/graphicsLibrary.c:7: error: expected ‘)’ before ‘tileNumber’
Frogger/src/graphicsLibrary.c:15: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘graphicsGPIO’
Frogger/src/graphicsLibrary.c:18: error: expected ‘)’ before ‘tileNumber’
Frogger/src/graphicsLibrary.c:33: error: expected ‘)’ before ‘x’
Frogger/src/graphicsLibrary.c:46: error: expected ‘)’ before ‘blockNumber’
Frogger/src/graphicsLibrary.c:61: error: expected ‘)’ before ‘blockNumber’
Frogger/src/graphicsLibrary.c:74: error: expected ‘)’ before ‘tileNumber’
Frogger/src/graphicsLibrary.c: In function ‘initGraphics’:
Frogger/src/graphicsLibrary.c:90: error: ‘graphicsGPIO’ undeclared (first use in this function)
Frogger/src/graphicsLibrary.c:90: error: (Each undeclared identifier is reported only once
Frogger/src/graphicsLibrary.c:90: error: for each function it appears in.)
Frogger/src/graphicsLibrary.c:95:2: warning: no newline at end of file
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:17:36 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/graphicsLibrary.c Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
Frogger/src/graphicsLibrary.c:3: error: expected ‘)’ before ‘tileNumber’
Frogger/src/graphicsLibrary.c:4: error: expected ‘)’ before ‘x’
Frogger/src/graphicsLibrary.c:5: error: expected ‘)’ before ‘blockNumber’
Frogger/src/graphicsLibrary.c:6: error: expected ‘)’ before ‘blockNumber’
Frogger/src/graphicsLibrary.c:7: error: expected ‘)’ before ‘tileNumber’
Frogger/src/graphicsLibrary.c:15: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘graphicsGPIO’
Frogger/src/graphicsLibrary.c:18: error: expected ‘)’ before ‘tileNumber’
Frogger/src/graphicsLibrary.c:33: error: expected ‘)’ before ‘x’
Frogger/src/graphicsLibrary.c:46: error: expected ‘)’ before ‘blockNumber’
Frogger/src/graphicsLibrary.c:61: error: expected ‘)’ before ‘blockNumber’
Frogger/src/graphicsLibrary.c:74: error: expected ‘)’ before ‘tileNumber’
Frogger/src/graphicsLibrary.c: In function ‘initGraphics’:
Frogger/src/graphicsLibrary.c:90: error: ‘graphicsGPIO’ undeclared (first use in this function)
Frogger/src/graphicsLibrary.c:90: error: (Each undeclared identifier is reported only once
Frogger/src/graphicsLibrary.c:90: error: for each function it appears in.)
Frogger/src/graphicsLibrary.c:95:2: warning: no newline at end of file
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:18:52 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/graphicsLibrary.c Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
Frogger/src/graphicsLibrary.c:15: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘graphicsGPIO’
Frogger/src/graphicsLibrary.c:18: error: expected ‘)’ before ‘tileNumber’
Frogger/src/graphicsLibrary.c:33: error: expected ‘)’ before ‘x’
Frogger/src/graphicsLibrary.c:46: error: expected ‘)’ before ‘blockNumber’
Frogger/src/graphicsLibrary.c:61: error: expected ‘)’ before ‘blockNumber’
Frogger/src/graphicsLibrary.c:74: error: expected ‘)’ before ‘tileNumber’
Frogger/src/graphicsLibrary.c: In function ‘initGraphics’:
Frogger/src/graphicsLibrary.c:90: error: ‘graphicsGPIO’ undeclared (first use in this function)
Frogger/src/graphicsLibrary.c:90: error: (Each undeclared identifier is reported only once
Frogger/src/graphicsLibrary.c:90: error: for each function it appears in.)
Frogger/src/graphicsLibrary.c:95:2: warning: no newline at end of file
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:19:31 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/graphicsLibrary.c Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
Frogger/src/graphicsLibrary.c:96:2: warning: no newline at end of file
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3738	    332	   2134	   6204	   183c	Frogger/executable.elf

WARNING:EDK:3915 - Process successfully completed but error message(s) were generated. Please verify that the messages are only warnings.Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:19:41 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/graphicsLibrary.c Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3738	    332	   2134	   6204	   183c	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:20:07 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:21:38 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/graphicsLibrary.c Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccCBcB2q.o: In function `initGraphics':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:91: multiple definition of `initGraphics'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc2nQEdT.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:91: first defined here
/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/gnu/microblaze/nt/bin/../lib/gcc/microblaze-xilinx-elf/4.1.2/../../../../microblaze-xilinx-elf/bin/ld: Disabling relaxation: it will not work with multiple definitions
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccCBcB2q.o: In function `setMoveableBlockRowTransparency':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:76: multiple definition of `setMoveableBlockRowTransparency'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc2nQEdT.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:76: first defined here
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccCBcB2q.o: In function `setMoveableBlockPosition':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:63: multiple definition of `setMoveableBlockPosition'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc2nQEdT.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:63: first defined here
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccCBcB2q.o: In function `setMoveableBlock':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:48: multiple definition of `setMoveableBlock'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc2nQEdT.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:48: first defined here
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccCBcB2q.o: In function `setBackgroundBlock':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:35: multiple definition of `setBackgroundBlock'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc2nQEdT.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:35: first defined here
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccCBcB2q.o: In function `setPixel':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:20: multiple definition of `setPixel'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc2nQEdT.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:20: first defined here
collect2: ld returned 1 exit status
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:22:36 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/graphicsLibrary.c Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc14Nj1o.o: In function `initGraphics':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:91: multiple definition of `initGraphics'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccS8d6Ij.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:91: first defined here
/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/gnu/microblaze/nt/bin/../lib/gcc/microblaze-xilinx-elf/4.1.2/../../../../microblaze-xilinx-elf/bin/ld: Disabling relaxation: it will not work with multiple definitions
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc14Nj1o.o: In function `setMoveableBlockRowTransparency':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:76: multiple definition of `setMoveableBlockRowTransparency'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccS8d6Ij.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:76: first defined here
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc14Nj1o.o: In function `setMoveableBlockPosition':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:63: multiple definition of `setMoveableBlockPosition'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccS8d6Ij.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:63: first defined here
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc14Nj1o.o: In function `setMoveableBlock':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:48: multiple definition of `setMoveableBlock'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccS8d6Ij.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:48: first defined here
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc14Nj1o.o: In function `setBackgroundBlock':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:35: multiple definition of `setBackgroundBlock'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccS8d6Ij.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:35: first defined here
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc14Nj1o.o: In function `setPixel':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:20: multiple definition of `setPixel'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccS8d6Ij.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:20: first defined here
collect2: ld returned 1 exit status
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:23:03 2011
 make -f system.make programclean started...
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -f Frogger/executable.elf 
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:23:11 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/graphicsLibrary.c Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccX6dPkJ.o: In function `initGraphics':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:91: multiple definition of `initGraphics'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cciDQSs5.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:91: first defined here
/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/gnu/microblaze/nt/bin/../lib/gcc/microblaze-xilinx-elf/4.1.2/../../../../microblaze-xilinx-elf/bin/ld: Disabling relaxation: it will not work with multiple definitions
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccX6dPkJ.o: In function `setMoveableBlockRowTransparency':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:76: multiple definition of `setMoveableBlockRowTransparency'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cciDQSs5.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:76: first defined here
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccX6dPkJ.o: In function `setMoveableBlockPosition':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:63: multiple definition of `setMoveableBlockPosition'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cciDQSs5.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:63: first defined here
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccX6dPkJ.o: In function `setMoveableBlock':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:48: multiple definition of `setMoveableBlock'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cciDQSs5.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:48: first defined here
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccX6dPkJ.o: In function `setBackgroundBlock':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:35: multiple definition of `setBackgroundBlock'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cciDQSs5.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:35: first defined here
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccX6dPkJ.o: In function `setPixel':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:20: multiple definition of `setPixel'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cciDQSs5.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/graphicsLibrary.c:20: first defined here
collect2: ld returned 1 exit status
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:23:23 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/graphicsLibrary.c Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3738	    332	   2134	   6204	   183c	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:23:50 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:27:39 2011
 make -f system.make Frogger_programclean started...
rm -f Frogger/executable.elf 
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:27:45 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/graphicsLibrary.c Frogger/src/Frogger.c Frogger/src/joystickLibrary.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
Frogger/src/Frogger.c: In function ‘main’:
Frogger/src/Frogger.c:26: error: ‘Joystick’ undeclared (first use in this function)
Frogger/src/Frogger.c:26: error: (Each undeclared identifier is reported only once
Frogger/src/Frogger.c:26: error: for each function it appears in.)
Frogger/src/Frogger.c:26: error: expected ‘;’ before ‘joy1’
Frogger/src/Frogger.c:33: error: ‘joy1’ undeclared (first use in this function)
Frogger/src/Frogger.c:33: error: ‘JOYSTICK_1_CHANNEL’ undeclared (first use in this function)
Frogger/src/Frogger.c:35: error: ‘joy2’ undeclared (first use in this function)
Frogger/src/Frogger.c:35: error: ‘JOYSTICK_2_CHANNEL’ undeclared (first use in this function)
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:29:06 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/graphicsLibrary.c Frogger/src/Frogger.c Frogger/src/joystickLibrary.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccobvxcB.o: In function `getJoystickData':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/joystickLibrary.c:61: multiple definition of `getJoystickData'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc2IhYCP.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/joystickLibrary.c:61: first defined here
/cygdrive/c/Xilinx/12.4/ISE_DS/EDK/gnu/microblaze/nt/bin/../lib/gcc/microblaze-xilinx-elf/4.1.2/../../../../microblaze-xilinx-elf/bin/ld: Disabling relaxation: it will not work with multiple definitions
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccobvxcB.o: In function `initJoysticks':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/joystickLibrary.c:37: multiple definition of `initJoysticks'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/cc2IhYCP.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/joystickLibrary.c:37: first defined here
collect2: ld returned 1 exit status
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:33:06 2011
 make -f system.make Frogger_programclean started...
rm -f Frogger/executable.elf 
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:33:09 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -IFrogger/lib/  -L./microblaze_0/lib/  \
	  
Frogger/src/Frogger.c:4:29: error: joystickLibrary.c: No such file or directory
Frogger/src/Frogger.c: In function ‘main’:
Frogger/src/Frogger.c:27: error: ‘Joystick’ undeclared (first use in this function)
Frogger/src/Frogger.c:27: error: (Each undeclared identifier is reported only once
Frogger/src/Frogger.c:27: error: for each function it appears in.)
Frogger/src/Frogger.c:27: error: expected ‘;’ before ‘joy1’
Frogger/src/Frogger.c:34: error: ‘joy1’ undeclared (first use in this function)
Frogger/src/Frogger.c:34: error: ‘JOYSTICK_1_CHANNEL’ undeclared (first use in this function)
Frogger/src/Frogger.c:36: error: ‘joy2’ undeclared (first use in this function)
Frogger/src/Frogger.c:36: error: ‘JOYSTICK_2_CHANNEL’ undeclared (first use in this function)
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:33:19 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -IFrogger/lib/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccm5tiqy.o: In function `initJoysticks':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/lib/joystickLibrary.h:40: undefined reference to `initGraphics'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccm5tiqy.o: In function `main':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:34: undefined reference to `setPixel'
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:38: undefined reference to `setPixel'
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:42: undefined reference to `setPixel'
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:47: undefined reference to `setPixel'
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:51: undefined reference to `setPixel'
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccm5tiqy.o:/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:55: more undefined references to `setPixel' follow
/cygdrive/c/DOCUME~1/nb418308/LOCALS~1/Temp/ccm5tiqy.o: In function `main':
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:60: undefined reference to `setBackgroundBlock'
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:59: undefined reference to `setBackgroundBlock'
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:65: undefined reference to `setBackgroundBlock'
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:66: undefined reference to `setBackgroundBlock'
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:67: undefined reference to `setMoveableBlock'
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:68: undefined reference to `setMoveableBlockRowTransparency'
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:71: undefined reference to `setMoveableBlockPosition'
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:71: undefined reference to `setMoveableBlock'
/cygdrive/c/FPGArcade/FPGArcade/Frogger/src/Frogger.c:73: undefined reference to `setMoveableBlockPosition'
collect2: ld returned 1 exit status
make: *** [Frogger/executable.elf] Error 1
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:34:46 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -IFrogger/lib/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3770	    332	   2134	   6236	   185c	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:35:47 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -IFrogger/lib/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3770	    332	   2134	   6236	   185c	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:35:50 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:35:59 2011
 make -f system.make Frogger_programclean started...
rm -f Frogger/executable.elf 
Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:36:03 2011
 make -f system.make Frogger_program started...
mb-gcc -O2 Frogger/src/Frogger.c  -o Frogger/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.b  -T Frogger/Frogger_linker_script.ld  -g    -I./microblaze_0/include/  -IFrogger/lib/  -L./microblaze_0/lib/  \
	  
mb-size Frogger/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3770	    332	   2134	   6236	   185c	Frogger/executable.elf

Done!

********************************************************************************
At Local date and time: Thu Mar 31 02:36:06 2011
 make -f system.make init_bram started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc3s500efg320-4 system.mhs -lp C:/Xilinx/12.4/ISE_DS/ISE/Digilent_Nexys_EDK_Board_Support_Files_V_2_1/lib/  -pe microblaze_0 Frogger/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Joystick_GPIO	mb_plb
  (0x81420000-0x8142ffff) Graphics_GPIO	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 83 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Joystick_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Graphics_GPIO -
   C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc3s500efg320-4 -bt
"implementation/system.bit"  -bd "Frogger/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	C:\FPGArcade\FPGArcade\etc\system.filters
Done writing Tab View settings to:
	C:\FPGArcade\FPGArcade\etc\system.gui
