verilog xil_defaultlib --include "../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog" \
"../../../bd/design_1/ip/design_1_UART_Controller_0_1/sources_1/ip/rx_fifo/sim/rx_fifo.v" \

verilog xil_defaultlib "glbl.v"

nosort
