Project Path: arc_gmh5225_dynre-x86_70re4mkc

Source Tree:

```txt
arc_gmh5225_dynre-x86_70re4mkc
├── Dockerfile
├── LICENSE
├── Makefile
├── README.md
├── example
│   └── Makefile
└── src
    ├── main.cpp
    ├── register_names.cpp
    └── register_names.h

```

`Dockerfile`:

```
FROM ubuntu:bionic

RUN apt-get update && apt-get -y install build-essential cmake git

COPY . /src
WORKDIR src

RUN make
CMD ./dynre-x86
```

`LICENSE`:

```
MIT License

Copyright (c) 2020 Andy Roxby

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.

```

`Makefile`:

```
EXT_DIR=external

ZYDIS_REPO=https://github.com/zyantific/zydis.git
ZYDIS_TAG=v3.1.0
ZYDIS_DIR=$(EXT_DIR)/zydis
ZYDIS_BUILD_DIR=$(ZYDIS_DIR)/build
ZYDIS_MAKEFILE=$(ZYDIS_BUILD_DIR)/Makefile
ZYDIS_OUT=$(ZYDIS_BUILD_DIR)/libZydis.a
ZYCORE_DIR=$(ZYDIS_DIR)/dependencies/zycore
ZYCORE_BUILD_DIR=$(ZYDIS_BUILD_DIR)/zycore
ZYCORE_INC=$(ZYCORE_DIR)/include $(ZYCORE_BUILD_DIR)
ZYDIS_INC=$(ZYDIS_DIR)/include  $(ZYDIS_BUILD_DIR) $(ZYCORE_INC)

DEPENDS=$(ZYDIS_OUT)

EXT_INC=$(ZYDIS_INC)
EXT_LIB_DIRS=$(ZYDIS_BUILD_DIR)
SRC_INC=src
INC=$(SRC_INC) $(EXT_INC)
LIBS=Zydis
LIB_DIRS=$(EXT_LIB_DIRS)
CPPFLAGS=$(foreach d, $(INC), -I$d) $(foreach d, $(LIB_DIRS), -L$d) $(foreach l, $(LIBS), -l$l)
GIT_FLAGS=--recursive -c advice.detachedHead=false --depth=1
SRC_DIR=src
SRCS=$(shell find $(SRC_DIR) -name *.cpp)
OBJS=$(subst .cpp,.o,$(SRCS))
TARGET=dynre-x86

AR=ar
CMAKE=cmake
CPP=g++
GIT=git

.PHONY: all depend tidy clean

all: $(TARGET)

$(ZYDIS_DIR):
	$(GIT) clone $(GIT_FLAGS) $(ZYDIS_REPO) -b $(ZYDIS_TAG) $@

$(ZYDIS_MAKEFILE): $(ZYDIS_DIR)
	mkdir $(shell dirname $@)
	cd $(shell dirname $@) && $(CMAKE) -S $< .. -G 'Unix Makefiles'

$(ZYDIS_OUT): $(ZYDIS_MAKEFILE)
	$(MAKE) -C $(shell dirname $<)

depend: $(DEPENDS)

%.o: %.cpp $(DEPENDS)
	$(CPP) $(CPPFLAGS) -c $< -o $@

$(TARGET): $(OBJS)
	$(CPP) $^ $(CPPFLAGS) -o $@

tidy:
	rm -f $(OBJS)

clean: tidy
	rm -f $(TARGET)

dist-clean: clean
	rm -rf $(EXT_DIR)

```

`README.md`:

```md
# dynre-x86
Attempt to learn more about Dynamic Recompliers

```

`example/Makefile`:

```
SRCS=main.s
OBJS=$(subst .s,.o,$(SRCS))
NATIVE_TARGET=example.exe
BIN_TARGET=example.bin

.PHONY: all tidy clean

all: $(BIN_TARGET)

%.o: %.s
	$(AS) $< -o $@

$(BIN_TARGET): $(NATIVE_TARGET)
	objcopy -j .text -O binary $< $@

$(NATIVE_TARGET): $(OBJS)
	$(LD) $< -o $@

tidy:
	rm -f $(OBJS)

clean: tidy
	rm -f $(BIN_TARGET) -f $(NATIVE_TARGET)

```

`src/main.cpp`:

```cpp
#include <iostream>
#include <iomanip>
#include <sstream>
#include <string>
#include <Zydis/Zydis.h>
#include "register_names.h"
using namespace std;

void dumpBytes(const ZyanU8 *data, int len) {
    cout << setfill('0') << hex;
    for(int i = 0; i < len; i++) {
        cout << setw(2) << int(data[i]);
    }
    cout << ' ';
}

template <typename HexInteger>
string signedHex(HexInteger value) {
    stringstream stream;
    if(value < 0) {
        stream << '-';
        value = -value;
    }
    stream << setfill('0') << hex << value;
    string out = stream.str();
    return out;
}

int main() {
    ZyanU8 data[] =
    {
        0x51, 0x8D, 0x45, 0xFF, 0x50, 0xFF, 0x75, 0x0C, 0xFF, 0x75,
        0x08, 0xFF, 0x15, 0xA0, 0xA5, 0x48, 0x76, 0x85, 0xC0, 0x0F,
        0x88, 0xFC, 0xDA, 0x02, 0x00,
    };

    // Initialize decoder context
    ZydisDecoder decoder;
    ZydisDecoderInit(&decoder, ZYDIS_MACHINE_MODE_LONG_64, ZYDIS_ADDRESS_WIDTH_64);

    // Initialize formatter. Only required when you actually plan to do instruction
    // formatting ("disassembling"), like we do here
    ZydisFormatter formatter;
    ZydisFormatterInit(&formatter, ZYDIS_FORMATTER_STYLE_INTEL);

    // Loop over the instructions in our buffer.
    // The runtime-address (instruction pointer) is chosen arbitrary here in order to better
    // visualize relative addressing
    ZyanU64 runtime_address = 0x007FFFFFFF400000;
    ZyanUSize offset = 0;
    const ZyanUSize length = sizeof(data);
    ZydisDecodedInstruction instruction;
    while (ZYAN_SUCCESS(ZydisDecoderDecodeBuffer(&decoder, data + offset, length - offset,
        &instruction)))
    {
        // Print current instruction pointer.
        printf("%p ", runtime_address + offset);

        // Format & print the binary instruction structure to human readable format
        char buffer[256];
        ZydisFormatterFormatInstruction(&formatter, &instruction, buffer, sizeof(buffer),
            runtime_address + offset);
        puts(buffer);


        const char *name = ZydisMnemonicGetString(instruction.mnemonic);
        cout << setw(16) << setfill('0') << hex << runtime_address + offset << ' ';
        dumpBytes(data + offset, instruction.length);
        cout << name << ' ';

        // TODO: Rewrite output to support negative hex values
        for(int i = 0; i < instruction.operand_count; i++) {
            auto operand = instruction.operands[i];
            if (operand.visibility == ZYDIS_OPERAND_VISIBILITY_HIDDEN) {
                continue;
            }

            switch (operand.type)
            {
            case ZYDIS_OPERAND_TYPE_REGISTER:
                cout << zydis_register_names[operand.reg.value] << ' ';
                break;
            case ZYDIS_OPERAND_TYPE_MEMORY:
            {
                // Zydis shows some registers that are never explicitly used
                ZydisRegisterClass base_cls = ZydisRegisterGetClass(operand.mem.base);
                if(base_cls == ZYDIS_REGCLASS_IP) {
                    operand.mem.base = ZYDIS_REGISTER_NONE;
                }

                const char *segment = zydis_register_names[operand.mem.segment];
                const char *base = zydis_register_names[operand.mem.base];
                const char *index = zydis_register_names[operand.mem.index];
                const int scale = operand.mem.scale;
                const ZyanI64 displacement = operand.mem.disp.value;

                if(!(instruction.attributes & ZYDIS_ATTRIB_HAS_SEGMENT)) {
                    segment = "";
                }

                cout << '[' << segment << ':' << base
                    << " + " << index << ':' << signedHex(displacement)
                    << " * " << scale + 1 << "] ";
            }
                break;
            case ZYDIS_OPERAND_TYPE_POINTER:
                printf("[%x:%x] ", operand.ptr.segment, operand.ptr.offset);
                cout << '[' << setw(16) << setfill('0') << hex << operand.ptr.segment;
                cout << operand.ptr.offset << "] ";
                break;
            case ZYDIS_OPERAND_TYPE_IMMEDIATE:
                cout << setw(16) << setfill('0') << hex << operand.imm.value.s << ' ';
                break;
            default:
                cout << "? ";
            }
        }

        cout << (instruction.meta.branch_type ? '^' : '|') << endl;

        offset += instruction.length;
    }
}

```

`src/register_names.cpp`:

```cpp
// Copied from zydis/include/Zydis/Generated/EnumRegister.h @ 65c7f9b
// This could be built by script but isn't currently

const char *zydis_register_names[] = {
    "NONE",
    // General purpose registers  8-bit
    "AL",
    "CL",
    "DL",
    "BL",
    "AH",
    "CH",
    "DH",
    "BH",
    "SPL",
    "BPL",
    "SIL",
    "DIL",
    "R8B",
    "R9B",
    "R10B",
    "R11B",
    "R12B",
    "R13B",
    "R14B",
    "R15B",
    // General purpose registers 16-bit
    "AX",
    "CX",
    "DX",
    "BX",
    "SP",
    "BP",
    "SI",
    "DI",
    "R8W",
    "R9W",
    "R10W",
    "R11W",
    "R12W",
    "R13W",
    "R14W",
    "R15W",
    // General purpose registers 32-bit
    "EAX",
    "ECX",
    "EDX",
    "EBX",
    "ESP",
    "EBP",
    "ESI",
    "EDI",
    "R8D",
    "R9D",
    "R10D",
    "R11D",
    "R12D",
    "R13D",
    "R14D",
    "R15D",
    // General purpose registers 64-bit
    "RAX",
    "RCX",
    "RDX",
    "RBX",
    "RSP",
    "RBP",
    "RSI",
    "RDI",
    "R8",
    "R9",
    "R10",
    "R11",
    "R12",
    "R13",
    "R14",
    "R15",
    // Floating point legacy registers
    "ST0",
    "ST1",
    "ST2",
    "ST3",
    "ST4",
    "ST5",
    "ST6",
    "ST7",
    "X87CONTROL",
    "X87STATUS",
    "X87TAG",
    // Floating point multimedia registers
    "MM0",
    "MM1",
    "MM2",
    "MM3",
    "MM4",
    "MM5",
    "MM6",
    "MM7",
    // Floating point vector registers 128-bit
    "XMM0",
    "XMM1",
    "XMM2",
    "XMM3",
    "XMM4",
    "XMM5",
    "XMM6",
    "XMM7",
    "XMM8",
    "XMM9",
    "XMM10",
    "XMM11",
    "XMM12",
    "XMM13",
    "XMM14",
    "XMM15",
    "XMM16",
    "XMM17",
    "XMM18",
    "XMM19",
    "XMM20",
    "XMM21",
    "XMM22",
    "XMM23",
    "XMM24",
    "XMM25",
    "XMM26",
    "XMM27",
    "XMM28",
    "XMM29",
    "XMM30",
    "XMM31",
    // Floating point vector registers 256-bit
    "YMM0",
    "YMM1",
    "YMM2",
    "YMM3",
    "YMM4",
    "YMM5",
    "YMM6",
    "YMM7",
    "YMM8",
    "YMM9",
    "YMM10",
    "YMM11",
    "YMM12",
    "YMM13",
    "YMM14",
    "YMM15",
    "YMM16",
    "YMM17",
    "YMM18",
    "YMM19",
    "YMM20",
    "YMM21",
    "YMM22",
    "YMM23",
    "YMM24",
    "YMM25",
    "YMM26",
    "YMM27",
    "YMM28",
    "YMM29",
    "YMM30",
    "YMM31",
    // Floating point vector registers 512-bit
    "ZMM0",
    "ZMM1",
    "ZMM2",
    "ZMM3",
    "ZMM4",
    "ZMM5",
    "ZMM6",
    "ZMM7",
    "ZMM8",
    "ZMM9",
    "ZMM10",
    "ZMM11",
    "ZMM12",
    "ZMM13",
    "ZMM14",
    "ZMM15",
    "ZMM16",
    "ZMM17",
    "ZMM18",
    "ZMM19",
    "ZMM20",
    "ZMM21",
    "ZMM22",
    "ZMM23",
    "ZMM24",
    "ZMM25",
    "ZMM26",
    "ZMM27",
    "ZMM28",
    "ZMM29",
    "ZMM30",
    "ZMM31",
    // Flags registers
    "FLAGS",
    "EFLAGS",
    "RFLAGS",
    // Instruction-pointer registers
    "IP",
    "EIP",
    "RIP",
    // Segment registers
    "ES",
    "CS",
    "SS",
    "DS",
    "FS",
    "GS",
    // Table registers
    "GDTR",
    "LDTR",
    "IDTR",
    "TR",
    // Test registers
    "TR0",
    "TR1",
    "TR2",
    "TR3",
    "TR4",
    "TR5",
    "TR6",
    "TR7",
    // Control registers
    "CR0",
    "CR1",
    "CR2",
    "CR3",
    "CR4",
    "CR5",
    "CR6",
    "CR7",
    "CR8",
    "CR9",
    "CR10",
    "CR11",
    "CR12",
    "CR13",
    "CR14",
    "CR15",
    // Debug registers
    "DR0",
    "DR1",
    "DR2",
    "DR3",
    "DR4",
    "DR5",
    "DR6",
    "DR7",
    "DR8",
    "DR9",
    "DR10",
    "DR11",
    "DR12",
    "DR13",
    "DR14",
    "DR15",
    // Mask registers
    "K0",
    "K1",
    "K2",
    "K3",
    "K4",
    "K5",
    "K6",
    "K7",
    // Bound registers
    "BND0",
    "BND1",
    "BND2",
    "BND3",
    "BNDCFG",
    "BNDSTATUS",
    // Uncategorized
    "MXCSR",
    "PKRU",
    "XCR0",
};
```

`src/register_names.h`:

```h
#ifndef INC_REGISTER_NAMES_H
#define INC_REGISTER_NAMES_H
extern const char *zydis_register_names[];
#endif//INC_REGISTER_NAMES_H

```