module top
#(parameter param63 = (&{{(((8'hb5) ? (8'hba) : (8'hb3)) ? ((8'h9d) | (8'had)) : ((7'h44) ^ (8'ha4))), ((+(7'h44)) ? ((7'h43) ? (8'hb1) : (8'ha9)) : (8'hb4))}, (^~(!{(8'hab), (8'ha6)}))}), 
parameter param64 = ((|(param63 ? ((param63 << param63) > (^param63)) : (^(param63 ? param63 : param63)))) ? (param63 ? (!(param63 | {param63, param63})) : param63) : ((param63 ? ((~|param63) ? (param63 < (7'h44)) : (param63 ? param63 : param63)) : (&param63)) ? (((|param63) >> (param63 ? param63 : param63)) ? {(param63 ? (8'hbf) : param63)} : ((|param63) ^~ (param63 ? param63 : param63))) : param63)))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h2ae):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire4;
  input wire signed [(5'h15):(1'h0)] wire3;
  input wire signed [(4'he):(1'h0)] wire2;
  input wire signed [(3'h7):(1'h0)] wire1;
  input wire signed [(3'h4):(1'h0)] wire0;
  wire signed [(4'hc):(1'h0)] wire62;
  wire signed [(5'h14):(1'h0)] wire61;
  wire [(3'h5):(1'h0)] wire60;
  wire [(5'h10):(1'h0)] wire59;
  wire [(4'hd):(1'h0)] wire49;
  wire [(4'hd):(1'h0)] wire48;
  wire [(5'h11):(1'h0)] wire47;
  wire [(3'h4):(1'h0)] wire46;
  wire [(3'h6):(1'h0)] wire34;
  wire signed [(5'h13):(1'h0)] wire14;
  wire signed [(4'hb):(1'h0)] wire13;
  wire signed [(4'hf):(1'h0)] wire5;
  reg [(4'hf):(1'h0)] reg58 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg57 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg56 = (1'h0);
  reg [(3'h4):(1'h0)] reg55 = (1'h0);
  reg [(4'h8):(1'h0)] reg54 = (1'h0);
  reg [(3'h4):(1'h0)] reg53 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg52 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg51 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg50 = (1'h0);
  reg [(4'he):(1'h0)] reg45 = (1'h0);
  reg [(5'h15):(1'h0)] reg44 = (1'h0);
  reg [(4'hf):(1'h0)] reg43 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg42 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg41 = (1'h0);
  reg [(4'hd):(1'h0)] reg40 = (1'h0);
  reg [(2'h2):(1'h0)] reg39 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg38 = (1'h0);
  reg [(4'he):(1'h0)] reg37 = (1'h0);
  reg signed [(4'he):(1'h0)] reg36 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg35 = (1'h0);
  reg [(5'h10):(1'h0)] reg33 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg32 = (1'h0);
  reg [(4'h9):(1'h0)] reg31 = (1'h0);
  reg [(3'h7):(1'h0)] reg30 = (1'h0);
  reg [(4'hf):(1'h0)] reg29 = (1'h0);
  reg [(5'h13):(1'h0)] reg28 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg27 = (1'h0);
  reg [(5'h10):(1'h0)] reg26 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg25 = (1'h0);
  reg [(4'h9):(1'h0)] reg24 = (1'h0);
  reg [(3'h4):(1'h0)] reg23 = (1'h0);
  reg [(5'h14):(1'h0)] reg22 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg21 = (1'h0);
  reg [(3'h6):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg19 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg18 = (1'h0);
  reg [(3'h5):(1'h0)] reg17 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg16 = (1'h0);
  reg [(3'h6):(1'h0)] reg15 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg11 = (1'h0);
  reg [(5'h13):(1'h0)] reg10 = (1'h0);
  reg [(4'h9):(1'h0)] reg9 = (1'h0);
  reg [(3'h7):(1'h0)] reg8 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg7 = (1'h0);
  reg [(4'hd):(1'h0)] reg6 = (1'h0);
  assign y = {wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire34,
                 wire14,
                 wire13,
                 wire5,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 (1'h0)};
  assign wire5 = wire4[(1'h0):(1'h0)];
  always
    @(posedge clk) begin
      reg6 <= {(8'hb8), $unsigned($unsigned(wire5))};
      reg7 <= (~|wire3[(3'h4):(3'h4)]);
      reg8 <= ((~&(~&$unsigned({reg7}))) ?
          wire1[(3'h7):(1'h0)] : $signed(wire4[(1'h0):(1'h0)]));
      reg9 <= wire1[(3'h5):(2'h2)];
      if (($signed($unsigned({$unsigned(reg7), wire5})) ?
          (^~$signed((+(~^reg7)))) : reg9))
        begin
          reg10 <= (({reg7[(4'hb):(3'h6)], reg8[(1'h0):(1'h0)]} ?
                  $signed(wire3) : ($unsigned($signed(reg6)) & reg9)) ?
              $unsigned($signed({(^reg7),
                  $unsigned(wire1)})) : ($unsigned((-{reg9})) ?
                  ((reg7 ? wire1[(1'h0):(1'h0)] : $unsigned(reg8)) ?
                      ({reg6, reg6} ?
                          $unsigned(wire3) : (wire1 ~^ (8'hbe))) : ((wire4 <= reg8) ?
                          wire3[(3'h4):(1'h0)] : (wire5 ?
                              (7'h40) : (8'hb5)))) : reg8[(2'h3):(1'h0)]));
          reg11 <= ({(~wire4), reg9} ?
              wire5[(4'he):(4'h8)] : reg7[(3'h7):(2'h2)]);
          reg12 <= (~(8'hab));
        end
      else
        begin
          reg10 <= $unsigned((reg9[(3'h5):(2'h3)] <= reg11[(3'h7):(1'h0)]));
        end
    end
  assign wire13 = ((~&(~|reg6)) ?
                      wire3[(3'h7):(1'h1)] : ($signed(((reg10 ?
                          reg9 : wire1) > reg6)) >> reg12));
  assign wire14 = {{((~|(reg9 - (8'hb4))) >>> (~|(wire2 ? reg7 : reg8)))},
                      wire2};
  always
    @(posedge clk) begin
      if ({(({$unsigned(reg9), (wire0 + wire1)} ?
              wire0 : reg10[(2'h3):(1'h1)]) <= {{((8'ha9) >> reg6), (8'hb7)},
              ($signed((8'hbb)) ^ {reg6, (7'h44)})})})
        begin
          reg15 <= $signed((~^$signed((((7'h42) - (8'hae)) ?
              (~^(8'hb1)) : $unsigned(wire0)))));
          if (wire0[(2'h2):(1'h1)])
            begin
              reg16 <= {$signed(((!wire14) >> reg11[(4'hc):(1'h1)])),
                  ((~$unsigned(reg10[(4'h8):(4'h8)])) >= (reg10 - wire3))};
              reg17 <= wire13;
              reg18 <= wire14[(3'h7):(1'h0)];
              reg19 <= $unsigned(reg6);
              reg20 <= ($unsigned(reg9) ^ (-{(~&(wire14 < reg10))}));
            end
          else
            begin
              reg16 <= ((reg8[(1'h0):(1'h0)] ?
                  ({$unsigned(wire3)} ?
                      wire0 : ((reg6 * reg15) <<< {reg8,
                          wire1})) : (8'ha4)) >>> (~^((reg9 ?
                      reg15[(1'h1):(1'h0)] : $signed(reg12)) ?
                  (wire1 >>> {reg6}) : reg6)));
              reg17 <= reg11[(2'h3):(2'h2)];
            end
          if (reg17[(2'h2):(1'h0)])
            begin
              reg21 <= $unsigned($unsigned($unsigned($unsigned((8'hbb)))));
              reg22 <= (+$signed(reg15));
              reg23 <= {$signed($signed(((reg7 ~^ reg10) + (reg19 | reg19))))};
            end
          else
            begin
              reg21 <= reg8;
              reg22 <= $unsigned(reg9);
              reg23 <= reg16[(4'ha):(4'ha)];
              reg24 <= (((wire4 ?
                  reg15[(3'h6):(2'h3)] : ((reg21 ? reg19 : wire13) ?
                      wire1[(1'h1):(1'h0)] : $signed(wire4))) ~^ reg16) >> $signed(reg21));
              reg25 <= {reg21};
            end
        end
      else
        begin
          reg15 <= (reg20[(3'h6):(1'h0)] == (-(^~wire5)));
          if ($signed(((wire1[(3'h5):(3'h4)] <= {$signed((7'h40))}) && (({wire1,
                  reg16} < (reg11 == reg23)) ?
              ($signed(wire14) - (reg22 ? wire4 : reg8)) : reg20))))
            begin
              reg16 <= (reg23[(2'h3):(1'h1)] - ((reg11 ?
                  $unsigned(((8'hbb) ?
                      reg9 : reg21)) : $signed(((8'hb6) - wire13))) <= reg15));
              reg17 <= {(8'hb8)};
              reg18 <= $signed($signed((reg9[(3'h7):(1'h1)] == (wire0 ?
                  (wire4 >> wire2) : (wire0 ~^ reg15)))));
            end
          else
            begin
              reg16 <= $unsigned($signed(((reg19[(1'h0):(1'h0)] ?
                  (|wire13) : (reg6 ^ wire4)) > reg15)));
              reg17 <= $signed(reg23);
            end
          reg19 <= reg12;
        end
      reg26 <= $unsigned((+(&((~reg23) ? (~|wire4) : $unsigned(reg12)))));
    end
  always
    @(posedge clk) begin
      reg27 <= ($signed((&$unsigned(reg10[(4'hf):(2'h3)]))) ?
          $unsigned($signed(wire1)) : $unsigned((^wire14[(3'h4):(3'h4)])));
      reg28 <= (^{(((reg18 ?
              reg27 : (8'had)) < reg19[(1'h1):(1'h1)]) | ((reg15 - reg15) ?
              $unsigned(wire0) : wire13))});
      reg29 <= (+$signed(wire4[(1'h1):(1'h0)]));
      reg30 <= {(8'ha7),
          (((!(|reg12)) >> reg18[(4'hc):(4'hc)]) - ((8'hb6) ?
              $unsigned((reg25 ? reg29 : reg6)) : $signed((wire14 ?
                  wire1 : reg9))))};
      reg31 <= reg7[(2'h3):(2'h3)];
    end
  always
    @(posedge clk) begin
      reg32 <= reg25;
      reg33 <= reg6;
    end
  assign wire34 = $signed($signed(((wire3[(4'h9):(2'h3)] ?
                          $unsigned(wire14) : reg6) ?
                      $signed((reg12 ~^ reg33)) : $unsigned($unsigned(reg33)))));
  always
    @(posedge clk) begin
      reg35 <= reg23[(2'h2):(2'h2)];
      reg36 <= reg27[(3'h4):(1'h1)];
      reg37 <= (~reg23);
      reg38 <= (reg19[(3'h6):(2'h3)] >> (~^wire14[(3'h4):(2'h3)]));
      if ((($signed(reg33) >>> (~|((~wire0) >= {wire14}))) ~^ reg6))
        begin
          reg39 <= (^~((-((8'hb5) != $signed((8'ha2)))) <<< wire3));
          if (((!(({reg24} ?
                  {(8'hbd), wire1} : (^reg31)) <= $signed({reg22}))) ?
              (8'h9d) : reg24))
            begin
              reg40 <= (((reg29 >>> ({reg38} ? $signed(reg11) : (!reg26))) ?
                  reg18[(1'h1):(1'h0)] : ({(reg10 ? reg32 : reg35)} ?
                      (reg21 << (wire34 << wire5)) : {{reg18,
                              reg22}})) != (~((((8'hbc) ? wire5 : reg11) ?
                      ((8'haf) == reg22) : $unsigned(reg25)) ?
                  $unsigned((^~reg36)) : $unsigned($signed(wire1)))));
              reg41 <= $signed($signed((~^{$signed((8'hac))})));
              reg42 <= (~|{$signed($signed((7'h41)))});
              reg43 <= reg26;
              reg44 <= reg40;
            end
          else
            begin
              reg40 <= reg21[(3'h6):(3'h6)];
              reg41 <= ((($unsigned(reg21[(2'h2):(1'h1)]) ?
                      reg25[(3'h6):(1'h1)] : wire2) >>> $signed(((reg31 ^ reg43) ?
                      (reg39 ? reg29 : reg19) : (reg12 ? reg9 : reg24)))) ?
                  reg24 : reg10[(5'h10):(4'he)]);
            end
          reg45 <= (8'hbd);
        end
      else
        begin
          if ($unsigned($unsigned(reg24[(3'h4):(3'h4)])))
            begin
              reg39 <= reg30[(1'h0):(1'h0)];
              reg40 <= (^~$unsigned(reg20[(2'h2):(1'h1)]));
              reg41 <= ({$signed(wire4)} ? (8'hbc) : reg31);
              reg42 <= {($unsigned(reg29) ?
                      $signed(reg12) : ($unsigned(reg22) == $signed({reg9}))),
                  ((reg6 == ($unsigned((7'h44)) ?
                          (reg10 ? reg22 : reg30) : (wire3 ? reg27 : reg15))) ?
                      (+reg16[(1'h1):(1'h1)]) : $unsigned($signed(reg44[(2'h2):(1'h1)])))};
              reg43 <= (reg10 ? {$signed((~(wire1 >>> (8'ha6))))} : reg20);
            end
          else
            begin
              reg39 <= reg9;
              reg40 <= ((wire5[(2'h2):(2'h2)] ?
                      ($unsigned(reg6) ?
                          ((^~reg7) != (reg25 ?
                              reg8 : reg44)) : wire0[(1'h1):(1'h0)]) : {$unsigned($signed(reg40)),
                          $signed($unsigned(reg7))}) ?
                  ((|reg30) ?
                      $signed(reg28[(2'h2):(1'h0)]) : (reg43 | reg9)) : (((((8'hb4) ?
                              reg38 : reg10) ?
                          (reg9 >> reg10) : $signed(reg22)) ?
                      {$signed(wire3)} : $unsigned($signed((8'haf)))) >= $signed((8'ha5))));
            end
        end
    end
  assign wire46 = reg44;
  assign wire47 = $unsigned(reg12[(2'h3):(2'h3)]);
  assign wire48 = reg9[(4'h9):(4'h8)];
  assign wire49 = $unsigned((&({((8'ha9) >> reg12), {reg25, reg28}} ?
                      wire46[(2'h2):(1'h0)] : reg25)));
  always
    @(posedge clk) begin
      reg50 <= reg42;
      reg51 <= $signed($signed((($unsigned(reg18) * (8'hac)) + $signed($unsigned(reg15)))));
      if ((reg15[(3'h4):(1'h1)] <= $unsigned((~|reg26[(2'h2):(2'h2)]))))
        begin
          if ($unsigned($unsigned((~(wire0[(1'h0):(1'h0)] >> (reg21 | reg17))))))
            begin
              reg52 <= ((~|{(8'h9e)}) ?
                  $signed(reg38[(5'h15):(3'h4)]) : $unsigned(wire34[(3'h4):(2'h2)]));
              reg53 <= wire14;
              reg54 <= reg33;
            end
          else
            begin
              reg52 <= $signed($unsigned((reg38[(1'h0):(1'h0)] ?
                  reg24 : ((8'hab) >= (|wire1)))));
              reg53 <= ((-($unsigned($signed(reg26)) > $signed((+(8'haf))))) ?
                  $signed($unsigned(reg12[(3'h4):(2'h3)])) : $unsigned(reg51));
            end
        end
      else
        begin
          if ($signed(wire5))
            begin
              reg52 <= $signed(($unsigned((^wire3)) ?
                  wire1[(3'h5):(2'h3)] : {reg53[(3'h4):(1'h1)]}));
              reg53 <= $signed(reg37[(1'h1):(1'h1)]);
              reg54 <= ((8'ha5) ? $signed(wire13) : reg45[(3'h6):(3'h6)]);
            end
          else
            begin
              reg52 <= {reg27[(2'h2):(2'h2)]};
              reg53 <= $unsigned($unsigned($unsigned((&(^~(8'hbe))))));
            end
          reg55 <= ((reg24 ?
                  $unsigned(reg15[(3'h4):(3'h4)]) : $unsigned(({wire0,
                          (8'hb4)} ?
                      $signed((7'h43)) : reg18[(4'h8):(2'h2)]))) ?
              (^wire13[(1'h0):(1'h0)]) : (~&$unsigned((wire47[(1'h0):(1'h0)] < $signed(wire13)))));
          reg56 <= $signed((reg45[(4'h9):(1'h1)] <<< (((~(8'hb9)) ?
                  (reg7 ? (8'ha0) : (8'ha0)) : (!wire46)) ?
              reg7[(1'h0):(1'h0)] : (~&(wire3 ? wire5 : wire1)))));
          reg57 <= $signed($unsigned($signed(reg25)));
          reg58 <= ($signed({reg18[(4'hd):(2'h2)]}) ?
              $signed((^~(&reg16))) : ({{(reg15 * reg33)},
                      $unsigned({(8'hb3), wire2})} ?
                  $unsigned($signed($unsigned(reg9))) : ((-{reg16}) ?
                      $signed((reg35 ? wire47 : reg57)) : ((reg23 ?
                              wire34 : reg36) ?
                          (reg39 >= wire34) : (reg11 >= reg10)))));
        end
    end
  assign wire59 = wire49;
  assign wire60 = $unsigned((8'hb2));
  assign wire61 = {reg41[(3'h4):(1'h0)],
                      (reg39 ?
                          wire4[(1'h0):(1'h0)] : (((!reg33) > (^~reg27)) ?
                              ($unsigned(wire47) && wire14) : reg18))};
  assign wire62 = wire3;
endmodule
