Implement 4 x 1 Mux using decoder and tristate buffer in verilog.
