# Details of Lab:

## In this Lab:

- We are asked to write a verilog code for Mux Comparator
- Synthesis of Mux Comparator should be done with different Standard Cell Libraries and note down the resultant Netlist
- Noting the min delay and max delay
