
---------- Begin Simulation Statistics ----------
final_tick                               123598579072                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 365689                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692668                       # Number of bytes of host memory used
host_op_rate                                   366406                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   273.46                       # Real time elapsed on the host
host_tick_rate                              451985596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123599                       # Number of seconds simulated
sim_ticks                                123598579072                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.707771                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093585                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099721                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725401                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              501                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4475142                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65330                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.853052                       # CPI: cycles per instruction
system.cpu.discardedOps                        190596                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42607088                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43399757                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10999452                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        51827983                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.539650                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        185305216                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133477233                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       365540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        764898                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          472                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       961665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6163                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1926488                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6163                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149791                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       243638                       # Transaction distribution
system.membus.trans_dist::CleanEvict           121895                       # Transaction distribution
system.membus.trans_dist::ReadExReq            249574                       # Transaction distribution
system.membus.trans_dist::ReadExResp           249574                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149791                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1164263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1164263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20576096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20576096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            399365                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  399365    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              399365                       # Request fanout histogram
system.membus.respLayer1.occupancy         1365886055                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1567149300                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            590949                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1059743                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          270574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           373871                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          373870                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1111                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       589838                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            4                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2889089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2891311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     56954016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               56989568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          368653                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7796416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1333477                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004976                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070368                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1326841     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6636      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1333477                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1829309531                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1285591138                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1482074                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               565429                       # number of demand (read+write) hits
system.l2.demand_hits::total                   565452                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  23                       # number of overall hits
system.l2.overall_hits::.cpu.data              565429                       # number of overall hits
system.l2.overall_hits::total                  565452                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1088                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             398280                       # number of demand (read+write) misses
system.l2.demand_misses::total                 399368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1088                       # number of overall misses
system.l2.overall_misses::.cpu.data            398280                       # number of overall misses
system.l2.overall_misses::total                399368                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     91779200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  35987957653                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      36079736853                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     91779200                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  35987957653                       # number of overall miss cycles
system.l2.overall_miss_latency::total     36079736853                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           963709                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               964820                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          963709                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              964820                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.979298                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.413278                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.413930                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979298                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.413278                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.413930                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84355.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90358.435405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90342.082623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84355.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90358.435405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90342.082623                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              243638                       # number of writebacks
system.l2.writebacks::total                    243638                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        398277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            399365                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       398277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           399365                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     76927516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  30559863492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30636791008                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     76927516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  30559863492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30636791008                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.413275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.413927                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.413275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.413927                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70705.437500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76730.173954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76713.760615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70705.437500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76730.173954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76713.760615                       # average overall mshr miss latency
system.l2.replacements                         368653                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       816105                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           816105                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       816105                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       816105                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3043                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3043                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            124297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                124297                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          249574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              249574                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  22979660088                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22979660088                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        373871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            373871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.667540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.667540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92075.537067                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92075.537067                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       249574                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         249574                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  19578426950                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19578426950                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.667540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.667540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78447.382139                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78447.382139                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     91779200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     91779200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84355.882353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84355.882353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     76927516                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76927516                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70705.437500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70705.437500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        441132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            441132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       148706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          148706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  13008297565                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13008297565                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       589838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        589838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.252113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.252113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87476.615369                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87476.615369                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       148703                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       148703                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  10981436542                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10981436542                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.252108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.252108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73848.116998                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73848.116998                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             4                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32032.736280                       # Cycle average of tags in use
system.l2.tags.total_refs                     1922969                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    401425                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.790357                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     122.331620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        89.111812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31821.292848                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977562                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11950                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4253457                       # Number of tag accesses
system.l2.tags.data_accesses                  4253457                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12744864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12779680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7796416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7796416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          398277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              399365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       243638                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             243638                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            281686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         103114972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             103396658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       281686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           281686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       63078525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63078525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       63078525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           281686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        103114972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166475182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    192112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    398170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007911139622                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11333                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11333                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1062223                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             181031                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      399365                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     243638                       # Number of write requests accepted
system.mem_ctrls.readBursts                    399365                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   243638                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    107                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 51526                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12265                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5200971945                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1996290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12687059445                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13026.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31776.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   258585                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99346                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                399365                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               243638                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  329717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   69381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       233409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    162.142711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.687335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.049624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       167373     71.71%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32985     14.13%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4766      2.04%     87.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2728      1.17%     89.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10301      4.41%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1170      0.50%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2496      1.07%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          647      0.28%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10943      4.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       233409                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.229507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.769675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.584179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11165     98.52%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           77      0.68%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           11      0.10%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.05%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           61      0.54%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11333                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.949969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.916098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.079877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6212     54.81%     54.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              137      1.21%     56.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4350     38.38%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              612      5.40%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.15%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11333                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25552512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12294016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12779680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7796416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       206.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    103.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  123598501700                       # Total gap between requests
system.mem_ctrls.avgGap                     192220.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12741440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6147008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 281686.086210737121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 103087269.252324625850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 49733646.180666670203                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       398277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       243638                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28065380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12658994065                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2940843775799                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25795.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31784.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12070546.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            824827080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            438390810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1416397500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          497272860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9756180720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35964179640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17176229760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        66073478370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.581213                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44264534117                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4126980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75207064955                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            841798860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            447396345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1434304620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          505457820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9756180720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37040624070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16269750240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        66295512675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.377628                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41907313273                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4126980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77564285799                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    123598579072                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13347377                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13347377                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13347377                       # number of overall hits
system.cpu.icache.overall_hits::total        13347377                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1111                       # number of overall misses
system.cpu.icache.overall_misses::total          1111                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     95837895                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95837895                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     95837895                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95837895                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13348488                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13348488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13348488                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13348488                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86262.731773                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86262.731773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86262.731773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86262.731773                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1111                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1111                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1111                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1111                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     94355821                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94355821                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     94355821                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94355821                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84928.731773                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84928.731773                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84928.731773                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84928.731773                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13347377                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13347377                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1111                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     95837895                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95837895                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13348488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13348488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86262.731773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86262.731773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1111                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1111                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     94355821                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94355821                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84928.731773                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84928.731773                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           851.569526                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13348488                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1111                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12014.840684                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   851.569526                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.103951                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.103951                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          896                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.135620                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26698087                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26698087                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51026183                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51026183                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51026568                       # number of overall hits
system.cpu.dcache.overall_hits::total        51026568                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1075397                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1075397                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1083426                       # number of overall misses
system.cpu.dcache.overall_misses::total       1083426                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  52654346681                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52654346681                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  52654346681                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52654346681                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52101580                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52101580                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52109994                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52109994                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020640                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48962.705569                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48962.705569                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48599.855164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48599.855164                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5251                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               100                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.510000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       816105                       # number of writebacks
system.cpu.dcache.writebacks::total            816105                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       119714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       119714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       119714                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       119714                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       955683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       955683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       963712                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       963712                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  45241324023                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45241324023                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45935350193                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45935350193                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018343                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018343                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018494                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018494                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47339.257916                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47339.257916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47665.018380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47665.018380                       # average overall mshr miss latency
system.cpu.dcache.replacements                 961664                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40565210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40565210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       586252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        586252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20876571735                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20876571735                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41151462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41151462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35610.235419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35610.235419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       581844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       581844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19735534836                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19735534836                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33918.945346                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33918.945346                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10460973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10460973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       489145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       489145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  31777774946                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31777774946                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044670                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044670                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64965.960903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64965.960903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       115306                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       115306                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       373839                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       373839                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25505789187                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25505789187                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68226.667595                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68226.667595                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          385                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           385                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8029                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8029                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8414                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8414                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.954243                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.954243                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8029                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8029                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    694026170                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    694026170                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.954243                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.954243                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86439.926516                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86439.926516                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        94714                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        94714                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        94714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        94714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93380                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93380                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93380                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93380                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2020.646881                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51990355                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            963712                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.948021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2020.646881                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          164                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53073782                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53073782                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123598579072                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
