/foss/designs/caravel_user_project/openlane > flow.tcl -design user_proj_sarlogic -tag foo -overwrite
OpenLane 9dbd8b5ea2bd891bed4dcc97df5c7439083f0368
All rights reserved. (c) 2020-2023 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.

[INFO]: Using configuration in 'user_proj_sarlogic/config.json'...
[INFO]: PDK Root: /foss/pdks
[INFO]: Process Design Kit: gf180mcuD
[INFO]: Standard Cell Library: gf180mcu_fd_sc_mcu7t5v0
[INFO]: Optimization Standard Cell Library: gf180mcu_fd_sc_mcu7t5v0
[INFO]: Run Directory: /foss/designs/caravel_user_project/openlane/user_proj_sarlogic/runs/foo
[INFO]: Removing existing /foss/designs/caravel_user_project/openlane/user_proj_sarlogic/runs/foo...
[WARNING]: DIODE_INSERTION_STRATEGY is now deprecated; use GRT_REPAIR_ANTENNAS, DIODE_ON_PORTS and RUN_HEURISTIC_DIODE_INSERTION instead.
[INFO]: DIODE_INSERTION_STRATEGY set to 4. Setting RUN_HEURISTIC_DIODE_INSERTION to 1
[INFO]: DIODE_INSERTION_STRATEGY set to 4. Setting DIODE_ON_PORTS to in
[WARNING]: The variable name DESIGN_IS_CORE was renamed to FP_PDN_MULTILAYER. Update your configuration file.
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running linter (Verilator) (log: user_proj_sarlogic/runs/foo/logs/synthesis/linter.log)...
[INFO]: 0 errors found by linter
[WARNING]: 10 warnings found by linter
[STEP 1]
[INFO]: Running Synthesis (log: user_proj_sarlogic/runs/foo/logs/synthesis/1-synthesis.log)...
[STEP 2]
[INFO]: Running Single-Corner Static Timing Analysis (log: user_proj_sarlogic/runs/foo/logs/synthesis/2-sta.log)...
[STEP 3]
[INFO]: Running Initial Floorplanning (log: user_proj_sarlogic/runs/foo/logs/floorplan/3-initial_fp.log)...
[WARNING]: Current core area is too small for the power grid settings chosen. The power grid was scaled down to an offset of 1/8 the core width and height and a pitch of 1/4 the core width and height.
[INFO]: Floorplanned with width 186.48 and height 66.64.
[STEP 4]
[INFO]: Running IO Placement (log: user_proj_sarlogic/runs/foo/logs/floorplan/4-place_io.log)...
[STEP 5]
[INFO]: Running Tap/Decap Insertion (log: user_proj_sarlogic/runs/foo/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {vccd1} and ground {vssd1}...
[STEP 6]
[INFO]: Generating PDN (log: user_proj_sarlogic/runs/foo/logs/floorplan/6-pdn.log)...
[STEP 7]
[INFO]: Running Global Placement (log: user_proj_sarlogic/runs/foo/logs/placement/6-global.log)...
[STEP 8]
[INFO]: Running Single-Corner Static Timing Analysis (log: user_proj_sarlogic/runs/foo/logs/placement/8-gpl_sta.log)...
[STEP 9]
[INFO]: Running Placement Resizer Design Optimizations (log: user_proj_sarlogic/runs/foo/logs/placement/9-resizer.log)...
[STEP 10]
[INFO]: Running Detailed Placement (log: user_proj_sarlogic/runs/foo/logs/placement/10-detailed.log)...
[STEP 11]
[INFO]: Running Single-Corner Static Timing Analysis (log: user_proj_sarlogic/runs/foo/logs/placement/11-dpl_sta.log)...
[STEP 12]
[INFO]: Running Clock Tree Synthesis (log: user_proj_sarlogic/runs/foo/logs/cts/12-cts.log)...
[STEP 13]
[INFO]: Running Single-Corner Static Timing Analysis (log: user_proj_sarlogic/runs/foo/logs/cts/13-cts_sta.log)...
[STEP 14]
[INFO]: Running Placement Resizer Timing Optimizations (log: user_proj_sarlogic/runs/foo/logs/cts/14-resizer.log)...
[STEP 15]
[INFO]: Running Global Routing Resizer Design Optimizations (log: user_proj_sarlogic/runs/foo/logs/routing/15-resizer_design.log)...
[STEP 16]
[INFO]: Running Single-Corner Static Timing Analysis (log: user_proj_sarlogic/runs/foo/logs/routing/16-rsz_design_sta.log)...
[STEP 17]
[INFO]: Running Global Routing Resizer Timing Optimizations (log: user_proj_sarlogic/runs/foo/logs/routing/17-resizer_timing.log)...
[STEP 18]
[INFO]: Running Single-Corner Static Timing Analysis (log: user_proj_sarlogic/runs/foo/logs/routing/18-rsz_timing_sta.log)...
[STEP 19]
[INFO]: Running I/O Diode Insertion (log: user_proj_sarlogic/runs/foo/logs/routing/19-io_diodes.log)...
[STEP 20]
[INFO]: Running Detailed Placement (log: user_proj_sarlogic/runs/foo/logs/routing/20-io_diode_legalization.log)...
[STEP 21]
[INFO]: Running Heuristic Diode Insertion (log: user_proj_sarlogic/runs/foo/logs/routing/21-diodes.log)...
[STEP 22]
[INFO]: Running Detailed Placement (log: user_proj_sarlogic/runs/foo/logs/routing/22-diode_legalization.log)...
[STEP 23]
[INFO]: Running Global Routing (log: user_proj_sarlogic/runs/foo/logs/routing/23-global.log)...
[STEP 24]
[INFO]: Writing Verilog (log: user_proj_sarlogic/runs/foo/logs/routing/23-global_write_netlist.log)...
[STEP 25]
[INFO]: Running Single-Corner Static Timing Analysis (log: user_proj_sarlogic/runs/foo/logs/routing/25-grt_sta.log)...
[STEP 26]
[INFO]: Running Fill Insertion (log: user_proj_sarlogic/runs/foo/logs/routing/26-fill.log)...
[STEP 27]
[INFO]: Running Detailed Routing (log: user_proj_sarlogic/runs/foo/logs/routing/27-detailed.log)...
[INFO]: No Magic DRC violations after detailed routing.
[STEP 28]
[INFO]: Checking Wire Lengths (log: user_proj_sarlogic/runs/foo/logs/routing/28-wire_lengths.log)...
[STEP 29]
[INFO]: Running SPEF Extraction at the min process corner (log: user_proj_sarlogic/runs/foo/logs/signoff/29-parasitics_extraction.min.log)...
[STEP 30]
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: user_proj_sarlogic/runs/foo/logs/signoff/30-rcx_mcsta.min.log)...
[STEP 31]
[INFO]: Running SPEF Extraction at the max process corner (log: user_proj_sarlogic/runs/foo/logs/signoff/31-parasitics_extraction.max.log)...
[STEP 32]
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: user_proj_sarlogic/runs/foo/logs/signoff/32-rcx_mcsta.max.log)...
[STEP 33]
[INFO]: Running SPEF Extraction at the nom process corner (log: user_proj_sarlogic/runs/foo/logs/signoff/33-parasitics_extraction.nom.log)...
[STEP 34]
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: user_proj_sarlogic/runs/foo/logs/signoff/34-rcx_mcsta.nom.log)...
[WARNING]: VSRC_LOC_FILES was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for VSRC_LOC_FILES.
[STEP 35]
[INFO]: Creating IR Drop Report (log: user_proj_sarlogic/runs/foo/logs/signoff/35-irdrop.log)...
[STEP 36]
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: user_proj_sarlogic/runs/foo/logs/signoff/36-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/foss/designs/caravel_user_project/openlane/user_proj_sarlogic/runs/foo/logs/signoff/36-lef.log)...
[STEP 37]
[INFO]: Streaming out GDSII with KLayout (log: user_proj_sarlogic/runs/foo/logs/signoff/37-gdsii-klayout.log)...
[WARNING]: 'user_proj_sarlogic/runs/foo/results/signoff/user_proj_sarlogic.klayout.gds' wasn't found. Skipping GDS XOR.
[STEP 38]
[INFO]: Running Magic Spice Export from LEF (log: user_proj_sarlogic/runs/foo/logs/signoff/38-spice.log)...
[STEP 39]
[INFO]: Writing Powered Verilog (logs: user_proj_sarlogic/runs/foo/logs/signoff/39-write_powered_def.log, user_proj_sarlogic/runs/foo/logs/signoff/39-write_powered_verilog.log)...
[STEP 40]
[INFO]: Writing Verilog (log: user_proj_sarlogic/runs/foo/logs/signoff/39-write_powered_verilog.log)...
[STEP 41]
[INFO]: Running LVS (log: user_proj_sarlogic/runs/foo/logs/signoff/41-lvs.lef.log)...
[STEP 42]
[INFO]: Running Magic DRC (log: user_proj_sarlogic/runs/foo/logs/signoff/42-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: No Magic DRC violations after GDS streaming out.
[WARNING]: gf180mcuD isn't supported by OpenLane during KLayout DRC. Skipping this step.
[STEP 43]
[INFO]: Running OpenROAD Antenna Rule Checker (log: user_proj_sarlogic/runs/foo/logs/signoff/43-arc.log)...
[INFO]: Saving current set of views in 'user_proj_sarlogic/runs/foo/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'user_proj_sarlogic/runs/foo/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'user_proj_sarlogic/runs/foo/reports/metrics.csv'.
[WARNING]: There are max fanout violations in the design at the Typical corner. Please refer to 'user_proj_sarlogic/runs/foo/reports/signoff/34-sta-rcx_nom/multi_corner_sta.checks.rpt'.
[INFO]: There are no hold violations in the design at the Typical corner.
[INFO]: There are no setup violations in the design at the Typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
[WARNING]: DIODE_INSERTION_STRATEGY is now deprecated; use GRT_REPAIR_ANTENNAS, DIODE_ON_PORTS and RUN_HEURISTIC_DIODE_INSERTION instead.
[WARNING]: The variable name DESIGN_IS_CORE was renamed to FP_PDN_MULTILAYER. Update your configuration file.
[WARNING]: 10 warnings found by linter
[WARNING]: Current core area is too small for the power grid settings chosen. The power grid was scaled down to an offset of 1/8 the core width and height and a pitch of 1/4 the core width and height.
[WARNING]: VSRC_LOC_FILES was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for VSRC_LOC_FILES.
[WARNING]: 'user_proj_sarlogic/runs/foo/results/signoff/user_proj_sarlogic.klayout.gds' wasn't found. Skipping GDS XOR.
[WARNING]: gf180mcuD isn't supported by OpenLane during KLayout DRC. Skipping this step.
[WARNING]: There are max fanout violations in the design at the Typical corner. Please refer to 'user_proj_sarlogic/runs/foo/reports/signoff/34-sta-rcx_nom/multi_corner_sta.checks.rpt'.

/foss/designs/caravel_user_project/openlane > 