Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 21 16:10:45 2025
| Host         : LAPTOP-T4A93B1T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_SW[0]
                            (input port)
  Destination:            o_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.663ns  (logic 5.337ns (55.228%)  route 4.326ns (44.772%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    i_SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  i_SW_IBUF[0]_inst/O
                         net (fo=4, routed)           1.567     3.020    i_SW_IBUF[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.152     3.172 r  o_LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.759     5.931    o_LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732     9.663 r  o_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.663    o_LED[1]
    E19                                                               r  o_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SW[2]
                            (input port)
  Destination:            o_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.554ns  (logic 5.097ns (59.584%)  route 3.457ns (40.416%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  i_SW[2] (IN)
                         net (fo=0)                   0.000     0.000    i_SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_SW_IBUF[2]_inst/O
                         net (fo=3, routed)           1.425     2.888    i_SW_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.124     3.012 r  o_LED_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.033     5.045    o_LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.554 r  o_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.554    o_LED[3]
    V19                                                               r  o_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SW[0]
                            (input port)
  Destination:            o_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 5.078ns (59.391%)  route 3.472ns (40.609%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    i_SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  i_SW_IBUF[0]_inst/O
                         net (fo=4, routed)           1.567     3.020    i_SW_IBUF[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.124     3.144 r  o_LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905     5.049    o_LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.550 r  o_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.550    o_LED[2]
    U19                                                               r  o_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SW[2]
                            (input port)
  Destination:            o_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.402ns  (logic 5.096ns (60.659%)  route 3.305ns (39.341%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  i_SW[2] (IN)
                         net (fo=0)                   0.000     0.000    i_SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_SW_IBUF[2]_inst/O
                         net (fo=3, routed)           1.425     2.888    i_SW_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.124     3.012 r  o_LED_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.881     4.893    o_LED_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.402 r  o_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.402    o_LED[4]
    W18                                                               r  o_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SW[1]
                            (input port)
  Destination:            o_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 5.090ns (62.097%)  route 3.107ns (37.903%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_SW[1] (IN)
                         net (fo=0)                   0.000     0.000    i_SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_SW_IBUF[1]_inst/O
                         net (fo=4, routed)           1.233     2.694    i_SW_IBUF[1]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     2.818 r  o_LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.692    o_LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.197 r  o_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.197    o_LED[0]
    U16                                                               r  o_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_SW[2]
                            (input port)
  Destination:            o_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.479ns (65.435%)  route 0.781ns (34.565%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  i_SW[2] (IN)
                         net (fo=0)                   0.000     0.000    i_SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_SW_IBUF[2]_inst/O
                         net (fo=3, routed)           0.347     0.579    i_SW_IBUF[2]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.045     0.624 r  o_LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.058    o_LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.260 r  o_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.260    o_LED[2]
    U19                                                               r  o_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SW[0]
                            (input port)
  Destination:            o_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.476ns (64.718%)  route 0.804ns (35.282%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    i_SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  i_SW_IBUF[0]_inst/O
                         net (fo=4, routed)           0.366     0.587    i_SW_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.632 r  o_LED_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.439     1.070    o_LED_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.280 r  o_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.280    o_LED[4]
    W18                                                               r  o_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SW[0]
                            (input port)
  Destination:            o_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.476ns (63.394%)  route 0.852ns (36.606%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    i_SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  i_SW_IBUF[0]_inst/O
                         net (fo=4, routed)           0.366     0.587    i_SW_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.632 r  o_LED_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.487     1.118    o_LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.328 r  o_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.328    o_LED[3]
    V19                                                               r  o_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SW[0]
                            (input port)
  Destination:            o_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.472ns (63.019%)  route 0.864ns (36.981%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    i_SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_SW_IBUF[0]_inst/O
                         net (fo=4, routed)           0.452     0.673    i_SW_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.718 r  o_LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.412     1.130    o_LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.336 r  o_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.336    o_LED[0]
    U16                                                               r  o_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SW[2]
                            (input port)
  Destination:            o_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.572ns (57.601%)  route 1.157ns (42.399%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  i_SW[2] (IN)
                         net (fo=0)                   0.000     0.000    i_SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_SW_IBUF[2]_inst/O
                         net (fo=3, routed)           0.347     0.579    i_SW_IBUF[2]
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.048     0.627 r  o_LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.810     1.437    o_LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.730 r  o_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.730    o_LED[1]
    E19                                                               r  o_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





