/*
 * Copyright 2020 SomLabs
 * Copyright 2018 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "fsl-imx8mm.dtsi"

/ {
    model = "SomLabs VisionSOM-8MM";
    compatible = "somlabs,visionsom-8mm", "fsl,imx8mm";

    chosen {
        bootargs = "console=ttymxc3,115200 earlycon=ec_imx6q,0x30a60000,115200";
        stdout-path = &uart4;
    };

    firmware {
        optee {
            compatible = "linaro,optee-tz";
            method = "smc";
        };
    };

    regulators {
        reg_usb_otg1_vbus: regulator@2 {
            compatible = "regulator-fixed";
            pinctrl-names = "default";
            pinctrl-0 = <&pinctrl_usb_otg1>;
            regulator-name = "usb_otg1_vbus";
            regulator-min-microvolt = <5000000>;
            regulator-max-microvolt = <5000000>;
            gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
            enable-active-high;
        };

        reg_usb_otg2_vbus: regulator@3 {
            compatible = "regulator-fixed";
            pinctrl-names = "default";
            pinctrl-0 = <&pinctrl_usb_otg2>;
            regulator-name = "usb_otg2_vbus";
            regulator-min-microvolt = <5000000>;
            regulator-max-microvolt = <5000000>;
            gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>;
            enable-active-high;
        };
    };
};

&iomuxc {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_hog_1>;

    visionsom-8mm {
        pinctrl_hog_1: hoggrp-1 {
            fsl,pins = <
                MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8		0x19
            >;
        };

        pinctrl_usb_otg1: usbotg1 {
            fsl,pins = <
                MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12      0x19
                MX8MM_IOMUXC_GPIO1_IO13_GPIO1_IO13      0x1c4
            >;
        };

        pinctrl_usb_otg2: usbotg2 {
            fsl,pins = <
                MX8MM_IOMUXC_GPIO1_IO14_GPIO1_IO14      0x19
                MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15      0x1c4
            >;
        };

        pinctrl_fec1: fec1grp {
            fsl,pins = <
                MX8MM_IOMUXC_ENET_MDC_ENET1_MDC		0x3
                MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO	0x3
                MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x1f
                MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x1f
                MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x1f
                MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x1f
                MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x91
                MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x91
                MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x91
                MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x91
                MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x1f
                MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
                MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
                MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
                // MX8MM_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROOT 0x1f
            >;
        };

        pinctrl_i2c4: i2c4grp {
            fsl,pins = <
                MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL			0x400001c3
                MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA			0x400001c3
            >;
        };

        pinctrl_i2c4_gpio: i2c4grp-gpio {
            fsl,pins = <
                MX8MM_IOMUXC_I2C4_SCL_GPIO5_IO20       		0x1c3
                MX8MM_IOMUXC_I2C4_SDA_GPIO5_IO21        	0x1c3
            >;
        };

        pinctrl_pmic: pmicirq {
            fsl,pins = <
                MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1		0x41
            >;
        };

        pinctrl_i2c2: i2c2grp {
            fsl,pins = <
                MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL          0x400000c3
                MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA          0x400000c3
            >;
        };

        pinctrl_i2c2_gpio: i2c2grp-gpio {
            fsl,pins = <
                MX8MM_IOMUXC_I2C2_SCL_GPIO5_IO16        0x0c3
                MX8MM_IOMUXC_I2C2_SDA_GPIO5_IO17        0x0c3
            >;
        };

        pinctrl_uart4: uart4grp {
            fsl,pins = <
                MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX	0x49
                MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX	0x49
            >;
        };

        pinctrl_usdhc1: usdhc1grp {
            fsl,pins = <
                MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x190
                MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d0
                MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d0
                MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d0
                MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d0
                MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d0
                MX8MM_IOMUXC_GPIO1_IO03_USDHC1_VSELECT	0x1d0
            >;
        };

        pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
            fsl,pins = <
                MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x194
                MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d4
                MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d4
                MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d4
                MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d4
                MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d4
                MX8MM_IOMUXC_GPIO1_IO03_USDHC1_VSELECT	0x1d0
            >;
        };

        pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
            fsl,pins = <
                MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x196
                MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d6
                MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d6
                MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d6
                MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d6
                MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d6
                MX8MM_IOMUXC_GPIO1_IO03_USDHC1_VSELECT	0x1d0
            >;
        };

        pinctrl_usdhc3: usdhc3grp {
            fsl,pins = <
                MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000190
                MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
                MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
                MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
                MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
                MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
                MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
                MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
                MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
                MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
                MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190
            >;
        };

        pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
            fsl,pins = <
                MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000194
                MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
                MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
                MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
                MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
                MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
                MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
                MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
                MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
                MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
                MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x194
            >;
        };

        pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
            fsl,pins = <
                MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000196
                MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
                MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
                MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
                MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
                MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
                MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
                MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
                MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
                MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
                MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x196
            >;
        };

        pinctrl_wdog: wdoggrp {
            fsl,pins = <
                MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
            >;
        };
    };
};

&i2c4 {
    clock-frequency = <400000>;
    pinctrl-names = "default", "gpio";
    pinctrl-0 = <&pinctrl_i2c4>;
    pinctrl-1 = <&pinctrl_i2c4_gpio>;
    scl-gpios = <&gpio5 20 GPIO_ACTIVE_HIGH>;
    sda-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>;
    status = "okay";

    pmic: pca9450@4b {
        reg = <0x4b>;
        compatible = "nxp,pca9450";
        /* PMIC PCA9450 PMIC_nINT GPIO1_IO1 */
        pinctrl-0 = <&pinctrl_pmic>;
        gpio_intr = <&gpio1 1 GPIO_ACTIVE_LOW>;
    };
};

&i2c2 {
    clock-frequency = <400000>;
    pinctrl-names = "default", "gpio";
    pinctrl-0 = <&pinctrl_i2c2>;
    pinctrl-1 = <&pinctrl_i2c2_gpio>;
    scl-gpios = <&gpio5 16 GPIO_ACTIVE_HIGH>;
    sda-gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;
    status = "okay";
};

&fec1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_fec1>;
    phy-mode = "rgmii-id";
    phy-handle = <&ethphy0>;
    fsl,magic-packet;
    status = "okay";

    mdio {
        #address-cells = <1>;
        #size-cells = <0>;

        ethphy0: ethernet-phy@0 {
            compatible = "ethernet-phy-ieee802.3-c22";
            reg = <0>;
        };
    };
};

&uart4 { /* console */
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart4>;
    status = "okay";
};

/* on carrier board */
&usdhc1 {
    pinctrl-names = "default", "state_100mhz", "state_200mhz";
    pinctrl-0 = <&pinctrl_usdhc1>;
    pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
    pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
    bus-width = <4>;
    no-1-8-v;
    non-removable;
    //vmmc-supply = <&reg_usdhc2_vmmc>;
    status = "okay";
};

&usdhc3 {
    pinctrl-names = "default", "state_100mhz", "state_200mhz";
    pinctrl-0 = <&pinctrl_usdhc3>;
    pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
    pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
    bus-width = <4>;
    non-removable;
    no-1-8-v;
    status = "okay";
};

&wdog1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_wdog>;
    fsl,ext-reset-output;
    status = "okay";
};

&A53_0 {
    //arm-supply = <&buck2_reg>;
};

&usbotg1 {
    status = "okay";
    dr_mode = "otg";
    vbus-supply = <&reg_usb_otg1_vbus>;
    //extcon = <&typec_ptn5110_1>;
};

&usbotg2 {
    status = "okay";
    dr_mode = "host";
    vbus-supply = <&reg_usb_otg2_vbus>;
    //extcon = <&typec_ptn5110_2>;
};
