

================================================================
== Vitis HLS Report for 'tx_ddr_Pipeline_VITIS_LOOP_975_2'
================================================================
* Date:           Tue Nov 15 12:03:30 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.354 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_975_2  |        7|        7|         2|          1|          1|     7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc1444"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [mac_logger.cpp:975]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.58ns)   --->   "%icmp_ln975 = icmp_eq  i3 %i_2, i3 7" [mac_logger.cpp:975]   --->   Operation 9 'icmp' 'icmp_ln975' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.67ns)   --->   "%add_ln975 = add i3 %i_2, i3 1" [mac_logger.cpp:975]   --->   Operation 11 'add' 'add_ln975' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln975 = br i1 %icmp_ln975, void %for.inc1444.split, void %for.end1446.exitStub" [mac_logger.cpp:975]   --->   Operation 12 'br' 'br_ln975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln975 = zext i3 %i_2" [mac_logger.cpp:975]   --->   Operation 13 'zext' 'zext_ln975' <Predicate = (!icmp_ln975)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tap_header1_addr = getelementptr i32 %tap_header1, i64 0, i64 %zext_ln975" [mac_logger.cpp:977]   --->   Operation 14 'getelementptr' 'tap_header1_addr' <Predicate = (!icmp_ln975)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.67ns)   --->   "%tap_header1_load = load i3 %tap_header1_addr" [mac_logger.cpp:977]   --->   Operation 15 'load' 'tap_header1_load' <Predicate = (!icmp_ln975)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln975 = store i3 %add_ln975, i3 %i" [mac_logger.cpp:975]   --->   Operation 16 'store' 'store_ln975' <Predicate = (!icmp_ln975)> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln975)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln976 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_50" [mac_logger.cpp:976]   --->   Operation 17 'specpipeline' 'specpipeline_ln976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln975 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [mac_logger.cpp:975]   --->   Operation 18 'specloopname' 'specloopname_ln975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.67ns)   --->   "%tap_header1_load = load i3 %tap_header1_addr" [mac_logger.cpp:977]   --->   Operation 19 'load' 'tap_header1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tap_header_addr = getelementptr i32 %tap_header, i64 0, i64 %zext_ln975" [mac_logger.cpp:977]   --->   Operation 20 'getelementptr' 'tap_header_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.67ns)   --->   "%store_ln977 = store i32 %tap_header1_load, i3 %tap_header_addr" [mac_logger.cpp:977]   --->   Operation 21 'store' 'store_ln977' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln975 = br void %for.inc1444" [mac_logger.cpp:975]   --->   Operation 22 'br' 'br_ln975' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', mac_logger.cpp:975) on local variable 'i' [7]  (0 ns)
	'add' operation ('add_ln975', mac_logger.cpp:975) [10]  (0.673 ns)
	'store' operation ('store_ln975', mac_logger.cpp:975) of variable 'add_ln975', mac_logger.cpp:975 on local variable 'i' [20]  (0.427 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'load' operation ('tap_header1_load', mac_logger.cpp:977) on array 'tap_header1' [17]  (0.677 ns)
	'store' operation ('store_ln977', mac_logger.cpp:977) of variable 'tap_header1_load', mac_logger.cpp:977 on array 'tap_header' [19]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
