[2025-09-17 06:21:02] START suite=qualcomm_srv trace=srv459_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv459_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2839414 heartbeat IPC: 3.522 cumulative IPC: 3.522 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5291625 heartbeat IPC: 4.078 cumulative IPC: 3.78 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5291625 cumulative IPC: 3.78 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5291625 cumulative IPC: 3.78 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 15022800 heartbeat IPC: 1.028 cumulative IPC: 1.028 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 25368984 heartbeat IPC: 0.9665 cumulative IPC: 0.9961 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 35075878 heartbeat IPC: 1.03 cumulative IPC: 1.007 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 45163031 heartbeat IPC: 0.9914 cumulative IPC: 1.003 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 55093744 heartbeat IPC: 1.007 cumulative IPC: 1.004 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 64917934 heartbeat IPC: 1.018 cumulative IPC: 1.006 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 74792031 heartbeat IPC: 1.013 cumulative IPC: 1.007 (Simulation time: 00 hr 09 min 33 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 84707293 heartbeat IPC: 1.009 cumulative IPC: 1.007 (Simulation time: 00 hr 10 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv459_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000025 cycles: 94357355 heartbeat IPC: 1.036 cumulative IPC: 1.01 (Simulation time: 00 hr 12 min 04 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 98293411 cumulative IPC: 1.017 (Simulation time: 00 hr 13 min 17 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 98293411 cumulative IPC: 1.017 (Simulation time: 00 hr 13 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv459_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.017 instructions: 100000000 cycles: 98293411
CPU 0 Branch Prediction Accuracy: 94.15% MPKI: 10.45 Average ROB Occupancy at Mispredict: 39.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1762
BRANCH_INDIRECT: 0.1771
BRANCH_CONDITIONAL: 9.405
BRANCH_DIRECT_CALL: 0.3199
BRANCH_INDIRECT_CALL: 0.08543
BRANCH_RETURN: 0.2895


====Backend Stall Breakdown====
ROB_STALL: 1904998
LQ_STALL: 0
SQ_STALL: 476030


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 218.29668
REPLAY_LOAD: 78.501015
NON_REPLAY_LOAD: 13.3092985

== Total ==
ADDR_TRANS: 452529
REPLAY_LOAD: 232206
NON_REPLAY_LOAD: 1220263

== Counts ==
ADDR_TRANS: 2073
REPLAY_LOAD: 2958
NON_REPLAY_LOAD: 91685

cpu0->cpu0_STLB TOTAL        ACCESS:    1540278 HIT:    1366935 MISS:     173343 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1540278 HIT:    1366935 MISS:     173343 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 117.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4661044 HIT:    2719286 MISS:    1941758 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3601512 HIT:    2057529 MISS:    1543983 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     172583 HIT:      78554 MISS:      94029 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     527699 HIT:     523589 MISS:       4110 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     359250 HIT:      59614 MISS:     299636 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.81 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14471662 HIT:   11001307 MISS:    3470355 MSHR_MERGE:     973297
cpu0->cpu0_L1I LOAD         ACCESS:   14471662 HIT:   11001307 MISS:    3470355 MSHR_MERGE:     973297
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 24.08 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24788395 HIT:   22503208 MISS:    2285187 MSHR_MERGE:     648894
cpu0->cpu0_L1D LOAD         ACCESS:   14397971 HIT:   12918773 MISS:    1479198 MSHR_MERGE:     374742
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9992662 HIT:    9549575 MISS:     443087 MSHR_MERGE:     270501
cpu0->cpu0_L1D TRANSLATION  ACCESS:     397762 HIT:      34860 MISS:     362902 MSHR_MERGE:       3651
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 37.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11910192 HIT:   11123615 MISS:     786577 MSHR_MERGE:     409645
cpu0->cpu0_ITLB LOAD         ACCESS:   11910192 HIT:   11123615 MISS:     786577 MSHR_MERGE:     409645
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 19.61 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23252847 HIT:   21690810 MISS:    1562037 MSHR_MERGE:     398691
cpu0->cpu0_DTLB LOAD         ACCESS:   23252847 HIT:   21690810 MISS:    1562037 MSHR_MERGE:     398691
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.33 cycles
cpu0->LLC TOTAL        ACCESS:    2232467 HIT:    2008167 MISS:     224300 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1543980 HIT:    1390285 MISS:     153695 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      94029 HIT:      69670 MISS:      24359 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     294822 HIT:     294550 MISS:        272 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     299636 HIT:     253662 MISS:      45974 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.72 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4162
  ROW_BUFFER_MISS:     219863
  AVG DBUS CONGESTED CYCLE: 7.438
Channel 0 WQ ROW_BUFFER_HIT:      17592
  ROW_BUFFER_MISS:      93249
  FULL:          0
Channel 0 REFRESHES ISSUED:       8192

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       857736       252727       139416         7641
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          635         9507        39826         8375
  STLB miss resolved @ L2C                0         1002        15730        40282         4207
  STLB miss resolved @ LLC                0         1535        32634       128215        15875
  STLB miss resolved @ MEM                0          194         4810        22050        24640

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             105545        15055       326851       130316         2695
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          304         3524        14826          961
  STLB miss resolved @ L2C                0          193         6935        19153          402
  STLB miss resolved @ LLC                0          420        17457        88213         2191
  STLB miss resolved @ MEM                0           36         2281        10556         3588
[2025-09-17 06:34:20] END   suite=qualcomm_srv trace=srv459_ap (rc=0)
