// Seed: 2831175808
module module_0 (
    input wor id_0,
    output wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    output wand id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri1 id_7
);
  logic [7:0] id_9, id_10;
  assign id_10[1] = 1 ? -1'b0 : id_6;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input supply1 id_2,
    input wor id_3,
    output tri id_4,
    input tri1 id_5,
    output supply1 id_6,
    input supply0 id_7
);
  wire id_9;
  parameter id_10 = 1;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_7,
      id_6,
      id_5,
      id_7,
      id_7
  );
endmodule
