{"Source Block": ["hdl/library/axi_dmac/request_arb.v@193:203@HdlIdDef", "wire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [3:0] dest_req_last_burst_length;\nwire [2:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@198:208", "wire [3:0] dest_req_last_burst_length;\nwire [2:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n"], ["hdl/library/axi_dmac/request_arb.v@194:204", "wire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [3:0] dest_req_last_burst_length;\nwire [2:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\n"], ["hdl/library/axi_dmac/request_arb.v@188:198", "wire req_dest_empty;\nwire req_src_valid;\nwire req_src_ready;\nwire req_src_empty;\n\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [3:0] dest_req_last_burst_length;\n"], ["hdl/library/axi_dmac/request_arb.v@191:201", "wire req_src_empty;\n\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [3:0] dest_req_last_burst_length;\nwire [2:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@197:207", "wire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [3:0] dest_req_last_burst_length;\nwire [2:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\n"], ["hdl/library/axi_dmac/request_arb.v@190:200", "wire req_src_ready;\nwire req_src_empty;\n\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [3:0] dest_req_last_burst_length;\nwire [2:0] dest_req_last_beat_bytes;\n\n"], ["hdl/library/axi_dmac/request_arb.v@217:227", "wire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@219:229", "wire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n"], ["hdl/library/axi_dmac/request_arb.v@196:206", "wire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [3:0] dest_req_last_burst_length;\nwire [2:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\n"], ["hdl/library/axi_dmac/request_arb.v@189:199", "wire req_src_valid;\nwire req_src_ready;\nwire req_src_empty;\n\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [3:0] dest_req_last_burst_length;\nwire [2:0] dest_req_last_beat_bytes;\n"], ["hdl/library/axi_dmac/request_arb.v@218:228", "wire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\n"], ["hdl/library/axi_dmac/request_arb.v@192:202", "\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [3:0] dest_req_last_burst_length;\nwire [2:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@199:209", "wire [2:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\n"]], "Diff Content": {"Delete": [[198, "wire [3:0] dest_req_last_burst_length;\n"]], "Add": []}}