Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_TopModule_TB_behav xil_defaultlib.Processor_TopModule_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CntUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INS_MEM
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.BranchComparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_Ext
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.ProcessorTopModule
Compiling module xil_defaultlib.Processor_TopModule_TB
WARNING: [XSIM 43-3373] "D:/NYU MS EE/Sem-III/AHD/AHD PROJECT MILESTONE 2 RESUBMISSION/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sim_1/new/Processor_TopModule_TB.v" Line 44. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_TopModule_TB_behav
