# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project Lab4
# Compile of ShiftReg.v was successful.
# Compile of ShiftReg_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui Lab4.ShiftReg_tb
# vsim -gui Lab4.ShiftReg_tb 
# Start time: 11:15:28 on May 08,2022
# Loading Lab4.ShiftReg_tb
# Loading Lab4.ShiftReg
run -all
# Case: 00_0000_0000
# 1 0 0 0 0 0 0 0 0 0
# 0 1 0 0 0 0 0 0 0 0
# 0 0 1 0 0 0 0 0 0 0
# 0 0 0 1 0 0 0 0 0 0
# 0 0 0 0 1 0 0 0 0 0
# 0 0 0 0 0 1 0 0 0 0
# 0 0 0 0 0 0 1 0 0 0
# 0 0 0 0 0 0 0 1 0 0
# 0 0 0 0 0 0 0 0 1 0
# 0 0 0 0 0 0 0 0 0 1
# 0 0 0 0 0 0 0 0 0 0
# 1 0 0 0 0 0 0 0 0 0
# 0 1 0 0 0 0 0 0 0 0
# 0 0 1 0 0 0 0 0 0 0
# 0 0 0 1 0 0 0 0 0 0
# 0 0 0 0 1 0 0 0 0 0
# Case: 11_1111_1111
# 0 1 1 1 1 1 1 1 1 1
# 0 0 1 1 1 1 1 1 1 1
# 0 0 0 1 1 1 1 1 1 1
# 0 0 0 0 1 1 1 1 1 1
# 0 0 0 0 0 1 1 1 1 1
# 0 0 0 0 0 0 1 1 1 1
# 0 0 0 0 0 0 0 1 1 1
# 0 0 0 0 0 0 0 0 1 1
# 0 0 0 0 0 0 0 0 0 1
# 0 0 0 0 0 0 0 0 0 0
# 1 0 0 0 0 0 0 0 0 0
# 0 1 0 0 0 0 0 0 0 0
# 0 0 1 0 0 0 0 0 0 0
# 0 0 0 1 0 0 0 0 0 0
# 0 0 0 0 1 0 0 0 0 0
# 0 0 0 0 0 1 0 0 0 0
# Case: 10_1010_1010
# 0 1 0 1 0 1 0 1 0 1
# 0 0 1 0 1 0 1 0 1 0
# 0 0 0 1 0 1 0 1 0 1
# 0 0 0 0 1 0 1 0 1 0
# 0 0 0 0 0 1 0 1 0 1
# 0 0 0 0 0 0 1 0 1 0
# 0 0 0 0 0 0 0 1 0 1
# 0 0 0 0 0 0 0 0 1 0
# 0 0 0 0 0 0 0 0 0 1
# 0 0 0 0 0 0 0 0 0 0
# 1 0 0 0 0 0 0 0 0 0
# 0 1 0 0 0 0 0 0 0 0
# 0 0 1 0 0 0 0 0 0 0
# 0 0 0 1 0 0 0 0 0 0
# 0 0 0 0 1 0 0 0 0 0
# 0 0 0 0 0 1 0 0 0 0
# Compile of ShiftReg.v was successful.
# Compile of ShiftReg_tb.v was successful.
# 2 compiles, 0 failed with no errors.
# Break key hit
# Simulation stop requested.
vsim -gui Lab4.ShiftReg_tb
# End time: 11:17:06 on May 08,2022, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
# vsim -gui Lab4.ShiftReg_tb 
# Start time: 11:17:06 on May 08,2022
# Loading Lab4.ShiftReg_tb
# Loading Lab4.ShiftReg
run -all
# Case: 00_0000_0000
# 1 0 0 0 0 0 0 0 0 0
# 0 1 0 0 0 0 0 0 0 0
# 0 0 1 0 0 0 0 0 0 0
# 0 0 0 1 0 0 0 0 0 0
# 0 0 0 0 1 0 0 0 0 0
# 0 0 0 0 0 1 0 0 0 0
# 0 0 0 0 0 0 1 0 0 0
# 0 0 0 0 0 0 0 1 0 0
# 0 0 0 0 0 0 0 0 1 0
# 0 0 0 0 0 0 0 0 0 1
# 0 0 0 0 0 0 0 0 0 0
# 1 0 0 0 0 0 0 0 0 0
# 0 1 0 0 0 0 0 0 0 0
# 0 0 1 0 0 0 0 0 0 0
# 0 0 0 1 0 0 0 0 0 0
# 0 0 0 0 1 0 0 0 0 0
# Case: 11_1111_1111
# 0 1 1 1 1 1 1 1 1 1
# 0 0 1 1 1 1 1 1 1 1
# 0 0 0 1 1 1 1 1 1 1
# 0 0 0 0 1 1 1 1 1 1
# 0 0 0 0 0 1 1 1 1 1
# 0 0 0 0 0 0 1 1 1 1
# 0 0 0 0 0 0 0 1 1 1
# 0 0 0 0 0 0 0 0 1 1
# 0 0 0 0 0 0 0 0 0 1
# 0 0 0 0 0 0 0 0 0 0
# 1 0 0 0 0 0 0 0 0 0
# 0 1 0 0 0 0 0 0 0 0
# 0 0 1 0 0 0 0 0 0 0
# 0 0 0 1 0 0 0 0 0 0
# 0 0 0 0 1 0 0 0 0 0
# 0 0 0 0 0 1 0 0 0 0
# Case: 10_1010_1010
# 0 1 0 1 0 1 0 1 0 1
# 0 0 1 0 1 0 1 0 1 0
# 0 0 0 1 0 1 0 1 0 1
# 0 0 0 0 1 0 1 0 1 0
# 0 0 0 0 0 1 0 1 0 1
# 0 0 0 0 0 0 1 0 1 0
# 0 0 0 0 0 0 0 1 0 1
# 0 0 0 0 0 0 0 0 1 0
# 0 0 0 0 0 0 0 0 0 1
# 0 0 0 0 0 0 0 0 0 0
# 1 0 0 0 0 0 0 0 0 0
# 0 1 0 0 0 0 0 0 0 0
# 0 0 1 0 0 0 0 0 0 0
# 0 0 0 1 0 0 0 0 0 0
# 0 0 0 0 1 0 0 0 0 0
# 0 0 0 0 0 1 0 0 0 0
# 0 0 0 0 0 0 1 0 0 0
# 0 0 0 0 0 0 0 1 0 0
# 0 0 0 0 0 0 0 0 1 0
# 0 0 0 0 0 0 0 0 0 1
# 0 0 0 0 0 0 0 0 0 0
# 1 0 0 0 0 0 0 0 0 0
# 0 1 0 0 0 0 0 0 0 0
# 0 0 1 0 0 0 0 0 0 0
# 0 0 0 1 0 0 0 0 0 0
# 0 0 0 0 1 0 0 0 0 0
