Bhatia, S. and Jha, N. K. 1994. Genesis: A behavioral synthesis system for hierarchical testability. In Proceedings of the European Design and Test Conference (Feb. 28--Mar. 3). 272--276.
Chickermane, V. and Patel, J. H. 1991. A fault oriented partial scan design approach. In Proceedings of the International Conference on Computer-Aided Design (Nov.). 400--403.
I. Ghosh , A. Raghunathan , N. K. Jha, Design for hierarchical testability of RTL circuits obtained by behavioral synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.9, p.1001-1014, November 2006[doi>10.1109/43.658568]
Hosseinabady, M., Lotfi-Kamran, P., Lombardi, F., and Navabi, Z. 2006. Low overhead DFT using CDFG by modifying controller. IEE Proc. Comput. Digital Technol. to appear.
Inoue, M., Suzuki, K., Okamoto, H., and Fujiwara, H. 2003. Test synthesis for datapaths using datapath-controller functions. In Proceedings of the 12th Asian Test Symposium (ATS) (Nov). 294--299.
Kin, H. B. 1999. High-Level synthesis and implementation of built-in self-testable data path intensive circuit. Ph.D. dissertation, Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, Virginia.
Darko Kirovski , Miodrag Potkonjak, Localized watermarking: methodology and application to operation scheduling, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.596-599, November 07-11, 1999, San Jose, California, USA
D. Kirovski , M. Potkonjak , L. M. Guerra, Improving the observability and controllability of datapaths for emulation-based debugging, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.11, p.1529-1541, November 2006[doi>10.1109/43.806800]
P. Kollig , B. M. Al-Hashimi, Reduction of latency and resource usage in bit-level pipelined data paths for FPGAs, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.227-234, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296466]
Lee, H. and Ha, D. 1993. On the generation of test patterns for combinational circuits. Tech. Rep. 12_93, Department of Electrical Engineering, Virginia Tech.
Yiorgos Makris , Vishal Patel , Alex Orailoglu, Efficient Transparency Extraction and Utilization in Hierarchical Test, Proceedings of the 19th IEEE VLSI Test Symposium, p.246, March 29-April 03, 2001
Yiorgos Makris , Jamison Collins , Alex OrailoÄŸlu, Fast Hierarchical Test Path Construction for Circuits with DFT-Free Controller-Datapath Interface, Journal of Electronic Testing: Theory and Applications, v.18 n.1, p.29-42, February 2002[doi>10.1023/A:1013723905896]
Thomas Niermann , Janak H. Patel, HITEC: a test generation package for sequential circuits, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
Potkonjak, M., Dey, S., and Wong, J. L. 2004. Optimizing designs using the addition of deflection operations. http://trix.cs.ucla.edu/jenni/papers/HotPot_TR.pdf.
Srivaths Ravi , Ganesh Lakshminarayana , Niraj K. Jha, TAO: regular expression based high-level testability analysis and optimization, Proceedings of the 1998 IEEE International Test Conference, p.331-340, October 18-22, 1998
Hiroki Wada , Toshimitsu Masuzawa , Kewal K. Saluja , Hideo Fujiwara, Design for Strong Testability of RTL Data Paths to Provide Complete Fault Efficiency, Proceedings of the 13th International Conference on VLSI Design, p.300, January 04-07, 2000
