# ğŸ“˜ Multiplexer â€“ A Comprehensive Guide

## âœ¨ Introduction
A **Multiplexer (MUX)** is a combinational logic circuit that selects one of many input signals and forwards the selected input to a single output line. It is widely used in **data routing, communication systems, and memory selection**.

The number of inputs to a multiplexer is determined by the number of **selection lines (n)**, following the rule:

\[ 2^n \text{ inputs for } n \text{ selection lines} \]

For example:
- **2:1 MUX** â†’ 2 inputs, 1 selection line
- **4:1 MUX** â†’ 4 inputs, 2 selection lines
- **8:1 MUX** â†’ 8 inputs, 3 selection lines
- **16:1 MUX** â†’ 16 inputs, 4 selection lines

---

## ğŸ“Œ 2:1 Multiplexer

ğŸ”¹ **How It Works:**
- A **single selection line (S)** chooses between **two input signals (Iâ‚€, Iâ‚)**.
- The output is determined by the formula:
  \[ Y = \bar{S} I_0 + S I_1 \]

ğŸ“· **Truth Table:**

| S | Output Y |
|---|---------|
| 0 | Iâ‚€      |
| 1 | Iâ‚      |

ğŸ“· **Schematic Diagram:**


---

## ğŸ“Œ 4:1 Multiplexer

ğŸ”¹ **How It Works:**
- Uses **two selection lines (Sâ‚€, Sâ‚)** to choose between **four inputs (Iâ‚€ - Iâ‚ƒ)**.
- The output is given by:
  \[ Y = \bar{Sâ‚€} \bar{Sâ‚} Iâ‚€ + \bar{Sâ‚€} Sâ‚ Iâ‚ + Sâ‚€ \bar{Sâ‚} Iâ‚‚ + Sâ‚€ Sâ‚ Iâ‚ƒ \]

ğŸ“· **Truth Table:**

| Sâ‚ | Sâ‚€ | Output Y |
|----|----|---------|
| 0  | 0  | Iâ‚€      |
| 0  | 1  | Iâ‚      |
| 1  | 0  | Iâ‚‚      |
| 1  | 1  | Iâ‚ƒ      |

ğŸ“· **Schematic Diagram:**


---

## ğŸ“Œ 8:1 Multiplexer

ğŸ”¹ **How It Works:**
- Uses **three selection lines (Sâ‚€, Sâ‚, Sâ‚‚)** to choose between **eight inputs (Iâ‚€ - Iâ‚‡)**.
- The output formula expands further based on selection line values.

ğŸ“· **Truth Table:**

| Sâ‚‚ | Sâ‚ | Sâ‚€ | Output Y |
|----|----|----|---------|
| 0  | 0  | 0  | Iâ‚€      |
| 0  | 0  | 1  | Iâ‚      |
| 0  | 1  | 0  | Iâ‚‚      |
| 0  | 1  | 1  | Iâ‚ƒ      |
| 1  | 0  | 0  | Iâ‚„      |
| 1  | 0  | 1  | Iâ‚…      |
| 1  | 1  | 0  | Iâ‚†      |
| 1  | 1  | 1  | Iâ‚‡      |

ğŸ“· **Schematic Diagram:**


---

## ğŸ“Œ 16:1 Multiplexer

ğŸ”¹ **How It Works:**
- Uses **four selection lines (Sâ‚€, Sâ‚, Sâ‚‚, Sâ‚ƒ)** to choose between **16 inputs (Iâ‚€ - Iâ‚â‚…)**.
- The truth table follows a similar pattern as the 8:1 MUX but with 16 rows.

ğŸ“· **Schematic Diagram:**


---

## ğŸ“Œ Applications of Multiplexers
âœ… **Data Selection** â€“ Routes multiple signals to a single output.
âœ… **Communication Systems** â€“ Used in telephone networks and signal processing.
âœ… **Memory Addressing** â€“ Helps in accessing memory locations.
âœ… **Arithmetic Circuits** â€“ Used in ALUs for selecting operations.

---

## ğŸ“Œ Summary Table
| Multiplexer Type | Number of Inputs | Selection Lines |
|-----------------|-----------------|----------------|
| **2:1 MUX**     | 2               | 1              |
| **4:1 MUX**     | 4               | 2              |
| **8:1 MUX**     | 8               | 3              |
| **16:1 MUX**    | 16              | 4              |

---

## ğŸ’¡ Conclusion
Multiplexers are essential components in **digital logic design**, enabling efficient selection and transmission of data. As the number of selection lines increases, the number of input choices grows exponentially, making multiplexers highly scalable for various applications.


---
