library verilog;
use verilog.vl_types.all;
entity ENCODER is
    port(
        \IN\            : in     vl_logic;
        clk             : in     vl_logic;
        reset           : in     vl_logic;
        \OUT\           : out    vl_logic_vector(3 downto 0);
        WRONG           : out    vl_logic
    );
end ENCODER;
