library IEEE;
use IEEE.std_logic_1164.all;

entity fourbitshifter is
  port(i_A2  : in std_logic_vector(31 downto 0);
       i_Shamt2: in std_logic;
       o_Y2  : out std_logic_vector(31 downto 0));

end fourbitshifter;