==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'acceleartor_hls_padding/shufflenet.cpp' ... 
WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'acceleartor_hls_padding/components.cpp' ... 
WARNING: [HLS 200-40] Skipped source file 'bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 96.984 ; gain = 47.402
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 97.020 ; gain = 47.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:216) in function 'subconv_1x1_32_p(ap_int<8> (*) [24][34][34], ap_int<8> (*) [24][1][1], ap_int<8>*, ap_int<8> (*) [24][34][34])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:297) in function 'subconv_1x1_16_p(ap_int<8> (*) [24][18][18], ap_int<8> (*) [24][1][1], ap_int<8>*, ap_int<8> (*) [24][18][18])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:564) in function 'subconv_1x1_16p_p(ap_int<8> (*) [48][18][18], ap_int<8> (*) [48][1][1], ap_int<8>*, ap_int<8> (*) [48][18][18])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (acceleartor_hls_padding/components.cpp:577) in function 'subconv_1x1_16p_p(ap_int<8> (*) [48][18][18], ap_int<8> (*) [48][1][1], ap_int<8>*, ap_int<8> (*) [48][18][18])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:662) in function 'subconv_1x1_8_p(ap_int<8> (*) [48][10][10], ap_int<8> (*) [48][1][1], ap_int<8>*, ap_int<8> (*) [48][10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=24).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1002) in function 'subconv_1x1_8p_p(ap_int<8> (*) [96][10][10], ap_int<8> (*) [96][1][1], ap_int<8>*, ap_int<8> (*) [96][10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (acceleartor_hls_padding/components.cpp:1014) in function 'subconv_1x1_8p_p(ap_int<8> (*) [96][10][10], ap_int<8> (*) [96][1][1], ap_int<8>*, ap_int<8> (*) [96][10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1.1' (acceleartor_hls_padding/components.cpp:1026) in function 'subconv_1x1_8p_p(ap_int<8> (*) [96][10][10], ap_int<8> (*) [96][1][1], ap_int<8>*, ap_int<8> (*) [96][10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.1.1' (acceleartor_hls_padding/components.cpp:1038) in function 'subconv_1x1_8p_p(ap_int<8> (*) [96][10][10], ap_int<8> (*) [96][1][1], ap_int<8>*, ap_int<8> (*) [96][10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1105) in function 'subconv_1x1_4_p(ap_int<8> (*) [96][6][6], ap_int<8> (*) [96][1][1], ap_int<8>*, ap_int<8> (*) [96][6][6])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=24).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (acceleartor_hls_padding/components.cpp:1117) in function 'subconv_1x1_4_p(ap_int<8> (*) [96][6][6], ap_int<8> (*) [96][1][1], ap_int<8>*, ap_int<8> (*) [96][6][6])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 138.176 ; gain = 88.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'avgpool' into 'ShuffleNetV2' (acceleartor_hls_padding/shufflenet.cpp:1292) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 146.203 ; gain = 96.621
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1388) in function 'conv_last' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:1105) in function 'subconv_1x1_4_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=24).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1117) in function 'subconv_1x1_4_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=24).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:1105) in function 'subconv_1x1_4_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1117) in function 'subconv_1x1_4_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:1002) in function 'subconv_1x1_8p_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1014) in function 'subconv_1x1_8p_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (acceleartor_hls_padding/components.cpp:1026) in function 'subconv_1x1_8p_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1.1' (acceleartor_hls_padding/components.cpp:1038) in function 'subconv_1x1_8p_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:1002) in function 'subconv_1x1_8p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1014) in function 'subconv_1x1_8p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (acceleartor_hls_padding/components.cpp:1026) in function 'subconv_1x1_8p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1.1' (acceleartor_hls_padding/components.cpp:1038) in function 'subconv_1x1_8p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:662) in function 'subconv_1x1_8_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=24).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:662) in function 'subconv_1x1_8_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:564) in function 'subconv_1x1_16p_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:577) in function 'subconv_1x1_16p_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:564) in function 'subconv_1x1_16p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:577) in function 'subconv_1x1_16p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (acceleartor_hls_padding/components.cpp:590) in function 'subconv_1x1_16p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1.1' (acceleartor_hls_padding/components.cpp:603) in function 'subconv_1x1_16p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:297) in function 'subconv_1x1_16_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:297) in function 'subconv_1x1_16_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:216) in function 'subconv_1x1_32_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:216) in function 'subconv_1x1_32_p' completely.
INFO: [XFORM 203-102] Partitioning array 'rr.V' (acceleartor_hls_padding/components.cpp:211) automatically.
INFO: [XFORM 203-102] Partitioning array 'rr.V' (acceleartor_hls_padding/components.cpp:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rr.V' (acceleartor_hls_padding/components.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'rr.V' (acceleartor_hls_padding/components.cpp:644) automatically.
INFO: [XFORM 203-102] Partitioning array 'rr.V' (acceleartor_hls_padding/components.cpp:998) automatically.
INFO: [XFORM 203-102] Partitioning array 'rr.V' (acceleartor_hls_padding/components.cpp:1101) automatically.
INFO: [XFORM 203-101] Partitioning array 'weight_temp.V' (acceleartor_hls_padding/components.cpp:1344) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'conv_last_output.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_96_96_1x1.V'  in dimension 1 with a cyclic factor 24.
INFO: [XFORM 203-101] Partitioning array 'buffer1_1_96_4x4_p.V'  in dimension 2 with a cyclic factor 24.
INFO: [XFORM 203-101] Partitioning array 'ShuffleConvs_2_DownsampleUnit__conv1r_output_p.V'  in dimension 2 with a cyclic factor 24.
INFO: [XFORM 203-101] Partitioning array 'weights_48_48_1x1.V'  in dimension 1 with a cyclic factor 24.
INFO: [XFORM 203-101] Partitioning array 'buffer1_1_48_8x8_p.V'  in dimension 2 with a cyclic factor 24.
INFO: [XFORM 203-101] Partitioning array 'ShuffleConvs_1_DownsampleUnit__conv1r_output_p.V'  in dimension 2 with a cyclic factor 24.
INFO: [XFORM 203-101] Partitioning array 'weights_24_24_1x1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer1_1_24_16x16_p.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ShuffleConvs_0_DownsampleUnit__conv1r_output_p.V'  in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.1' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.2' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.3' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.4' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.5' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.6' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.7' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.0.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.1.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.2.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.3.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.4.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.5.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.6.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.7.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'avgpool' into 'ShuffleNetV2' (acceleartor_hls_padding/shufflenet.cpp:1292) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 282.809 ; gain = 233.227
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:979:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:978:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (acceleartor_hls_padding/components.cpp:1049:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (acceleartor_hls_padding/components.cpp:1048:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:650:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:649:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:724:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:723:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:1082:17) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:1081:16) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (acceleartor_hls_padding/components.cpp:1128:17) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (acceleartor_hls_padding/components.cpp:1127:17) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:162:17) in function 'subconv_1x1_32_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:161:17) in function 'subconv_1x1_32_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:231:17) in function 'subconv_1x1_32_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:230:17) in function 'subconv_1x1_32_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:552:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:551:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (acceleartor_hls_padding/components.cpp:628:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (acceleartor_hls_padding/components.cpp:627:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:254:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:253:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:312:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:311:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:1357:6) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (acceleartor_hls_padding/components.cpp:1364:7) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (acceleartor_hls_padding/components.cpp:1363:6) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (acceleartor_hls_padding/components.cpp:1399:7) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (acceleartor_hls_padding/components.cpp:1398:6) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (acceleartor_hls_padding/components.cpp:44:8) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:43:7) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:42:6) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (acceleartor_hls_padding/components.cpp:54:13) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (acceleartor_hls_padding/components.cpp:53:9) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (acceleartor_hls_padding/components.cpp:79:13) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (acceleartor_hls_padding/components.cpp:78:9) in function 'conv1_p'.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_padding/components.cpp:786:25) into subconv_3x3_8_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:1143:25) into subconv_3x3_8_stride.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_padding/components.cpp:1189:25) into subconv_3x3_4_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:1143:25) into subconv_3x3_8_stride.1.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:739:25) into subconv_3x3_16_strid.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_padding/components.cpp:372:25) into subconv_3x3_16_no_re.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:327:25) into subconv_3x3_32_strid.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:739:25) into subconv_3x3_16_strid.1.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:327:25) into subconv_3x3_32_strid.1.
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:102:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 512 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:106:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 10 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:110:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 32 on port 'DATA_INPUT_OUTPUT' (acceleartor_hls_padding/shufflenet.cpp:118:8).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:131:13).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:135:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:146:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:149:6).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:158:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:161:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:175:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:187:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:190:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:217:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:220:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:230:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:233:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:242:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:280:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:283:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:293:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:296:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:303:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:306:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:336:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:349:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:352:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:360:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:363:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 512 on port 'weight.V' (acceleartor_hls_padding/components.cpp:1432:11).
INFO: [XFORM 203-811] Inferring bus burst write of length 10 on port 'output.V' (acceleartor_hls_padding/components.cpp:1436:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:01:57 . Memory (MB): peak = 988.719 ; gain = 939.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ShuffleNetV2' ...
WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_32_strid.1' to 'subconv_3x3_32_strid_1'.
WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_16_strid.1' to 'subconv_3x3_16_strid_1'.
WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_8_stride.1' to 'subconv_3x3_8_stride_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (acceleartor_hls_padding/components.cpp:83) of constant 0 on array 'output_V' and 'load' operation ('output_V_load', acceleartor_hls_padding/components.cpp:82) on array 'output_V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 4.
WARNING: [SCHED 204-21] Estimated clock period (9.63ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_28', acceleartor_hls_padding/components.cpp:70) (3.36 ns)
	'add' operation ('tmp_29', acceleartor_hls_padding/components.cpp:70) (3.02 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:70) of variable 'tmp_29', acceleartor_hls_padding/components.cpp:70 on array 'output_V' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 118.097 seconds; current allocated memory: 889.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 890.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'MUL_DP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MUL_DP'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 890.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 890.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_32_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 892.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 893.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_32_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 894.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 894.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 896.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 897.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 898.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 898.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 898.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 899.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 899.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 899.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 900.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 900.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 901.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 901.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 904.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.032 seconds; current allocated memory: 907.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.531 seconds; current allocated memory: 907.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 908.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 910.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.235 seconds; current allocated memory: 912.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.378 seconds; current allocated memory: 913.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 913.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 914.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 914.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 914.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 915.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 915.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 916.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 916.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 917.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 920.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.127 seconds; current allocated memory: 925.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.242 seconds; current allocated memory: 925.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 926.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_4_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.139 seconds; current allocated memory: 929.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.988 seconds; current allocated memory: 933.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 934.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 934.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_stride_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 935.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 935.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 935.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 936.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 936.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 937.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 937.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 938.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (acceleartor_hls_padding/components.cpp:1404) of constant 0 on array 'conv_last_output_V_0' and 'load' operation ('conv_last_output_V_0_4', acceleartor_hls_padding/components.cpp:1403) on array 'conv_last_output_V_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 4.
WARNING: [SCHED 204-21] Estimated clock period (9.63ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_s', acceleartor_hls_padding/components.cpp:1391) (3.36 ns)
	'add' operation ('tmp_53', acceleartor_hls_padding/components.cpp:1391) (3.02 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:1391) of variable 'tmp_53', acceleartor_hls_padding/components.cpp:1391 on array 'conv_last_output_V_0' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 939.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 940.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 940.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 940.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.06 seconds; current allocated memory: 974.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 26.488 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_V' to 'conv1_p_weight_tebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mac_muladd_8s_8s_8ns_8_1' to 'ShuffleNetV2_mac_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_p'.
INFO: [HLS 200-111]  Elapsed time: 16.521 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_DP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mul_8s_26s_33_2' to 'ShuffleNetV2_mul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_DP'.
INFO: [HLS 200-111]  Elapsed time: 1.086 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_32_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mux_245_8_1' to 'ShuffleNetV2_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_32_p'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_32_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_32_strid_1'.
INFO: [HLS 200-111]  Elapsed time: 1.959 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16_p'.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_l_p'.
INFO: [HLS 200-111]  Elapsed time: 1.967 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_32_strid'.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_no_re'.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_p'.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_6ns_6ns_6_10' to 'ShuffleNetV2_uremfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mux_2432_8_1' to 'ShuffleNetV2_mux_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16p_p'.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_strid_1'.
INFO: [HLS 200-111]  Elapsed time: 3.175 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremfYi' is changed to 'ShuffleNetV2_uremfYi_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8_p'.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_6ns_6ns_6_10_seq' to 'ShuffleNetV2_uremhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mux_248_8_1' to 'ShuffleNetV2_mux_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_l_p'.
INFO: [HLS 200-111]  Elapsed time: 2.722 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_strid'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremhbi' is changed to 'ShuffleNetV2_uremhbi_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_ibs' is changed to 'ShuffleNetV2_mux_ibs_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_no_rel'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremhbi' is changed to 'ShuffleNetV2_uremhbi_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_ibs' is changed to 'ShuffleNetV2_mux_ibs_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_p'.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_7ns_6ns_6_11' to 'ShuffleNetV2_uremjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_7ns_6ns_7_11' to 'ShuffleNetV2_uremkbM' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8p_p'.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_stride'.
INFO: [HLS 200-111]  Elapsed time: 4.625 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_4_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremjbC' is changed to 'ShuffleNetV2_uremjbC_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremkbM' is changed to 'ShuffleNetV2_uremkbM_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_4_p'.
INFO: [HLS 200-111]  Elapsed time: 0.936 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_7ns_6ns_7_11_seq' to 'ShuffleNetV2_uremlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mux_249_8_1' to 'ShuffleNetV2_mux_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_l_p'.
INFO: [HLS 200-111]  Elapsed time: 4.391 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_stride_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_stride_1'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremlbW' is changed to 'ShuffleNetV2_uremlbW_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_mb6' is changed to 'ShuffleNetV2_mux_mb6_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_4_no_rel'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremlbW' is changed to 'ShuffleNetV2_uremlbW_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_mb6' is changed to 'ShuffleNetV2_mux_mb6_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_p'.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_0_0_0' to 'conv_last_weight_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_1_0_0' to 'conv_last_weight_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_2_0_0' to 'conv_last_weight_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_3_0_0' to 'conv_last_weight_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_4_0_0' to 'conv_last_weight_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_5_0_0' to 'conv_last_weight_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_6_0_0' to 'conv_last_weight_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_7_0_0' to 'conv_last_weight_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mux_83_8_1' to 'ShuffleNetV2_mux_vdy' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_last'.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 1.306 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_INPUT_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_OTHER_WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/p3X3_1X1_WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/image_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv1_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_3x3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_1x1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv_last_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ShuffleNetV2' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_bias_V' to 'ShuffleNetV2_convwdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_bias_V' to 'ShuffleNetV2_convxdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fc_bias_V' to 'ShuffleNetV2_fc_byd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_image_p_V' to 'ShuffleNetV2_imagzec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V' to 'ShuffleNetV2_convAem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_24_V' to 'ShuffleNetV2_biasBew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_23' to 'ShuffleNetV2_ShufCeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_19' to 'ShuffleNetV2_ShufDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_22' to 'ShuffleNetV2_ShufEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_18' to 'ShuffleNetV2_ShufFfa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_11' to 'ShuffleNetV2_ShufGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_17' to 'ShuffleNetV2_ShufHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_6' to 'ShuffleNetV2_ShufIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_16' to 'ShuffleNetV2_ShufJfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_5' to 'ShuffleNetV2_ShufKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_15' to 'ShuffleNetV2_ShufLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_4' to 'ShuffleNetV2_ShufMgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_14' to 'ShuffleNetV2_ShufNgs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_3' to 'ShuffleNetV2_ShufOgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_13' to 'ShuffleNetV2_ShufPgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_2' to 'ShuffleNetV2_ShufQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_12' to 'ShuffleNetV2_ShufRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_1' to 'ShuffleNetV2_ShufShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_10' to 'ShuffleNetV2_ShufThq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs' to 'ShuffleNetV2_ShufUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_9' to 'ShuffleNetV2_ShufVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_21' to 'ShuffleNetV2_ShufWhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_8' to 'ShuffleNetV2_ShufXh4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_20' to 'ShuffleNetV2_ShufYie' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_7' to 'ShuffleNetV2_ShufZio' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_s' to 'ShuffleNetV2_weig0iy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_1' to 'ShuffleNetV2_weig1iI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_2' to 'ShuffleNetV2_weig2iS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_3' to 'ShuffleNetV2_weig3i2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_4' to 'ShuffleNetV2_weig4jc' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_5' to 'ShuffleNetV2_weig5jm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_6' to 'ShuffleNetV2_weig6jw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_7' to 'ShuffleNetV2_weig7jG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_8' to 'ShuffleNetV2_weig8jQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_9' to 'ShuffleNetV2_weig9j0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_10' to 'ShuffleNetV2_weigbak' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_11' to 'ShuffleNetV2_weigbbk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_12' to 'ShuffleNetV2_weigbck' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_13' to 'ShuffleNetV2_weigbdk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_14' to 'ShuffleNetV2_weigbek' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_15' to 'ShuffleNetV2_weigbfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_16' to 'ShuffleNetV2_weigbgk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_17' to 'ShuffleNetV2_weigbhl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_18' to 'ShuffleNetV2_weigbil' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_19' to 'ShuffleNetV2_weigbjl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_20' to 'ShuffleNetV2_weigbkl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_21' to 'ShuffleNetV2_weigbll' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_22' to 'ShuffleNetV2_weigbml' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_23' to 'ShuffleNetV2_weigbnm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_1_3x3_V' to 'ShuffleNetV2_weigbom' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_24_16x16_p' to 'ShuffleNetV2_buffbpm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_23' to 'ShuffleNetV2_buffbqm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_19' to 'ShuffleNetV2_buffbrm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_22' to 'ShuffleNetV2_buffbsm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_18' to 'ShuffleNetV2_buffbtn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_11' to 'ShuffleNetV2_buffbun' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_17' to 'ShuffleNetV2_buffbvn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_6' to 'ShuffleNetV2_buffbwn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_16' to 'ShuffleNetV2_buffbxn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_5' to 'ShuffleNetV2_buffbyn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_15' to 'ShuffleNetV2_buffbzo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_4' to 'ShuffleNetV2_buffbAo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_14' to 'ShuffleNetV2_buffbBo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_3' to 'ShuffleNetV2_buffbCo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_13' to 'ShuffleNetV2_buffbDo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_2' to 'ShuffleNetV2_buffbEo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_12' to 'ShuffleNetV2_buffbFp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_1' to 'ShuffleNetV2_buffbGp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_10' to 'ShuffleNetV2_buffbHp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p' to 'ShuffleNetV2_buffbIp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_9' to 'ShuffleNetV2_buffbJp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_21' to 'ShuffleNetV2_buffbKp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_8' to 'ShuffleNetV2_buffbLp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_20' to 'ShuffleNetV2_buffbMq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_7' to 'ShuffleNetV2_buffbNq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'feature_buffer_48x18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_feature_buffer_48x18' to 'ShuffleNetV2_featbOq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_48_V' to 'ShuffleNetV2_biasbPq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_23' to 'ShuffleNetV2_ShufbQq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_22' to 'ShuffleNetV2_ShufbRq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_11' to 'ShuffleNetV2_ShufbSr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_6' to 'ShuffleNetV2_ShufbTr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_5' to 'ShuffleNetV2_ShufbUr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_4' to 'ShuffleNetV2_ShufbVr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_3' to 'ShuffleNetV2_ShufbWr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_2' to 'ShuffleNetV2_ShufbXr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_1' to 'ShuffleNetV2_ShufbYs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs' to 'ShuffleNetV2_ShufbZs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_21' to 'ShuffleNetV2_Shufb0s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_20' to 'ShuffleNetV2_Shufb1s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_19' to 'ShuffleNetV2_Shufb2s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_18' to 'ShuffleNetV2_Shufb3s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_17' to 'ShuffleNetV2_Shufb4t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_16' to 'ShuffleNetV2_Shufb5t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_15' to 'ShuffleNetV2_Shufb6t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_14' to 'ShuffleNetV2_Shufb7t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_13' to 'ShuffleNetV2_Shufb8t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_12' to 'ShuffleNetV2_Shufb9t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_10' to 'ShuffleNetV2_Shufcau' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_9' to 'ShuffleNetV2_Shufcbu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_8' to 'ShuffleNetV2_Shufccu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_7' to 'ShuffleNetV2_Shufcdu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_s' to 'ShuffleNetV2_weigceu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_1' to 'ShuffleNetV2_weigcfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_2' to 'ShuffleNetV2_weigcgu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_3' to 'ShuffleNetV2_weigchv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_4' to 'ShuffleNetV2_weigciv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_5' to 'ShuffleNetV2_weigcjv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_6' to 'ShuffleNetV2_weigckv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_7' to 'ShuffleNetV2_weigclv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_8' to 'ShuffleNetV2_weigcmv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_9' to 'ShuffleNetV2_weigcnw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_10' to 'ShuffleNetV2_weigcow' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_11' to 'ShuffleNetV2_weigcpw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_12' to 'ShuffleNetV2_weigcqw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_13' to 'ShuffleNetV2_weigcrw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_14' to 'ShuffleNetV2_weigcsw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_15' to 'ShuffleNetV2_weigctx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_16' to 'ShuffleNetV2_weigcux' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_17' to 'ShuffleNetV2_weigcvx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_18' to 'ShuffleNetV2_weigcwx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_19' to 'ShuffleNetV2_weigcxx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_20' to 'ShuffleNetV2_weigcyx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_21' to 'ShuffleNetV2_weigczy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_22' to 'ShuffleNetV2_weigcAy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_23' to 'ShuffleNetV2_weigcBy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_1_3x3_V' to 'ShuffleNetV2_weigcCy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_48_8x8_p_V' to 'ShuffleNetV2_buffcDy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_24' to 'ShuffleNetV2_buffcEy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_1' to 'ShuffleNetV2_buffcFz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_2' to 'ShuffleNetV2_buffcGz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_3' to 'ShuffleNetV2_buffcHz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_4' to 'ShuffleNetV2_buffcIz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_5' to 'ShuffleNetV2_buffcJz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_6' to 'ShuffleNetV2_buffcKz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_7' to 'ShuffleNetV2_buffcLz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_8' to 'ShuffleNetV2_buffcMA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_9' to 'ShuffleNetV2_buffcNA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_10' to 'ShuffleNetV2_buffcOA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_11' to 'ShuffleNetV2_buffcPA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_12' to 'ShuffleNetV2_buffcQA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_13' to 'ShuffleNetV2_buffcRA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_14' to 'ShuffleNetV2_buffcSB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_15' to 'ShuffleNetV2_buffcTB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_16' to 'ShuffleNetV2_buffcUB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_17' to 'ShuffleNetV2_buffcVB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_18' to 'ShuffleNetV2_buffcWB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_19' to 'ShuffleNetV2_buffcXB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_20' to 'ShuffleNetV2_buffcYC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_21' to 'ShuffleNetV2_buffcZC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_22' to 'ShuffleNetV2_buffc0C' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_23' to 'ShuffleNetV2_buffc1C' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'feature_buffer_96x10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_feature_buffer_96x10' to 'ShuffleNetV2_featc2C' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_96_V' to 'ShuffleNetV2_biasc3C' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_23' to 'ShuffleNetV2_Shufc4D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_22' to 'ShuffleNetV2_Shufc5D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_11' to 'ShuffleNetV2_Shufc6D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_6' to 'ShuffleNetV2_Shufc7D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_5' to 'ShuffleNetV2_Shufc8D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_4' to 'ShuffleNetV2_Shufc9D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_3' to 'ShuffleNetV2_ShufdaE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_2' to 'ShuffleNetV2_ShufdbE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_1' to 'ShuffleNetV2_ShufdcE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs' to 'ShuffleNetV2_ShufddE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_21' to 'ShuffleNetV2_ShufdeE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_20' to 'ShuffleNetV2_ShufdfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_19' to 'ShuffleNetV2_ShufdgE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_18' to 'ShuffleNetV2_ShufdhF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_17' to 'ShuffleNetV2_ShufdiF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_16' to 'ShuffleNetV2_ShufdjF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_15' to 'ShuffleNetV2_ShufdkF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_14' to 'ShuffleNetV2_ShufdlF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_13' to 'ShuffleNetV2_ShufdmF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_12' to 'ShuffleNetV2_ShufdnG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_10' to 'ShuffleNetV2_ShufdoG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_9' to 'ShuffleNetV2_ShufdpG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_8' to 'ShuffleNetV2_ShufdqG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_7' to 'ShuffleNetV2_ShufdrG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_s' to 'ShuffleNetV2_weigdsG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_1' to 'ShuffleNetV2_weigdtH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_2' to 'ShuffleNetV2_weigduH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_3' to 'ShuffleNetV2_weigdvH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_4' to 'ShuffleNetV2_weigdwH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_5' to 'ShuffleNetV2_weigdxH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_6' to 'ShuffleNetV2_weigdyH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_7' to 'ShuffleNetV2_weigdzI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_8' to 'ShuffleNetV2_weigdAI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_9' to 'ShuffleNetV2_weigdBI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_10' to 'ShuffleNetV2_weigdCI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_11' to 'ShuffleNetV2_weigdDI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_12' to 'ShuffleNetV2_weigdEI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_13' to 'ShuffleNetV2_weigdFJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_14' to 'ShuffleNetV2_weigdGJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_15' to 'ShuffleNetV2_weigdHJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_16' to 'ShuffleNetV2_weigdIJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_17' to 'ShuffleNetV2_weigdJJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_18' to 'ShuffleNetV2_weigdKJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_19' to 'ShuffleNetV2_weigdLJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_20' to 'ShuffleNetV2_weigdMK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_21' to 'ShuffleNetV2_weigdNK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_22' to 'ShuffleNetV2_weigdOK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_23' to 'ShuffleNetV2_weigdPK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_1_3x3_V' to 'ShuffleNetV2_weigdQK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_96_4x4_p_V' to 'ShuffleNetV2_buffdRK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_24' to 'ShuffleNetV2_buffdSL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_1' to 'ShuffleNetV2_buffdTL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_2' to 'ShuffleNetV2_buffdUL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_3' to 'ShuffleNetV2_buffdVL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_4' to 'ShuffleNetV2_buffdWL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_5' to 'ShuffleNetV2_buffdXL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_6' to 'ShuffleNetV2_buffdYM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_7' to 'ShuffleNetV2_buffdZM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_8' to 'ShuffleNetV2_buffd0M' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_9' to 'ShuffleNetV2_buffd1M' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_10' to 'ShuffleNetV2_buffd2M' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_11' to 'ShuffleNetV2_buffd3M' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_12' to 'ShuffleNetV2_buffd4N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_13' to 'ShuffleNetV2_buffd5N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_14' to 'ShuffleNetV2_buffd6N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_15' to 'ShuffleNetV2_buffd7N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_16' to 'ShuffleNetV2_buffd8N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_17' to 'ShuffleNetV2_buffd9N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_18' to 'ShuffleNetV2_buffeaO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_19' to 'ShuffleNetV2_buffebO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_20' to 'ShuffleNetV2_buffecO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_21' to 'ShuffleNetV2_buffedO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_22' to 'ShuffleNetV2_buffeeO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_23' to 'ShuffleNetV2_buffefO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'feature_buffer_192x6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_feature_buffer_192x6' to 'ShuffleNetV2_feategO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_2_outpu' to 'ShuffleNetV2_shufehP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_0' to 'ShuffleNetV2_conveiP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_1' to 'ShuffleNetV2_convejP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_2' to 'ShuffleNetV2_convekP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_3' to 'ShuffleNetV2_convelP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_4' to 'ShuffleNetV2_convemP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_5' to 'ShuffleNetV2_convenQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_6' to 'ShuffleNetV2_conveoQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_7' to 'ShuffleNetV2_convepQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_avgpool_output_V' to 'ShuffleNetV2_avgpeqQ' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'image_V', 'conv1_weight_V', 'shuffle_conv_3x3_V', 'shuffle_conv_1x1_V', 'conv_last_weight_V', 'fc_weight_V', 'bias_V' and 'fc_output_V' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_9ns_6ns_6_13_seq' to 'ShuffleNetV2_uremerQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_10ns_6ns_6_14_seq' to 'ShuffleNetV2_uremesQ' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_vdy' is changed to 'ShuffleNetV2_mux_vdy_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mul_mul_12ns_10ns_22_1' to 'ShuffleNetV2_mul_etR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mul_mul_13ns_11ns_24_1' to 'ShuffleNetV2_mul_euR' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mul_etR': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mul_euR': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremerQ': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremesQ': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShuffleNetV2'.
INFO: [HLS 200-111]  Elapsed time: 45.917 seconds; current allocated memory: 1.128 GB.
INFO: [RTMG 210-278] Implementing memory 'conv1_p_weight_tebkb_ram' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_mul_dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremfYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremjbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremlbW_div'
INFO: [RTMG 210-278] Implementing memory 'conv_last_weight_ncg_ram' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremerQ_div'
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremesQ_div'
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convwdI_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convxdS_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_fc_byd2_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_imagzec_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convAem_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_ShufCeG_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigbom_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffbpm_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffbqm_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_featbOq_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_biasbPq_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_ShufbQq_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigceu_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigcCy_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffcDy_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffcEy_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_featc2C_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_biasc3C_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_Shufc4D_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigdsG_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigdQK_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffdRK_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffdSL_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_feategO_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_shufehP_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_conveiP_ram' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:39 ; elapsed = 00:05:28 . Memory (MB): peak = 1568.926 ; gain = 1519.344
INFO: [SYSC 207-301] Generating SystemC RTL for ShuffleNetV2.
INFO: [VHDL 208-304] Generating VHDL RTL for ShuffleNetV2.
INFO: [VLOG 209-307] Generating Verilog RTL for ShuffleNetV2.
INFO: [HLS 200-112] Total elapsed time: 328.844 seconds; peak allocated memory: 1.128 GB.
