// Seed: 2729242268
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire [-1 'h0 : 1] id_8;
  wire id_9;
  wire id_10;
  ;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    output supply0 id_6,
    output tri0 id_7,
    input tri0 id_8
);
  supply0 id_10 = id_8 == id_3;
  parameter id_11 = 1;
  assign id_10 = id_8;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10
  );
  logic id_12;
  wire  id_13;
  assign id_6 = -1;
endmodule
