-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity xFSobel3x3 is
port (
    ap_ready : OUT STD_LOGIC;
    src_buf1_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    src_buf1_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    src_buf1_2_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    src_buf2_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    src_buf2_2_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    src_buf3_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    src_buf3_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    src_buf3_2_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of xFSobel3x3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal GradientvaluesX_V_wr_xFGradientX3x3_0_0_s_fu_72_ap_ready : STD_LOGIC;
    signal GradientvaluesX_V_wr_xFGradientX3x3_0_0_s_fu_72_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal GradientvaluesY_V_wr_xFGradientY3x3_0_0_s_fu_88_ap_ready : STD_LOGIC;
    signal GradientvaluesY_V_wr_xFGradientY3x3_0_0_s_fu_88_ap_return : STD_LOGIC_VECTOR (7 downto 0);

    component xFGradientX3x3_0_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        t0_V : IN STD_LOGIC_VECTOR (7 downto 0);
        t2_V : IN STD_LOGIC_VECTOR (7 downto 0);
        m0_V : IN STD_LOGIC_VECTOR (7 downto 0);
        m2_V : IN STD_LOGIC_VECTOR (7 downto 0);
        b0_V : IN STD_LOGIC_VECTOR (7 downto 0);
        b2_V : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component xFGradientY3x3_0_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        t0_V : IN STD_LOGIC_VECTOR (7 downto 0);
        t1_V : IN STD_LOGIC_VECTOR (7 downto 0);
        t2_V : IN STD_LOGIC_VECTOR (7 downto 0);
        b0_V : IN STD_LOGIC_VECTOR (7 downto 0);
        b1_V : IN STD_LOGIC_VECTOR (7 downto 0);
        b2_V : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    GradientvaluesX_V_wr_xFGradientX3x3_0_0_s_fu_72 : component xFGradientX3x3_0_0_s
    port map (
        ap_ready => GradientvaluesX_V_wr_xFGradientX3x3_0_0_s_fu_72_ap_ready,
        t0_V => src_buf1_0_V_read,
        t2_V => src_buf1_2_V_read,
        m0_V => src_buf2_0_V_read,
        m2_V => src_buf2_2_V_read,
        b0_V => src_buf3_0_V_read,
        b2_V => src_buf3_2_V_read,
        ap_return => GradientvaluesX_V_wr_xFGradientX3x3_0_0_s_fu_72_ap_return);

    GradientvaluesY_V_wr_xFGradientY3x3_0_0_s_fu_88 : component xFGradientY3x3_0_0_s
    port map (
        ap_ready => GradientvaluesY_V_wr_xFGradientY3x3_0_0_s_fu_88_ap_ready,
        t0_V => src_buf1_0_V_read,
        t1_V => src_buf1_1_V_read,
        t2_V => src_buf1_2_V_read,
        b0_V => src_buf3_0_V_read,
        b1_V => src_buf3_1_V_read,
        b2_V => src_buf3_2_V_read,
        ap_return => GradientvaluesY_V_wr_xFGradientY3x3_0_0_s_fu_88_ap_return);




    ap_ready <= ap_const_logic_1;
    ap_return_0 <= GradientvaluesX_V_wr_xFGradientX3x3_0_0_s_fu_72_ap_return;
    ap_return_1 <= GradientvaluesY_V_wr_xFGradientY3x3_0_0_s_fu_88_ap_return;
end behav;
