$date
	Thu Nov 14 15:01:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_deco_tb $end
$var wire 3 ! aluControl [2:0] $end
$var reg 2 " aluOp [1:0] $end
$var reg 3 # f3 [2:0] $end
$var reg 1 $ f7 $end
$var reg 1 % op $end
$scope module uut $end
$var wire 3 & aluControl [2:0] $end
$var wire 2 ' aluOp [1:0] $end
$var wire 3 ( f3 [2:0] $end
$var wire 1 $ f7 $end
$var wire 1 % op $end
$var reg 3 ) aluControlAux [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
0$
b0 #
b0 "
b0 !
$end
#10000
b10 !
b10 &
b10 )
b1 "
b1 '
#20000
b11 !
b11 &
b11 )
b100 #
b100 (
#30000
b0 !
b0 &
b0 )
b0 #
b0 (
b10 "
b10 '
#40000
1%
1$
#50000
b10 !
b10 &
b10 )
0%
0$
b10 #
b10 (
#60000
b110 !
b110 &
b110 )
b110 #
b110 (
#70000
b111 !
b111 &
b111 )
b111 #
b111 (
#80000
