{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1616208643527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616208643527 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_golden_top 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_golden_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616208643538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616208643574 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616208643574 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616208643979 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616208643996 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616208644213 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1616208644288 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1616208654465 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vpg:vpg_inst\|vpg_pll:vpg_pll_inst\|vpg_pll_0002:vpg_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 492 global CLKCTRL_G5 " "vpg:vpg_inst\|vpg_pll:vpg_pll_inst\|vpg_pll_0002:vpg_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 492 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616208654829 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_pll:sys_pll_inst\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 14 global CLKCTRL_G3 " "sys_pll:sys_pll_inst\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 14 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616208654829 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1616208654829 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616208654829 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616208656202 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616208656202 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616208656202 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616208656202 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616208656202 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616208656202 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1616208656202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616208656214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616208656214 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656214 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_golden_top.sdc " "Reading SDC File: 'DE10_Standard_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616208656215 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1616208656215 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616208656216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616208656216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 11 -multiply_by 36 -duty_cycle 50.00 -name \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 11 -multiply_by 36 -duty_cycle 50.00 -name \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616208656216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616208656216 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1616208656216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 37 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_golden_top.sdc(37): u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616208656217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_golden_top.sdc 37 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_golden_top.sdc(37): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616208656217 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 41 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_golden_top.sdc(41): u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616208656217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_golden_top.sdc 41 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_golden_top.sdc(41): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616208656217 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1616208656217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 65 clk_dram_ext clock " "Ignored filter at DE10_Standard_golden_top.sdc(65): clk_dram_ext could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616208656218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616208656218 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616208656218 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 72 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_golden_top.sdc(72): u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616208656218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_golden_top.sdc 71 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_golden_top.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616208656218 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_golden_top.sdc 71 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_golden_top.sdc(71): Argument <to> is an empty collection" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(94): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616208656219 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(95): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616208656219 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(96): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616208656219 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 97 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(97): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616208656219 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 101 VGA_BLANK port " "Ignored filter at DE10_Standard_golden_top.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616208656219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 101 clk_vga_ext clock " "Ignored filter at DE10_Standard_golden_top.sdc(101): clk_vga_ext could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616208656220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 101 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(101): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616208656220 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 102 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(102): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616208656220 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616208656220 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_CANDIDATE_FOUND" "CLOCK_50 " "Clock: CLOCK_50 found as a potential master clock candidate" {  } {  } 0 332036 "Clock: %1!s! found as a potential master clock candidate" 0 0 "Design Software" 0 -1 1616208656223 ""} { "Warning" "WSTA_MASTER_CLOCK_CANDIDATE_FOUND" "CLOCK2_50 " "Clock: CLOCK2_50 found as a potential master clock candidate" {  } {  } 0 332036 "Clock: %1!s! found as a potential master clock candidate" 0 0 "Design Software" 0 -1 1616208656223 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1616208656223 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "Ignoring clock spec: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Reason: Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1616208656223 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Ignoring clock spec: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] Reason: Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1616208656223 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Clock derived from ignored clock: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "Ignoring clock spec: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Reason: Clock derived from ignored clock: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1616208656224 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616208656227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616208656227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616208656227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616208656227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616208656227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616208656227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616208656227 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1616208656227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616208656238 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616208656241 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616208656241 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1616208656241 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1616208656242 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616208656242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616208656242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616208656242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616208656242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616208656242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616208656242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616208656242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037     TD_CLK27 " "  37.037     TD_CLK27" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616208656242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037   tv_27m_ext " "  37.037   tv_27m_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616208656242 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1616208656242 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616208656313 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616208656316 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616208656328 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616208656334 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616208656334 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616208656337 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616208656601 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616208656605 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616208656605 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_CONV_USB_N " "Node \"HPS_CONV_USB_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[0\] " "Node \"HPS_DDR3_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[10\] " "Node \"HPS_DDR3_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[11\] " "Node \"HPS_DDR3_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[12\] " "Node \"HPS_DDR3_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[13\] " "Node \"HPS_DDR3_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[14\] " "Node \"HPS_DDR3_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[1\] " "Node \"HPS_DDR3_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[2\] " "Node \"HPS_DDR3_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[3\] " "Node \"HPS_DDR3_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[4\] " "Node \"HPS_DDR3_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[5\] " "Node \"HPS_DDR3_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[6\] " "Node \"HPS_DDR3_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[7\] " "Node \"HPS_DDR3_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[8\] " "Node \"HPS_DDR3_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[9\] " "Node \"HPS_DDR3_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[0\] " "Node \"HPS_DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[1\] " "Node \"HPS_DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[2\] " "Node \"HPS_DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CAS_N " "Node \"HPS_DDR3_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CKE " "Node \"HPS_DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_N " "Node \"HPS_DDR3_CK_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_P " "Node \"HPS_DDR3_CK_P\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CS_N " "Node \"HPS_DDR3_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[0\] " "Node \"HPS_DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[1\] " "Node \"HPS_DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[2\] " "Node \"HPS_DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[3\] " "Node \"HPS_DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[0\] " "Node \"HPS_DDR3_DQS_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[1\] " "Node \"HPS_DDR3_DQS_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[2\] " "Node \"HPS_DDR3_DQS_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[3\] " "Node \"HPS_DDR3_DQS_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[0\] " "Node \"HPS_DDR3_DQS_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[1\] " "Node \"HPS_DDR3_DQS_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[2\] " "Node \"HPS_DDR3_DQS_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[3\] " "Node \"HPS_DDR3_DQS_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[0\] " "Node \"HPS_DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[10\] " "Node \"HPS_DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[11\] " "Node \"HPS_DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[12\] " "Node \"HPS_DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[13\] " "Node \"HPS_DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[14\] " "Node \"HPS_DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[15\] " "Node \"HPS_DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[16\] " "Node \"HPS_DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[17\] " "Node \"HPS_DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[18\] " "Node \"HPS_DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[19\] " "Node \"HPS_DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[1\] " "Node \"HPS_DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[20\] " "Node \"HPS_DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[21\] " "Node \"HPS_DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[22\] " "Node \"HPS_DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[23\] " "Node \"HPS_DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[24\] " "Node \"HPS_DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[25\] " "Node \"HPS_DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[26\] " "Node \"HPS_DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[27\] " "Node \"HPS_DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[28\] " "Node \"HPS_DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[29\] " "Node \"HPS_DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[2\] " "Node \"HPS_DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[30\] " "Node \"HPS_DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[31\] " "Node \"HPS_DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[3\] " "Node \"HPS_DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[4\] " "Node \"HPS_DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[5\] " "Node \"HPS_DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[6\] " "Node \"HPS_DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[7\] " "Node \"HPS_DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[8\] " "Node \"HPS_DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[9\] " "Node \"HPS_DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ODT " "Node \"HPS_DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RAS_N " "Node \"HPS_DDR3_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RESET_N " "Node \"HPS_DDR3_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RZQ " "Node \"HPS_DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_WE_N " "Node \"HPS_DDR3_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_GTX_CLK " "Node \"HPS_ENET_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_INT_N " "Node \"HPS_ENET_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDC " "Node \"HPS_ENET_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDIO " "Node \"HPS_ENET_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_CLK " "Node \"HPS_ENET_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[0\] " "Node \"HPS_ENET_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[1\] " "Node \"HPS_ENET_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[2\] " "Node \"HPS_ENET_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[3\] " "Node \"HPS_ENET_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DV " "Node \"HPS_ENET_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[0\] " "Node \"HPS_ENET_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[1\] " "Node \"HPS_ENET_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[2\] " "Node \"HPS_ENET_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[3\] " "Node \"HPS_ENET_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_EN " "Node \"HPS_ENET_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[0\] " "Node \"HPS_FLASH_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[1\] " "Node \"HPS_FLASH_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[2\] " "Node \"HPS_FLASH_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[3\] " "Node \"HPS_FLASH_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DCLK " "Node \"HPS_FLASH_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_NCSO " "Node \"HPS_FLASH_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_GSENSOR_INT " "Node \"HPS_GSENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SCLK " "Node \"HPS_I2C1_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SDAT " "Node \"HPS_I2C1_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C2_SCLK " "Node \"HPS_I2C2_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C2_SDAT " "Node \"HPS_I2C2_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C_CONTROL " "Node \"HPS_I2C_CONTROL\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY " "Node \"HPS_KEY\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_BK " "Node \"HPS_LCM_BK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_BK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_D_C " "Node \"HPS_LCM_D_C\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_D_C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_RST_N " "Node \"HPS_LCM_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_CLK " "Node \"HPS_LCM_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_MOSI " "Node \"HPS_LCM_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_SS " "Node \"HPS_LCM_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED " "Node \"HPS_LED\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO " "Node \"HPS_LTC_GPIO\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CLK " "Node \"HPS_SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CMD " "Node \"HPS_SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[0\] " "Node \"HPS_SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[1\] " "Node \"HPS_SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[2\] " "Node \"HPS_SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[3\] " "Node \"HPS_SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_CLK " "Node \"HPS_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MISO " "Node \"HPS_SPIM_MISO\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MOSI " "Node \"HPS_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_SS " "Node \"HPS_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_RX " "Node \"HPS_UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_TX " "Node \"HPS_UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_CLKOUT " "Node \"HPS_USB_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[0\] " "Node \"HPS_USB_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[1\] " "Node \"HPS_USB_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[2\] " "Node \"HPS_USB_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[3\] " "Node \"HPS_USB_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[4\] " "Node \"HPS_USB_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[5\] " "Node \"HPS_USB_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[6\] " "Node \"HPS_USB_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[7\] " "Node \"HPS_USB_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DIR " "Node \"HPS_USB_DIR\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DIR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_NXT " "Node \"HPS_USB_NXT\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_NXT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_STP " "Node \"HPS_USB_STP\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SCL " "Node \"HSMC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SDA " "Node \"HSMC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616208656800 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1616208656800 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616208656806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616208662637 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1616208663523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616208669135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616208675236 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616208678881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616208678881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616208680919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.6% " "3e+03 ns of routing delay (approximately 1.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1616208685784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616208688347 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616208688347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616208746874 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616208746874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:03 " "Fitter routing operations ending: elapsed time is 00:01:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616208746878 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.75 " "Total time spent on timing analysis during the Fitter is 4.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616208749257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616208749333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616208750305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616208750307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616208751246 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616208757831 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1616208758172 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "60 " "Following 60 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_Standard_golden_top.v" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616208758195 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1616208758195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/output_files/DE10_Standard_golden_top.fit.smsg " "Generated suppressed messages file /mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/output_files/DE10_Standard_golden_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616208758412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 253 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 253 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2896 " "Peak virtual memory: 2896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616208759247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 13:52:39 2021 " "Processing ended: Sat Mar 20 13:52:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616208759247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:57 " "Elapsed time: 00:01:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616208759247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:11 " "Total CPU time (on all processors): 00:06:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616208759247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616208759247 ""}
