$date
	Thu Feb 29 02:07:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_ring $end
$var wire 1 ! i_clk $end
$var wire 1 " i_enable $end
$var wire 1 # i_rst_n $end
$var reg 16 $ o_ring_out [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
1#
0"
1!
$end
#5000
0!
#10000
1"
1!
#15000
0!
#20000
b1000000000000000 $
1!
#25000
0!
#30000
b100000000000000 $
1!
#35000
0!
#40000
b10000000000000 $
1!
#45000
0!
#50000
b1000000000000 $
1!
#55000
0!
#60000
b100000000000 $
1!
#65000
0!
#70000
b10000000000 $
1!
#75000
0!
#80000
b1000000000 $
1!
#85000
0!
#90000
b100000000 $
1!
#95000
0!
#100000
b10000000 $
1!
#105000
0!
#110000
b1000000 $
1!
#115000
0!
#120000
b100000 $
1!
#125000
0!
#130000
b10000 $
1!
#135000
0!
#140000
b1000 $
1!
#145000
0!
#150000
b100 $
1!
#155000
0!
#160000
b10 $
1!
#165000
0!
#170000
b1 $
1!
#175000
0!
#180000
b1000000000000000 $
1!
#185000
0!
#190000
b100000000000000 $
1!
#190001
