# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 11.0 Build 157 04/27/2011 SJ Full Version
# Date created = 15:27:18  June 18, 2011
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		svpwm_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C25E144C8
set_global_assignment -name TOP_LEVEL_ENTITY svpwm
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 11.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:27:18  JUNE 18, 2011"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name BDF_FILE svpwm.bdf
set_global_assignment -name VHDL_FILE genghao.vhd
set_global_assignment -name VHDL_FILE judge_section.vhd
set_global_assignment -name VHDL_FILE jisuan_t.vhd
set_global_assignment -name QIP_FILE mult1.qip
set_global_assignment -name QIP_FILE divide1.qip
set_global_assignment -name VHDL_FILE jisuan_abc.vhd
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name QIP_FILE altpll0.qip
set_global_assignment -name VHDL_FILE pwm.vhd
set_global_assignment -name VHDL_FILE sina.vhd
set_global_assignment -name VHDL_FILE sinb.vhd
set_global_assignment -name EDA_USER_COMPILED_SIMULATION_LIBRARY_DIRECTORY "E:\\altera\\modeltech_6.5\\altera" -section_id eda_simulation
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name VECTOR_WAVEFORM_FILE svpwm.vwf
set_global_assignment -name MISC_FILE "G:/vhdl/svpwm2/svpwm.dpf"
set_global_assignment -name QIP_FILE divide2.qip
set_global_assignment -name QIP_FILE mult3.qip
set_global_assignment -name QIP_FILE mult4.qip
set_global_assignment -name VHDL_FILE main.vhd
set_global_assignment -name VHDL_FILE pwm1.vhd
set_global_assignment -name VHDL_FILE fault.vhd
set_global_assignment -name VHDL_FILE deadtime.vhd
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CYCLONEIII_CONFIGURATION_DEVICE EPCS16
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_25 -to addr[5]
set_location_assignment PIN_28 -to addr[4]
set_location_assignment PIN_30 -to addr[3]
set_location_assignment PIN_31 -to addr[2]
set_location_assignment PIN_32 -to addr[1]
set_location_assignment PIN_33 -to addr[0]
set_location_assignment PIN_88 -to clkin
set_location_assignment PIN_133 -to fault_un
set_location_assignment PIN_135 -to fault_up
set_location_assignment PIN_127 -to fault_vn
set_location_assignment PIN_128 -to fault_vp
set_location_assignment PIN_99 -to fault_wn
set_location_assignment PIN_100 -to fault_wp
set_location_assignment PIN_42 -to re
set_location_assignment PIN_43 -to wr
set_location_assignment PIN_111 -to pwmun
set_location_assignment PIN_112 -to pwmup
set_location_assignment PIN_104 -to pwmvn
set_location_assignment PIN_105 -to pwmvp
set_location_assignment PIN_85 -to pwmwn
set_location_assignment PIN_86 -to pwmwp
set_location_assignment PIN_72 -to data[15]
set_location_assignment PIN_71 -to data[14]
set_location_assignment PIN_69 -to data[13]
set_location_assignment PIN_68 -to data[12]
set_location_assignment PIN_67 -to data[11]
set_location_assignment PIN_66 -to data[10]
set_location_assignment PIN_65 -to data[9]
set_location_assignment PIN_64 -to data[8]
set_location_assignment PIN_60 -to data[7]
set_location_assignment PIN_59 -to data[6]
set_location_assignment PIN_58 -to data[5]
set_location_assignment PIN_51 -to data[4]
set_location_assignment PIN_50 -to data[3]
set_location_assignment PIN_49 -to data[2]
set_location_assignment PIN_46 -to data[1]
set_location_assignment PIN_44 -to data[0]
set_global_assignment -name MISC_FILE "E:/workplace/svpwm2_1/svpwm.dpf"
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=128" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=128" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name VHDL_FILE zhuan_huan.vhd
set_global_assignment -name MISC_FILE "D:/Documents and Settings/yangjing/桌面/SVPWM1/svpwm.dpf"
set_global_assignment -name VHDL_FILE sv.vhd
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name MISC_FILE "D:/afe_test/svpwm.dpf"
set_location_assignment PIN_10 -to OE_OUT
set_location_assignment PIN_76 -to OE_PWM
set_global_assignment -name MISC_FILE "D:/深圳项目/fpga/afe_test_svpwm/svpwm.dpf"
set_location_assignment PIN_144 -to rst
set_global_assignment -name MISC_FILE "D:/shenzhen/fpga/afe_test_svpwm/svpwm.dpf"
set_global_assignment -name SIGNALTAP_FILE stp2.stp
set_global_assignment -name SIGNALTAP_FILE stp3.stp
set_global_assignment -name MISC_FILE "D:/afe_test_svpwm/svpwm.dpf"
set_global_assignment -name MISC_FILE "D:/三相四线有源滤波器/afe_test_svpwm/svpwm.dpf"
set_global_assignment -name MISC_FILE "G:/三相四线有源滤波器/afe_test_svpwm/svpwm.dpf"
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to clkin -section_id auto_signaltap_0
set_global_assignment -name MISC_FILE "C:/Users/chenhao/Desktop/afe_test_svpwm1/svpwm.dpf"
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "fault:inst18|fault_or" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to fault_un -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to fault_up -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to fault_vn -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to fault_vp -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to fault_wn -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to fault_wp -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "fault:inst18|fault_or" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to fault_un -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to fault_up -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to fault_vn -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to fault_vp -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to fault_wn -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to fault_wp -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=7" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=7" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=42" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_LOWORD=62124" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_HIWORD=61861" -section_id auto_signaltap_0
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SLD_FILE "F:/A_03Hardware/A01_Data_Nanjing_Pei/Data_Nanjing_ZCP/Source code_nanjing/Source code_nanjing/FPGA_apf_test_svpwm1/afe_test_svpwm1/stp1_auto_stripped.stp"