<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Assignment_2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AluWrapper.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AluWrapper.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AluWrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AluWrapper.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AluWrapper.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AluWrapper.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AluWrapper.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AluWrapper.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AluWrapper_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AluWrapper_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MicroProcessor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MicroProcessor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MicroProcessor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MicroProcessor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MicroProcessor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MicroProcessor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MicroProcessor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MicroProcessor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MicroProcessor_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MicroProcessor_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MicroProcessor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_MP_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_MP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_MP_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1505736693" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1505736693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507256502" xil_pn:in_ck="-4196350734134812008" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1507256501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="AluWrapper.v"/>
      <outfile xil_pn:name="CntrlPipeline.v"/>
      <outfile xil_pn:name="Comparator.v"/>
      <outfile xil_pn:name="Divider.v"/>
      <outfile xil_pn:name="Even_parity.v"/>
      <outfile xil_pn:name="InstructMem.v"/>
      <outfile xil_pn:name="MicroProcessor.v"/>
      <outfile xil_pn:name="Multiplication.v"/>
      <outfile xil_pn:name="PipelineReg.v"/>
      <outfile xil_pn:name="RegStack0_15.v"/>
      <outfile xil_pn:name="Subtractor.v"/>
      <outfile xil_pn:name="aluWB.v"/>
      <outfile xil_pn:name="cntrlUnit.v"/>
      <outfile xil_pn:name="divtest.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="test_MP.v"/>
      <outfile xil_pn:name="testadd.v"/>
    </transform>
    <transform xil_pn:end_ts="1505736693" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3117690652460594771" xil_pn:start_ts="1505736693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505736693" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2757382172791939143" xil_pn:start_ts="1505736693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505736693" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3477550036808820554" xil_pn:start_ts="1505736693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
    </transform>
    <transform xil_pn:end_ts="1507256502" xil_pn:in_ck="-4196350734134812008" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1507256502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="AluWrapper.v"/>
      <outfile xil_pn:name="CntrlPipeline.v"/>
      <outfile xil_pn:name="Comparator.v"/>
      <outfile xil_pn:name="Divider.v"/>
      <outfile xil_pn:name="Even_parity.v"/>
      <outfile xil_pn:name="InstructMem.v"/>
      <outfile xil_pn:name="MicroProcessor.v"/>
      <outfile xil_pn:name="Multiplication.v"/>
      <outfile xil_pn:name="PipelineReg.v"/>
      <outfile xil_pn:name="RegStack0_15.v"/>
      <outfile xil_pn:name="Subtractor.v"/>
      <outfile xil_pn:name="aluWB.v"/>
      <outfile xil_pn:name="cntrlUnit.v"/>
      <outfile xil_pn:name="divtest.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="test_MP.v"/>
      <outfile xil_pn:name="testadd.v"/>
    </transform>
    <transform xil_pn:end_ts="1507256520" xil_pn:in_ck="-4196350734134812008" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3870881698986366944" xil_pn:start_ts="1507256502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_MP_beh.prj"/>
      <outfile xil_pn:name="test_MP_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1507256521" xil_pn:in_ck="-1508800314114685749" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="764566015116924355" xil_pn:start_ts="1507256520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_MP_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1508755254" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1508755254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509262840" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7443839376426367803" xil_pn:start_ts="1509262840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509262840" xil_pn:in_ck="2660121372252845324" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3477550036808820554" xil_pn:start_ts="1509262840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509262840" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1509262840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509262840" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1907809067229408977" xil_pn:start_ts="1509262840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509262840" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5918749233538361311" xil_pn:start_ts="1509262840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509262840" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5637293563534555796" xil_pn:start_ts="1509262840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509262896" xil_pn:in_ck="-1709504969203553184" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1430364808333833906" xil_pn:start_ts="1509262840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AluWrapper.ngr"/>
      <outfile xil_pn:name="MicroProcessor.lso"/>
      <outfile xil_pn:name="MicroProcessor.ngc"/>
      <outfile xil_pn:name="MicroProcessor.ngr"/>
      <outfile xil_pn:name="MicroProcessor.prj"/>
      <outfile xil_pn:name="MicroProcessor.stx"/>
      <outfile xil_pn:name="MicroProcessor.syr"/>
      <outfile xil_pn:name="MicroProcessor.xst"/>
      <outfile xil_pn:name="MicroProcessor_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
