Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jan 18 18:55:07 2026
| Host         : szymon running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/ImgSharpeningFilter_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.840ns (41.004%)  route 4.086ns (58.996%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.649     7.899    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y32         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[0]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.840ns (41.004%)  route 4.086ns (58.996%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.649     7.899    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[1]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y32         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[1]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.840ns (41.004%)  route 4.086ns (58.996%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.649     7.899    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y32         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.840ns (41.826%)  route 3.950ns (58.174%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.513     7.763    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y30         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[0]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.840ns (41.826%)  route 3.950ns (58.174%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.513     7.763    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[1]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y30         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[1]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.840ns (41.826%)  route 3.950ns (58.174%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.513     7.763    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[2]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y30         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[2]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.840ns (41.826%)  route 3.950ns (58.174%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.513     7.763    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[3]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y30         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[3]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 2.840ns (42.712%)  route 3.809ns (57.288%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.372     7.622    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[4]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y31         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[4]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 2.840ns (42.712%)  route 3.809ns (57.288%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.372     7.622    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y31         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 2.840ns (42.712%)  route 3.809ns (57.288%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.372     7.622    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y31         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  0.838    




