<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1406pt" height="648pt"
 viewBox="0.00 0.00 1406.00 648.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 644)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-644 1402,-644 1402,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1378,-8 1378,-8 1384,-8 1390,-14 1390,-20 1390,-20 1390,-620 1390,-620 1390,-626 1384,-632 1378,-632 1378,-632 20,-632 20,-632 14,-632 8,-626 8,-620 8,-620 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="699" y="-616.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="699" y="-601.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1370,-16 1370,-16 1376,-16 1382,-22 1382,-28 1382,-28 1382,-574 1382,-574 1382,-580 1376,-586 1370,-586 1370,-586 28,-586 28,-586 22,-586 16,-580 16,-574 16,-574 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="699" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="699" y="-555.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleSeSystem</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust6"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-360C36,-360 272,-360 272,-360 278,-360 284,-366 284,-372 284,-372 284,-438 284,-438 284,-444 278,-450 272,-450 272,-450 36,-450 36,-450 30,-450 24,-444 24,-438 24,-438 24,-372 24,-372 24,-366 30,-360 36,-360"/>
<text text-anchor="middle" x="154" y="-434.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-419.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_cluster</title>
<g id="a_clust9"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;thermal_domain=Null&#10;voltage_domain=system.cpu_cluster.voltage_domain">
<path fill="#bab6ae" stroke="#000000" d="M304,-24C304,-24 1362,-24 1362,-24 1368,-24 1374,-30 1374,-36 1374,-36 1374,-484 1374,-484 1374,-490 1368,-496 1362,-496 1362,-496 304,-496 304,-496 298,-496 292,-490 292,-484 292,-484 292,-36 292,-36 292,-30 298,-24 304,-24"/>
<text text-anchor="middle" x="833" y="-480.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_cluster </text>
<text text-anchor="middle" x="833" y="-465.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmCpuCluster</text>
</a>
</g>
</g>
<g id="clust12" class="cluster">
<title>cluster_system_cpu_cluster_cpus</title>
<g id="a_clust12"><a xlink:title="branchPred=system.cpu_cluster.cpus.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_cluster.clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=system.cpu_cluster.cpus.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu_cluster.cpus.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu_cluster.cpus.interrupts&#10;isa=system.cpu_cluster.cpus.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu_cluster.cpus.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu_cluster.cpus.tracer&#10;workload=system.cpu_cluster.cpus.workload">
<path fill="#bbc6d9" stroke="#000000" d="M540,-32C540,-32 1354,-32 1354,-32 1360,-32 1366,-38 1366,-44 1366,-44 1366,-340 1366,-340 1366,-346 1360,-352 1354,-352 1354,-352 540,-352 540,-352 534,-352 528,-346 528,-340 528,-340 528,-44 528,-44 528,-38 534,-32 540,-32"/>
<text text-anchor="middle" x="947" y="-336.8" font-family="Arial" font-size="14.00" fill="#000000">cpus </text>
<text text-anchor="middle" x="947" y="-321.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMinorCPU</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu</title>
<g id="a_clust13"><a xlink:title="dtb=system.cpu_cluster.cpus.mmu.dtb&#10;dtb_walker=system.cpu_cluster.cpus.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu_cluster.cpus.mmu.itb&#10;itb_walker=system.cpu_cluster.cpus.mmu.itb_walker&#10;&#13;elease_se=system.cpu_cluster.cpus.isa.release_se&#10;stage2_dtb=system.cpu_cluster.cpus.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu_cluster.cpus.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu_cluster.cpus.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu_cluster.cpus.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M752,-162C752,-162 1346,-162 1346,-162 1352,-162 1358,-168 1358,-174 1358,-174 1358,-294 1358,-294 1358,-300 1352,-306 1346,-306 1346,-306 752,-306 752,-306 746,-306 740,-300 740,-294 740,-294 740,-174 740,-174 740,-168 746,-162 752,-162"/>
<text text-anchor="middle" x="1049" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1049" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust19" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu_itb_walker</title>
<g id="a_clust19"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1239,-170C1239,-170 1338,-170 1338,-170 1344,-170 1350,-176 1350,-182 1350,-182 1350,-248 1350,-248 1350,-254 1344,-260 1338,-260 1338,-260 1239,-260 1239,-260 1233,-260 1227,-254 1227,-248 1227,-248 1227,-182 1227,-182 1227,-176 1233,-170 1239,-170"/>
<text text-anchor="middle" x="1288.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1288.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust21" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu_dtb_walker</title>
<g id="a_clust21"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1108,-170C1108,-170 1207,-170 1207,-170 1213,-170 1219,-176 1219,-182 1219,-182 1219,-248 1219,-248 1219,-254 1213,-260 1207,-260 1207,-260 1108,-260 1108,-260 1102,-260 1096,-254 1096,-248 1096,-248 1096,-182 1096,-182 1096,-176 1102,-170 1108,-170"/>
<text text-anchor="middle" x="1157.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="1157.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust23" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu_stage2_itb_walker</title>
<g id="a_clust23"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M934,-170C934,-170 1076,-170 1076,-170 1082,-170 1088,-176 1088,-182 1088,-182 1088,-248 1088,-248 1088,-254 1082,-260 1076,-260 1076,-260 934,-260 934,-260 928,-260 922,-254 922,-248 922,-248 922,-182 922,-182 922,-176 928,-170 934,-170"/>
<text text-anchor="middle" x="1005" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="1005" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust25" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu_stage2_dtb_walker</title>
<g id="a_clust25"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M760,-170C760,-170 902,-170 902,-170 908,-170 914,-176 914,-182 914,-182 914,-248 914,-248 914,-254 908,-260 902,-260 902,-260 760,-260 760,-260 754,-260 748,-254 748,-248 748,-248 748,-182 748,-182 748,-176 754,-170 760,-170"/>
<text text-anchor="middle" x="831" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="831" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust143" class="cluster">
<title>cluster_system_cpu_cluster_cpus_icache</title>
<g id="a_clust143"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=3&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=49152&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu_cluster.cpus.icache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M548,-40C548,-40 710,-40 710,-40 716,-40 722,-46 722,-52 722,-52 722,-118 722,-118 722,-124 716,-130 710,-130 710,-130 548,-130 548,-130 542,-130 536,-124 536,-118 536,-118 536,-52 536,-52 536,-46 542,-40 548,-40"/>
<text text-anchor="middle" x="629" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="629" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1I</text>
</a>
</g>
</g>
<g id="clust149" class="cluster">
<title>cluster_system_cpu_cluster_cpus_dcache</title>
<g id="a_clust149"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu_cluster.cpus.dcache.tags&#10;tgts_per_mshr=16&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M742,-40C742,-40 904,-40 904,-40 910,-40 916,-46 916,-52 916,-52 916,-118 916,-118 916,-124 910,-130 904,-130 904,-130 742,-130 742,-130 736,-130 730,-124 730,-118 730,-118 730,-52 730,-52 730,-46 736,-40 742,-40"/>
<text text-anchor="middle" x="823" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="823" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1D</text>
</a>
</g>
</g>
<g id="clust156" class="cluster">
<title>cluster_system_cpu_cluster_toL2Bus</title>
<g id="a_clust156"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu_cluster.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu_cluster.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M645,-360C645,-360 881,-360 881,-360 887,-360 893,-366 893,-372 893,-372 893,-438 893,-438 893,-444 887,-450 881,-450 881,-450 645,-450 645,-450 639,-450 633,-444 633,-438 633,-438 633,-372 633,-372 633,-366 639,-360 645,-360"/>
<text text-anchor="middle" x="763" y="-434.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="763" y="-419.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust159" class="cluster">
<title>cluster_system_cpu_cluster_l2</title>
<g id="a_clust159"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_excl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=32&#10;power_model=&#10;power_state=system.cpu_cluster.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.l2.replacement_policy&#10;&#13;esponse_latency=5&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu_cluster.l2.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M312,-170C312,-170 474,-170 474,-170 480,-170 486,-176 486,-182 486,-182 486,-248 486,-248 486,-254 480,-260 474,-260 474,-260 312,-260 312,-260 306,-260 300,-254 300,-248 300,-248 300,-182 300,-182 300,-176 306,-170 312,-170"/>
<text text-anchor="middle" x="393" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="393" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2</text>
</a>
</g>
</g>
<g id="clust165" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust165"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M41,-170C41,-170 109,-170 109,-170 115,-170 121,-176 121,-182 121,-182 121,-248 121,-248 121,-254 115,-260 109,-260 109,-260 41,-260 41,-260 35,-260 29,-254 29,-248 29,-248 29,-182 29,-182 29,-176 35,-170 41,-170"/>
<text text-anchor="middle" x="75" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="75" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust169" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust169"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M141,-170C141,-170 209,-170 209,-170 215,-170 221,-176 221,-182 221,-182 221,-248 221,-248 221,-254 215,-260 209,-260 209,-260 141,-260 141,-260 135,-260 129,-254 129,-248 129,-248 129,-182 129,-182 129,-176 135,-170 141,-170"/>
<text text-anchor="middle" x="175" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="175" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M255.5,-540C255.5,-540 188.5,-540 188.5,-540 182.5,-540 176.5,-534 176.5,-528 176.5,-528 176.5,-516 176.5,-516 176.5,-510 182.5,-504 188.5,-504 188.5,-504 255.5,-504 255.5,-504 261.5,-504 267.5,-510 267.5,-516 267.5,-516 267.5,-528 267.5,-528 267.5,-534 261.5,-540 255.5,-540"/>
<text text-anchor="middle" x="222" y="-518.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node2" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M264,-404C264,-404 180,-404 180,-404 174,-404 168,-398 168,-392 168,-392 168,-380 168,-380 168,-374 174,-368 180,-368 180,-368 264,-368 264,-368 270,-368 276,-374 276,-380 276,-380 276,-392 276,-392 276,-398 270,-404 264,-404"/>
<text text-anchor="middle" x="222" y="-382.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-503.76C222,-481.14 222,-441.2 222,-414.42"/>
<polygon fill="black" stroke="black" points="225.5,-414.18 222,-404.18 218.5,-414.18 225.5,-414.18"/>
</g>
<!-- system_cpu_cluster_l2_mem_side -->
<g id="node17" class="node">
<title>system_cpu_cluster_l2_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M376,-214C376,-214 320,-214 320,-214 314,-214 308,-208 308,-202 308,-202 308,-190 308,-190 308,-184 314,-178 320,-178 320,-178 376,-178 376,-178 382,-178 388,-184 388,-190 388,-190 388,-202 388,-202 388,-208 382,-214 376,-214"/>
<text text-anchor="middle" x="348" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_l2_mem_side -->
<g id="edge2" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_l2_mem_side</title>
<path fill="none" stroke="black" d="M239.22,-359.3C265.36,-320.31 314.33,-247.24 336.53,-214.11"/>
<polygon fill="black" stroke="black" points="236.06,-357.73 233.4,-367.98 241.88,-361.63 236.06,-357.73"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node3" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M138,-404C138,-404 44,-404 44,-404 38,-404 32,-398 32,-392 32,-392 32,-380 32,-380 32,-374 38,-368 44,-368 44,-368 138,-368 138,-368 144,-368 150,-374 150,-380 150,-380 150,-392 150,-392 150,-398 144,-404 138,-404"/>
<text text-anchor="middle" x="91" y="-382.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node18" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M101,-214C101,-214 71,-214 71,-214 65,-214 59,-208 59,-202 59,-202 59,-190 59,-190 59,-184 65,-178 71,-178 71,-178 101,-178 101,-178 107,-178 113,-184 113,-190 113,-190 113,-202 113,-202 113,-208 107,-214 101,-214"/>
<text text-anchor="middle" x="86" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge3" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M90.55,-367.98C89.68,-335.35 87.77,-263.71 86.73,-224.31"/>
<polygon fill="black" stroke="black" points="90.22,-224.02 86.46,-214.11 83.22,-224.2 90.22,-224.02"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node19" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M179,-214C179,-214 149,-214 149,-214 143,-214 137,-208 137,-202 137,-202 137,-190 137,-190 137,-184 143,-178 149,-178 149,-178 179,-178 179,-178 185,-178 191,-184 191,-190 191,-190 191,-202 191,-202 191,-208 185,-214 179,-214"/>
<text text-anchor="middle" x="164" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge4" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M112.45,-367.74C117.16,-363.06 121.71,-357.7 125,-352 148.43,-311.41 157.92,-256.9 161.66,-224.52"/>
<polygon fill="black" stroke="black" points="165.16,-224.75 162.73,-214.44 158.2,-224.01 165.16,-224.75"/>
</g>
<!-- system_cpu_cluster_cpus_icache_port -->
<g id="node4" class="node">
<title>system_cpu_cluster_cpus_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M610,-214C610,-214 548,-214 548,-214 542,-214 536,-208 536,-202 536,-202 536,-190 536,-190 536,-184 542,-178 548,-178 548,-178 610,-178 610,-178 616,-178 622,-184 622,-190 622,-190 622,-202 622,-202 622,-208 616,-214 610,-214"/>
<text text-anchor="middle" x="579" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_cluster_cpus_icache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_cluster_cpus_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M701.5,-84C701.5,-84 654.5,-84 654.5,-84 648.5,-84 642.5,-78 642.5,-72 642.5,-72 642.5,-60 642.5,-60 642.5,-54 648.5,-48 654.5,-48 654.5,-48 701.5,-48 701.5,-48 707.5,-48 713.5,-54 713.5,-60 713.5,-60 713.5,-72 713.5,-72 713.5,-78 707.5,-84 701.5,-84"/>
<text text-anchor="middle" x="678" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_icache_port&#45;&gt;system_cpu_cluster_cpus_icache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_cluster_cpus_icache_port&#45;&gt;system_cpu_cluster_cpus_icache_cpu_side</title>
<path fill="none" stroke="black" d="M593.79,-177.9C604.84,-164.95 620.19,-146.62 633,-130 642.35,-117.87 652.29,-104.06 660.45,-92.46"/>
<polygon fill="black" stroke="black" points="663.44,-94.29 666.3,-84.09 657.7,-90.28 663.44,-94.29"/>
</g>
<!-- system_cpu_cluster_cpus_dcache_port -->
<g id="node5" class="node">
<title>system_cpu_cluster_cpus_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M719.5,-214C719.5,-214 652.5,-214 652.5,-214 646.5,-214 640.5,-208 640.5,-202 640.5,-202 640.5,-190 640.5,-190 640.5,-184 646.5,-178 652.5,-178 652.5,-178 719.5,-178 719.5,-178 725.5,-178 731.5,-184 731.5,-190 731.5,-190 731.5,-202 731.5,-202 731.5,-208 725.5,-214 719.5,-214"/>
<text text-anchor="middle" x="686" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_cluster_cpus_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M895.5,-84C895.5,-84 848.5,-84 848.5,-84 842.5,-84 836.5,-78 836.5,-72 836.5,-72 836.5,-60 836.5,-60 836.5,-54 842.5,-48 848.5,-48 848.5,-48 895.5,-48 895.5,-48 901.5,-48 907.5,-54 907.5,-60 907.5,-60 907.5,-72 907.5,-72 907.5,-78 901.5,-84 895.5,-84"/>
<text text-anchor="middle" x="872" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_port&#45;&gt;system_cpu_cluster_cpus_dcache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu_cluster_cpus_dcache_port&#45;&gt;system_cpu_cluster_cpus_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M714.17,-177.85C723.5,-172.47 734.05,-166.71 744,-162 779.73,-145.07 795.75,-154.22 827,-130 839.82,-120.06 850.56,-105.49 858.32,-92.86"/>
<polygon fill="black" stroke="black" points="861.42,-94.51 863.44,-84.11 855.37,-90.98 861.42,-94.51"/>
</g>
<!-- system_cpu_cluster_cpus_mmu_itb_walker_port -->
<g id="node6" class="node">
<title>system_cpu_cluster_cpus_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1277,-214C1277,-214 1247,-214 1247,-214 1241,-214 1235,-208 1235,-202 1235,-202 1235,-190 1235,-190 1235,-184 1241,-178 1247,-178 1247,-178 1277,-178 1277,-178 1283,-178 1289,-184 1289,-190 1289,-190 1289,-202 1289,-202 1289,-208 1283,-214 1277,-214"/>
<text text-anchor="middle" x="1262" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus_mmu_dtb_walker_port -->
<g id="node7" class="node">
<title>system_cpu_cluster_cpus_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1146,-214C1146,-214 1116,-214 1116,-214 1110,-214 1104,-208 1104,-202 1104,-202 1104,-190 1104,-190 1104,-184 1110,-178 1116,-178 1116,-178 1146,-178 1146,-178 1152,-178 1158,-184 1158,-190 1158,-190 1158,-202 1158,-202 1158,-208 1152,-214 1146,-214"/>
<text text-anchor="middle" x="1131" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus_mmu_stage2_itb_walker_port -->
<g id="node8" class="node">
<title>system_cpu_cluster_cpus_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M972,-214C972,-214 942,-214 942,-214 936,-214 930,-208 930,-202 930,-202 930,-190 930,-190 930,-184 936,-178 942,-178 942,-178 972,-178 972,-178 978,-178 984,-184 984,-190 984,-190 984,-202 984,-202 984,-208 978,-214 972,-214"/>
<text text-anchor="middle" x="957" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus_mmu_stage2_dtb_walker_port -->
<g id="node9" class="node">
<title>system_cpu_cluster_cpus_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M846,-214C846,-214 816,-214 816,-214 810,-214 804,-208 804,-202 804,-202 804,-190 804,-190 804,-184 810,-178 816,-178 816,-178 846,-178 846,-178 852,-178 858,-184 858,-190 858,-190 858,-202 858,-202 858,-208 852,-214 846,-214"/>
<text text-anchor="middle" x="831" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus_icache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_cluster_cpus_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M612,-84C612,-84 556,-84 556,-84 550,-84 544,-78 544,-72 544,-72 544,-60 544,-60 544,-54 550,-48 556,-48 556,-48 612,-48 612,-48 618,-48 624,-54 624,-60 624,-60 624,-72 624,-72 624,-78 618,-84 612,-84"/>
<text text-anchor="middle" x="584" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_cluster_cpus_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M806,-84C806,-84 750,-84 750,-84 744,-84 738,-78 738,-72 738,-72 738,-60 738,-60 738,-54 744,-48 750,-48 750,-48 806,-48 806,-48 812,-48 818,-54 818,-60 818,-60 818,-72 818,-72 818,-78 812,-84 806,-84"/>
<text text-anchor="middle" x="778" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M873,-404C873,-404 789,-404 789,-404 783,-404 777,-398 777,-392 777,-392 777,-380 777,-380 777,-374 783,-368 789,-368 789,-368 873,-368 873,-368 879,-368 885,-374 885,-380 885,-380 885,-392 885,-392 885,-398 879,-404 873,-404"/>
<text text-anchor="middle" x="831" y="-382.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_itb_walker_port -->
<g id="edge9" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M895.33,-383.62C1000.16,-380.77 1198.63,-372.7 1223,-352 1263.82,-317.33 1265.26,-246.84 1263.49,-214.24"/>
<polygon fill="black" stroke="black" points="895.09,-380.12 885.18,-383.88 895.27,-387.12 895.09,-380.12"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_dtb_walker_port -->
<g id="edge10" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M895.18,-384.94C962.91,-383.51 1063.71,-377.06 1092,-352 1132.08,-316.48 1133.9,-246.42 1132.36,-214.09"/>
<polygon fill="black" stroke="black" points="894.96,-381.44 885.03,-385.12 895.09,-388.44 894.96,-381.44"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_stage2_itb_walker_port -->
<g id="edge11" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M894.52,-369.35C903.32,-364.92 911.54,-359.25 918,-352 953.24,-312.41 957.6,-245.62 957.55,-214.25"/>
<polygon fill="black" stroke="black" points="892.88,-366.24 885.19,-373.52 895.74,-372.63 892.88,-366.24"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_stage2_dtb_walker_port -->
<g id="edge12" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M831,-357.81C831,-318.47 831,-246.82 831,-214.11"/>
<polygon fill="black" stroke="black" points="827.5,-357.98 831,-367.98 834.5,-357.98 827.5,-357.98"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_icache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_icache_mem_side</title>
<path fill="none" stroke="black" d="M784.59,-364.52C779.08,-362.7 773.47,-361.13 768,-360 753.52,-357.01 512.3,-362.61 502,-352 487.3,-336.85 494.64,-181.79 502,-162 513.92,-129.94 542.06,-101.47 562.04,-84.25"/>
<polygon fill="black" stroke="black" points="783.76,-367.93 794.35,-367.99 786.1,-361.34 783.76,-367.93"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_dcache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_dcache_mem_side</title>
<path fill="none" stroke="black" d="M784.37,-364.46C778.93,-362.68 773.4,-361.12 768,-360 754.72,-357.24 533.43,-361.75 524,-352 494.64,-321.66 496.58,-194.11 524,-162 583.03,-92.88 647.07,-175.08 726,-130 744.84,-119.24 759.74,-98.84 768.67,-84.16"/>
<polygon fill="black" stroke="black" points="783.42,-367.83 794.01,-367.88 785.76,-361.24 783.42,-367.83"/>
</g>
<!-- system_cpu_cluster_toL2Bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_cpu_cluster_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M747,-404C747,-404 653,-404 653,-404 647,-404 641,-398 641,-392 641,-392 641,-380 641,-380 641,-374 647,-368 653,-368 653,-368 747,-368 747,-368 753,-368 759,-374 759,-380 759,-380 759,-392 759,-392 759,-398 753,-404 747,-404"/>
<text text-anchor="middle" x="700" y="-382.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu_cluster_l2_cpu_side -->
<g id="node16" class="node">
<title>system_cpu_cluster_l2_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M465.5,-214C465.5,-214 418.5,-214 418.5,-214 412.5,-214 406.5,-208 406.5,-202 406.5,-202 406.5,-190 406.5,-190 406.5,-184 412.5,-178 418.5,-178 418.5,-178 465.5,-178 465.5,-178 471.5,-178 477.5,-184 477.5,-190 477.5,-190 477.5,-202 477.5,-202 477.5,-208 471.5,-214 465.5,-214"/>
<text text-anchor="middle" x="442" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_toL2Bus_mem_side_ports&#45;&gt;system_cpu_cluster_l2_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu_cluster_toL2Bus_mem_side_ports&#45;&gt;system_cpu_cluster_l2_cpu_side</title>
<path fill="none" stroke="black" d="M640.78,-382.4C587.33,-378.87 513.84,-370.7 492,-352 454.43,-319.84 444.86,-259.27 442.56,-224.12"/>
<polygon fill="black" stroke="black" points="446.06,-223.91 442.06,-214.09 439.07,-224.26 446.06,-223.91"/>
</g>
</g>
</svg>
