Quartus Prime Archive log --	D:/repos/verilog2/lab_PD1/lab_PD1.qarlog

Archive:	D:/repos/verilog2/lab_PD1/lab_PD1.qar
Date:		Wed Feb 12 09:30:20 2025
Quartus Prime		18.1.0 Build 625 09/12/2018 SJ Lite Edition

	=========== Files Selected: ===========
D:/repos/verilog2/lab_PD1/lab_PD1.qpf
D:/repos/verilog2/lab_PD1/lab_PD1.qsf
D:/repos/verilog2/lab_PD1/lab_PD1_sys.qsys
D:/repos/verilog2/lab_PD1/lab_PD1_sys.sopcinfo
D:/repos/verilog2/lab_PD1/lab_PD1_sys/lab_PD1_sys.bsf
D:/repos/verilog2/lab_PD1/lab_PD1_sys/lab_PD1_sys.cmp
D:/repos/verilog2/lab_PD1/lab_PD1_sys/lab_PD1_sys.csv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/lab_PD1_sys.html
D:/repos/verilog2/lab_PD1/lab_PD1_sys/lab_PD1_sys.spd
D:/repos/verilog2/lab_PD1/lab_PD1_sys/lab_PD1_sys.xml
D:/repos/verilog2/lab_PD1/lab_PD1_sys/lab_PD1_sys_bb.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/lab_PD1_sys_generation.rpt
D:/repos/verilog2/lab_PD1/lab_PD1_sys/lab_PD1_sys_inst.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/lab_PD1_sys_inst.vhd
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/aldec/rivierapro_setup.tcl
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/MM_Stream_source.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/ST_ALU_0.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/ST_ALU_1_s0_agent.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/ST_ALU_1_s0_agent_rsp_fifo.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/ST_ALU_1_s0_translator.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/avalon_st_adapter.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/cmd_demux.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/cmd_mux.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/error_adapter_0.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/mm_interconnect_0.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/mm_interconnect_1.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/my_masterA.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/my_masterB.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/my_masterB_m0_agent.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/my_masterB_m0_translator.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/router.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/router_001.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/rsp_demux.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/rsp_mux.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/st_delay.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/st_splitter.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/cds_libs/timing_adapter_0.cds.lib
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/hdl.var
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/cadence/ncsim_setup.sh
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/lab_PD1_sys.sip
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/lab_PD1_sys.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/mentor/msim_setup.tcl
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/MM_Stream_source.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/ST_ALU.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/altera_avalon_sc_fifo.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/altera_avalon_st_delay.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/altera_avalon_st_splitter.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/altera_merlin_arbitrator.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/altera_merlin_burst_uncompressor.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/altera_merlin_master_agent.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/altera_merlin_master_translator.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/altera_merlin_slave_agent.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/altera_merlin_slave_translator.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/lab_PD1_sys_avalon_st_adapter.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/lab_PD1_sys_avalon_st_adapter_timing_adapter_0.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_avalon_st_adapter.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_cmd_demux.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_cmd_mux.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_router.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_router_001.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_rsp_demux.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_0_rsp_mux.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/lab_PD1_sys_mm_interconnect_1.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/my_masterA.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/submodules/my_masterB.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/synopsys/vcs/vcs_setup.sh
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/synopsys/vcsmx/synopsys_sim.setup
D:/repos/verilog2/lab_PD1/lab_PD1_sys/simulation/synopsys/vcsmx/vcsmx_setup.sh
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/lab_PD1_sys.debuginfo
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/lab_PD1_sys.qip
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/lab_PD1_sys.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/MM_Stream_source.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/ST_ALU.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/altera_avalon_sc_fifo.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/altera_avalon_st_delay.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/altera_avalon_st_splitter.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/altera_merlin_arbitrator.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/altera_merlin_master_agent.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/altera_merlin_master_translator.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/altera_merlin_slave_agent.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/altera_merlin_slave_translator.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/lab_PD1_sys_avalon_st_adapter.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/lab_PD1_sys_avalon_st_adapter_timing_adapter_0.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_avalon_st_adapter.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_cmd_demux.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_cmd_mux.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_router.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_router_001.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_rsp_demux.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_0_rsp_mux.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/lab_PD1_sys_mm_interconnect_1.v
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/my_masterA.sv
D:/repos/verilog2/lab_PD1/lab_PD1_sys/synthesis/submodules/my_masterB.sv
D:/repos/verilog2/lab_PD1/output_files/lab_PD1.flow.rpt
D:/repos/verilog2/lab_PD1/output_files/lab_PD1.map.rpt
D:/repos/verilog2/lab_PD1/output_files/lab_PD1.map.smsg
D:/repos/verilog2/lab_PD1/output_files/lab_PD1.map.summary
c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf
	======= Total: 104 files to archive =======

	================ Status: ===============
All files archived successfully.
