

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul'
================================================================
* Date:           Thu May  9 14:38:28 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_29 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 33 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 34 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 35 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 36 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 37 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 38 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 39 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 40 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 41 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 42 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 43 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 44 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 45 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:24]   --->   Operation 56 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:34]   --->   Operation 57 'partselect' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:86]   --->   Operation 58 'partselect' 'trunc_ln86_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d5.cpp:24]   --->   Operation 59 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d5.cpp:24]   --->   Operation 60 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 62 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 63 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 64 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 65 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 66 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 67 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 68 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d5.cpp:24]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln24 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:24]   --->   Operation 69 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 70 [1/2] (1.22ns)   --->   "%call_ln24 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:24]   --->   Operation 70 'call' 'call_ln24' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln34_1" [d5.cpp:34]   --->   Operation 71 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln34" [d5.cpp:34]   --->   Operation 72 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [8/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 73 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 74 [7/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 74 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 75 [6/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 75 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 76 [5/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 76 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 77 [4/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 77 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 78 [3/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 78 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 79 [2/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 79 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 80 [1/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d5.cpp:34]   --->   Operation 80 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln34 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln34_1, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:34]   --->   Operation 81 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.22>
ST_21 : Operation 82 [1/2] (1.22ns)   --->   "%call_ln34 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln34_1, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:34]   --->   Operation 82 'call' 'call_ln34' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.42>
ST_22 : Operation 83 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 83 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 84 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 85 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 86 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 87 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 88 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 89 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 90 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 91 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 92 '%mul_ln52 = mul i32 %arg2_r_9_loc_load, i32 38'
ST_22 : Operation 92 [1/1] (2.75ns)   --->   "%mul_ln52 = mul i32 %arg2_r_9_loc_load, i32 38" [d5.cpp:52]   --->   Operation 92 'mul' 'mul_ln52' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 93 '%mul_ln52_2 = mul i32 %arg2_r_8_loc_load, i32 19'
ST_22 : Operation 93 [1/1] (2.75ns)   --->   "%mul_ln52_2 = mul i32 %arg2_r_8_loc_load, i32 19" [d5.cpp:52]   --->   Operation 93 'mul' 'mul_ln52_2' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 94 '%mul_ln52_4 = mul i32 %arg2_r_9_loc_load, i32 19'
ST_22 : Operation 94 [1/1] (2.75ns)   --->   "%mul_ln52_4 = mul i32 %arg2_r_9_loc_load, i32 19" [d5.cpp:52]   --->   Operation 94 'mul' 'mul_ln52_4' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 95 '%mul_ln52_6 = mul i32 %arg2_r_7_loc_load, i32 38'
ST_22 : Operation 95 [1/1] (2.75ns)   --->   "%mul_ln52_6 = mul i32 %arg2_r_7_loc_load, i32 38" [d5.cpp:52]   --->   Operation 95 'mul' 'mul_ln52_6' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 96 '%mul_ln52_10 = mul i32 %arg2_r_6_loc_load, i32 19'
ST_22 : Operation 96 [1/1] (2.75ns)   --->   "%mul_ln52_10 = mul i32 %arg2_r_6_loc_load, i32 19" [d5.cpp:52]   --->   Operation 96 'mul' 'mul_ln52_10' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 97 '%mul_ln52_12 = mul i32 %arg2_r_7_loc_load, i32 19'
ST_22 : Operation 97 [1/1] (2.75ns)   --->   "%mul_ln52_12 = mul i32 %arg2_r_7_loc_load, i32 19" [d5.cpp:52]   --->   Operation 97 'mul' 'mul_ln52_12' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 98 '%mul_ln52_16 = mul i32 %arg2_r_5_loc_load, i32 38'
ST_22 : Operation 98 [1/1] (2.75ns)   --->   "%mul_ln52_16 = mul i32 %arg2_r_5_loc_load, i32 38" [d5.cpp:52]   --->   Operation 98 'mul' 'mul_ln52_16' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 99 '%mul_ln52_22 = mul i32 %arg2_r_4_loc_load, i32 19'
ST_22 : Operation 99 [1/1] (2.75ns)   --->   "%mul_ln52_22 = mul i32 %arg2_r_4_loc_load, i32 19" [d5.cpp:52]   --->   Operation 99 'mul' 'mul_ln52_22' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 100 '%mul_ln52_24 = mul i32 %arg2_r_5_loc_load, i32 19'
ST_22 : Operation 100 [1/1] (2.75ns)   --->   "%mul_ln52_24 = mul i32 %arg2_r_5_loc_load, i32 19" [d5.cpp:52]   --->   Operation 100 'mul' 'mul_ln52_24' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 101 '%mul_ln52_30 = mul i32 %arg2_r_3_loc_load, i32 38'
ST_22 : Operation 101 [1/1] (2.75ns)   --->   "%mul_ln52_30 = mul i32 %arg2_r_3_loc_load, i32 38" [d5.cpp:52]   --->   Operation 101 'mul' 'mul_ln52_30' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 102 '%mul_ln52_38 = mul i32 %arg2_r_2_loc_load, i32 19'
ST_22 : Operation 102 [1/1] (2.75ns)   --->   "%mul_ln52_38 = mul i32 %arg2_r_2_loc_load, i32 19" [d5.cpp:52]   --->   Operation 102 'mul' 'mul_ln52_38' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 103 '%mul_ln52_40 = mul i32 %arg2_r_3_loc_load, i32 19'
ST_22 : Operation 103 [1/1] (2.75ns)   --->   "%mul_ln52_40 = mul i32 %arg2_r_3_loc_load, i32 19" [d5.cpp:52]   --->   Operation 103 'mul' 'mul_ln52_40' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 104 '%mul_ln52_48 = mul i32 %arg2_r_1_loc_load, i32 38'
ST_22 : Operation 104 [1/1] (2.75ns)   --->   "%mul_ln52_48 = mul i32 %arg2_r_1_loc_load, i32 38" [d5.cpp:52]   --->   Operation 104 'mul' 'mul_ln52_48' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.59>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 105 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 106 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 107 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 108 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 109 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 110 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 111 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 112 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 113 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 114 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 115 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i32 %arg1_r_9_loc_load" [d5.cpp:52]   --->   Operation 116 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i32 %arg1_r_8_loc_load" [d5.cpp:52]   --->   Operation 117 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i32 %arg1_r_7_loc_load" [d5.cpp:52]   --->   Operation 118 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i32 %arg1_r_6_loc_load" [d5.cpp:52]   --->   Operation 119 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i32 %arg1_r_5_loc_load" [d5.cpp:52]   --->   Operation 120 'zext' 'zext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i32 %arg1_r_4_loc_load" [d5.cpp:52]   --->   Operation 121 'zext' 'zext_ln52_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln52_6 = zext i32 %arg1_r_3_loc_load" [d5.cpp:52]   --->   Operation 122 'zext' 'zext_ln52_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln52_7 = zext i32 %arg1_r_2_loc_load" [d5.cpp:52]   --->   Operation 123 'zext' 'zext_ln52_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln52_8 = zext i32 %arg1_r_1_loc_load" [d5.cpp:52]   --->   Operation 124 'zext' 'zext_ln52_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln52_9 = zext i32 %arg1_r_loc_load" [d5.cpp:52]   --->   Operation 125 'zext' 'zext_ln52_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln52_10 = zext i32 %mul_ln52" [d5.cpp:52]   --->   Operation 126 'zext' 'zext_ln52_10' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 127 '%mul_ln52_1 = mul i64 %zext_ln52_10, i64 %zext_ln52'
ST_23 : Operation 127 [1/1] (2.23ns)   --->   "%mul_ln52_1 = mul i64 %zext_ln52_10, i64 %zext_ln52" [d5.cpp:52]   --->   Operation 127 'mul' 'mul_ln52_1' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln52_11 = zext i32 %mul_ln52_2" [d5.cpp:52]   --->   Operation 128 'zext' 'zext_ln52_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 129 '%mul_ln52_3 = mul i64 %zext_ln52_11, i64 %zext_ln52'
ST_23 : Operation 129 [1/1] (2.23ns)   --->   "%mul_ln52_3 = mul i64 %zext_ln52_11, i64 %zext_ln52" [d5.cpp:52]   --->   Operation 129 'mul' 'mul_ln52_3' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln52_12 = zext i32 %mul_ln52_4" [d5.cpp:52]   --->   Operation 130 'zext' 'zext_ln52_12' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 131 '%mul_ln52_5 = mul i64 %zext_ln52_12, i64 %zext_ln52_1'
ST_23 : Operation 131 [1/1] (2.23ns)   --->   "%mul_ln52_5 = mul i64 %zext_ln52_12, i64 %zext_ln52_1" [d5.cpp:52]   --->   Operation 131 'mul' 'mul_ln52_5' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln52_13 = zext i32 %mul_ln52_6" [d5.cpp:52]   --->   Operation 132 'zext' 'zext_ln52_13' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 133 '%mul_ln52_7 = mul i64 %zext_ln52_13, i64 %zext_ln52'
ST_23 : Operation 133 [1/1] (2.23ns)   --->   "%mul_ln52_7 = mul i64 %zext_ln52_13, i64 %zext_ln52" [d5.cpp:52]   --->   Operation 133 'mul' 'mul_ln52_7' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 134 '%mul_ln52_8 = mul i64 %zext_ln52_11, i64 %zext_ln52_1'
ST_23 : Operation 134 [1/1] (2.23ns)   --->   "%mul_ln52_8 = mul i64 %zext_ln52_11, i64 %zext_ln52_1" [d5.cpp:52]   --->   Operation 134 'mul' 'mul_ln52_8' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 135 '%mul_ln52_9 = mul i64 %zext_ln52_10, i64 %zext_ln52_2'
ST_23 : Operation 135 [1/1] (2.23ns)   --->   "%mul_ln52_9 = mul i64 %zext_ln52_10, i64 %zext_ln52_2" [d5.cpp:52]   --->   Operation 135 'mul' 'mul_ln52_9' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln52_14 = zext i32 %mul_ln52_10" [d5.cpp:52]   --->   Operation 136 'zext' 'zext_ln52_14' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 137 '%mul_ln52_11 = mul i64 %zext_ln52_14, i64 %zext_ln52'
ST_23 : Operation 137 [1/1] (2.23ns)   --->   "%mul_ln52_11 = mul i64 %zext_ln52_14, i64 %zext_ln52" [d5.cpp:52]   --->   Operation 137 'mul' 'mul_ln52_11' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln52_15 = zext i32 %mul_ln52_12" [d5.cpp:52]   --->   Operation 138 'zext' 'zext_ln52_15' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 139 '%mul_ln52_13 = mul i64 %zext_ln52_15, i64 %zext_ln52_1'
ST_23 : Operation 139 [1/1] (2.23ns)   --->   "%mul_ln52_13 = mul i64 %zext_ln52_15, i64 %zext_ln52_1" [d5.cpp:52]   --->   Operation 139 'mul' 'mul_ln52_13' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 140 '%mul_ln52_14 = mul i64 %zext_ln52_11, i64 %zext_ln52_2'
ST_23 : Operation 140 [1/1] (2.23ns)   --->   "%mul_ln52_14 = mul i64 %zext_ln52_11, i64 %zext_ln52_2" [d5.cpp:52]   --->   Operation 140 'mul' 'mul_ln52_14' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 141 '%mul_ln52_15 = mul i64 %zext_ln52_12, i64 %zext_ln52_3'
ST_23 : Operation 141 [1/1] (2.23ns)   --->   "%mul_ln52_15 = mul i64 %zext_ln52_12, i64 %zext_ln52_3" [d5.cpp:52]   --->   Operation 141 'mul' 'mul_ln52_15' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln52_16 = zext i32 %mul_ln52_16" [d5.cpp:52]   --->   Operation 142 'zext' 'zext_ln52_16' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 143 '%mul_ln52_17 = mul i64 %zext_ln52_16, i64 %zext_ln52'
ST_23 : Operation 143 [1/1] (2.23ns)   --->   "%mul_ln52_17 = mul i64 %zext_ln52_16, i64 %zext_ln52" [d5.cpp:52]   --->   Operation 143 'mul' 'mul_ln52_17' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 144 '%mul_ln52_18 = mul i64 %zext_ln52_14, i64 %zext_ln52_1'
ST_23 : Operation 144 [1/1] (2.23ns)   --->   "%mul_ln52_18 = mul i64 %zext_ln52_14, i64 %zext_ln52_1" [d5.cpp:52]   --->   Operation 144 'mul' 'mul_ln52_18' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 145 '%mul_ln52_19 = mul i64 %zext_ln52_13, i64 %zext_ln52_2'
ST_23 : Operation 145 [1/1] (2.23ns)   --->   "%mul_ln52_19 = mul i64 %zext_ln52_13, i64 %zext_ln52_2" [d5.cpp:52]   --->   Operation 145 'mul' 'mul_ln52_19' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 146 '%mul_ln52_20 = mul i64 %zext_ln52_11, i64 %zext_ln52_3'
ST_23 : Operation 146 [1/1] (2.23ns)   --->   "%mul_ln52_20 = mul i64 %zext_ln52_11, i64 %zext_ln52_3" [d5.cpp:52]   --->   Operation 146 'mul' 'mul_ln52_20' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 147 '%mul_ln52_21 = mul i64 %zext_ln52_10, i64 %zext_ln52_4'
ST_23 : Operation 147 [1/1] (2.23ns)   --->   "%mul_ln52_21 = mul i64 %zext_ln52_10, i64 %zext_ln52_4" [d5.cpp:52]   --->   Operation 147 'mul' 'mul_ln52_21' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln52_17 = zext i32 %mul_ln52_22" [d5.cpp:52]   --->   Operation 148 'zext' 'zext_ln52_17' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 149 '%mul_ln52_23 = mul i64 %zext_ln52_17, i64 %zext_ln52'
ST_23 : Operation 149 [1/1] (2.23ns)   --->   "%mul_ln52_23 = mul i64 %zext_ln52_17, i64 %zext_ln52" [d5.cpp:52]   --->   Operation 149 'mul' 'mul_ln52_23' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln52_18 = zext i32 %mul_ln52_24" [d5.cpp:52]   --->   Operation 150 'zext' 'zext_ln52_18' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 151 '%mul_ln52_25 = mul i64 %zext_ln52_18, i64 %zext_ln52_1'
ST_23 : Operation 151 [1/1] (2.23ns)   --->   "%mul_ln52_25 = mul i64 %zext_ln52_18, i64 %zext_ln52_1" [d5.cpp:52]   --->   Operation 151 'mul' 'mul_ln52_25' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 152 '%mul_ln52_26 = mul i64 %zext_ln52_14, i64 %zext_ln52_2'
ST_23 : Operation 152 [1/1] (2.23ns)   --->   "%mul_ln52_26 = mul i64 %zext_ln52_14, i64 %zext_ln52_2" [d5.cpp:52]   --->   Operation 152 'mul' 'mul_ln52_26' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 153 '%mul_ln52_27 = mul i64 %zext_ln52_15, i64 %zext_ln52_3'
ST_23 : Operation 153 [1/1] (2.23ns)   --->   "%mul_ln52_27 = mul i64 %zext_ln52_15, i64 %zext_ln52_3" [d5.cpp:52]   --->   Operation 153 'mul' 'mul_ln52_27' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 154 '%mul_ln52_28 = mul i64 %zext_ln52_11, i64 %zext_ln52_4'
ST_23 : Operation 154 [1/1] (2.23ns)   --->   "%mul_ln52_28 = mul i64 %zext_ln52_11, i64 %zext_ln52_4" [d5.cpp:52]   --->   Operation 154 'mul' 'mul_ln52_28' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 155 '%mul_ln52_29 = mul i64 %zext_ln52_12, i64 %zext_ln52_5'
ST_23 : Operation 155 [1/1] (2.23ns)   --->   "%mul_ln52_29 = mul i64 %zext_ln52_12, i64 %zext_ln52_5" [d5.cpp:52]   --->   Operation 155 'mul' 'mul_ln52_29' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln52_19 = zext i32 %mul_ln52_30" [d5.cpp:52]   --->   Operation 156 'zext' 'zext_ln52_19' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 157 '%mul_ln52_31 = mul i64 %zext_ln52_19, i64 %zext_ln52'
ST_23 : Operation 157 [1/1] (2.23ns)   --->   "%mul_ln52_31 = mul i64 %zext_ln52_19, i64 %zext_ln52" [d5.cpp:52]   --->   Operation 157 'mul' 'mul_ln52_31' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 158 '%mul_ln52_32 = mul i64 %zext_ln52_17, i64 %zext_ln52_1'
ST_23 : Operation 158 [1/1] (2.23ns)   --->   "%mul_ln52_32 = mul i64 %zext_ln52_17, i64 %zext_ln52_1" [d5.cpp:52]   --->   Operation 158 'mul' 'mul_ln52_32' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 159 '%mul_ln52_33 = mul i64 %zext_ln52_16, i64 %zext_ln52_2'
ST_23 : Operation 159 [1/1] (2.23ns)   --->   "%mul_ln52_33 = mul i64 %zext_ln52_16, i64 %zext_ln52_2" [d5.cpp:52]   --->   Operation 159 'mul' 'mul_ln52_33' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 160 '%mul_ln52_34 = mul i64 %zext_ln52_14, i64 %zext_ln52_3'
ST_23 : Operation 160 [1/1] (2.23ns)   --->   "%mul_ln52_34 = mul i64 %zext_ln52_14, i64 %zext_ln52_3" [d5.cpp:52]   --->   Operation 160 'mul' 'mul_ln52_34' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 161 '%mul_ln52_35 = mul i64 %zext_ln52_13, i64 %zext_ln52_4'
ST_23 : Operation 161 [1/1] (2.23ns)   --->   "%mul_ln52_35 = mul i64 %zext_ln52_13, i64 %zext_ln52_4" [d5.cpp:52]   --->   Operation 161 'mul' 'mul_ln52_35' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 162 '%mul_ln52_36 = mul i64 %zext_ln52_11, i64 %zext_ln52_5'
ST_23 : Operation 162 [1/1] (2.23ns)   --->   "%mul_ln52_36 = mul i64 %zext_ln52_11, i64 %zext_ln52_5" [d5.cpp:52]   --->   Operation 162 'mul' 'mul_ln52_36' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 163 '%mul_ln52_37 = mul i64 %zext_ln52_10, i64 %zext_ln52_6'
ST_23 : Operation 163 [1/1] (2.23ns)   --->   "%mul_ln52_37 = mul i64 %zext_ln52_10, i64 %zext_ln52_6" [d5.cpp:52]   --->   Operation 163 'mul' 'mul_ln52_37' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln52_20 = zext i32 %mul_ln52_38" [d5.cpp:52]   --->   Operation 164 'zext' 'zext_ln52_20' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 165 '%mul_ln52_39 = mul i64 %zext_ln52_20, i64 %zext_ln52'
ST_23 : Operation 165 [1/1] (2.23ns)   --->   "%mul_ln52_39 = mul i64 %zext_ln52_20, i64 %zext_ln52" [d5.cpp:52]   --->   Operation 165 'mul' 'mul_ln52_39' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln52_21 = zext i32 %mul_ln52_40" [d5.cpp:52]   --->   Operation 166 'zext' 'zext_ln52_21' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 167 '%mul_ln52_41 = mul i64 %zext_ln52_21, i64 %zext_ln52_1'
ST_23 : Operation 167 [1/1] (2.23ns)   --->   "%mul_ln52_41 = mul i64 %zext_ln52_21, i64 %zext_ln52_1" [d5.cpp:52]   --->   Operation 167 'mul' 'mul_ln52_41' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 168 '%mul_ln52_42 = mul i64 %zext_ln52_17, i64 %zext_ln52_2'
ST_23 : Operation 168 [1/1] (2.23ns)   --->   "%mul_ln52_42 = mul i64 %zext_ln52_17, i64 %zext_ln52_2" [d5.cpp:52]   --->   Operation 168 'mul' 'mul_ln52_42' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 169 '%mul_ln52_43 = mul i64 %zext_ln52_18, i64 %zext_ln52_3'
ST_23 : Operation 169 [1/1] (2.23ns)   --->   "%mul_ln52_43 = mul i64 %zext_ln52_18, i64 %zext_ln52_3" [d5.cpp:52]   --->   Operation 169 'mul' 'mul_ln52_43' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 170 '%mul_ln52_44 = mul i64 %zext_ln52_14, i64 %zext_ln52_4'
ST_23 : Operation 170 [1/1] (2.23ns)   --->   "%mul_ln52_44 = mul i64 %zext_ln52_14, i64 %zext_ln52_4" [d5.cpp:52]   --->   Operation 170 'mul' 'mul_ln52_44' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 171 '%mul_ln52_45 = mul i64 %zext_ln52_15, i64 %zext_ln52_5'
ST_23 : Operation 171 [1/1] (2.23ns)   --->   "%mul_ln52_45 = mul i64 %zext_ln52_15, i64 %zext_ln52_5" [d5.cpp:52]   --->   Operation 171 'mul' 'mul_ln52_45' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 172 '%mul_ln52_46 = mul i64 %zext_ln52_11, i64 %zext_ln52_6'
ST_23 : Operation 172 [1/1] (2.23ns)   --->   "%mul_ln52_46 = mul i64 %zext_ln52_11, i64 %zext_ln52_6" [d5.cpp:52]   --->   Operation 172 'mul' 'mul_ln52_46' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 173 '%mul_ln52_47 = mul i64 %zext_ln52_12, i64 %zext_ln52_7'
ST_23 : Operation 173 [1/1] (2.23ns)   --->   "%mul_ln52_47 = mul i64 %zext_ln52_12, i64 %zext_ln52_7" [d5.cpp:52]   --->   Operation 173 'mul' 'mul_ln52_47' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln52_22 = zext i32 %mul_ln52_48" [d5.cpp:52]   --->   Operation 174 'zext' 'zext_ln52_22' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 175 '%mul_ln52_49 = mul i64 %zext_ln52_22, i64 %zext_ln52'
ST_23 : Operation 175 [1/1] (2.23ns)   --->   "%mul_ln52_49 = mul i64 %zext_ln52_22, i64 %zext_ln52" [d5.cpp:52]   --->   Operation 175 'mul' 'mul_ln52_49' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 176 '%mul_ln52_50 = mul i64 %zext_ln52_20, i64 %zext_ln52_1'
ST_23 : Operation 176 [1/1] (2.23ns)   --->   "%mul_ln52_50 = mul i64 %zext_ln52_20, i64 %zext_ln52_1" [d5.cpp:52]   --->   Operation 176 'mul' 'mul_ln52_50' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 177 '%mul_ln52_51 = mul i64 %zext_ln52_19, i64 %zext_ln52_2'
ST_23 : Operation 177 [1/1] (2.23ns)   --->   "%mul_ln52_51 = mul i64 %zext_ln52_19, i64 %zext_ln52_2" [d5.cpp:52]   --->   Operation 177 'mul' 'mul_ln52_51' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 178 '%mul_ln52_52 = mul i64 %zext_ln52_17, i64 %zext_ln52_3'
ST_23 : Operation 178 [1/1] (2.23ns)   --->   "%mul_ln52_52 = mul i64 %zext_ln52_17, i64 %zext_ln52_3" [d5.cpp:52]   --->   Operation 178 'mul' 'mul_ln52_52' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 179 '%mul_ln52_53 = mul i64 %zext_ln52_16, i64 %zext_ln52_4'
ST_23 : Operation 179 [1/1] (2.23ns)   --->   "%mul_ln52_53 = mul i64 %zext_ln52_16, i64 %zext_ln52_4" [d5.cpp:52]   --->   Operation 179 'mul' 'mul_ln52_53' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 180 '%mul_ln52_54 = mul i64 %zext_ln52_14, i64 %zext_ln52_5'
ST_23 : Operation 180 [1/1] (2.23ns)   --->   "%mul_ln52_54 = mul i64 %zext_ln52_14, i64 %zext_ln52_5" [d5.cpp:52]   --->   Operation 180 'mul' 'mul_ln52_54' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 181 '%mul_ln52_55 = mul i64 %zext_ln52_13, i64 %zext_ln52_6'
ST_23 : Operation 181 [1/1] (2.23ns)   --->   "%mul_ln52_55 = mul i64 %zext_ln52_13, i64 %zext_ln52_6" [d5.cpp:52]   --->   Operation 181 'mul' 'mul_ln52_55' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 182 '%mul_ln52_56 = mul i64 %zext_ln52_11, i64 %zext_ln52_7'
ST_23 : Operation 182 [1/1] (2.23ns)   --->   "%mul_ln52_56 = mul i64 %zext_ln52_11, i64 %zext_ln52_7" [d5.cpp:52]   --->   Operation 182 'mul' 'mul_ln52_56' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 183 '%mul_ln52_57 = mul i64 %zext_ln52_10, i64 %zext_ln52_8'
ST_23 : Operation 183 [1/1] (2.23ns)   --->   "%mul_ln52_57 = mul i64 %zext_ln52_10, i64 %zext_ln52_8" [d5.cpp:52]   --->   Operation 183 'mul' 'mul_ln52_57' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i32 %arg2_r_loc_load" [d5.cpp:67]   --->   Operation 184 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 185 '%mul_ln67 = mul i64 %zext_ln67, i64 %zext_ln52'
ST_23 : Operation 185 [1/1] (2.23ns)   --->   "%mul_ln67 = mul i64 %zext_ln67, i64 %zext_ln52" [d5.cpp:67]   --->   Operation 185 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i32 %arg2_r_1_loc_load" [d5.cpp:67]   --->   Operation 186 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 187 '%mul_ln67_1 = mul i64 %zext_ln67_1, i64 %zext_ln52_1'
ST_23 : Operation 187 [1/1] (2.23ns)   --->   "%mul_ln67_1 = mul i64 %zext_ln67_1, i64 %zext_ln52_1" [d5.cpp:67]   --->   Operation 187 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 188 '%mul_ln67_2 = mul i64 %zext_ln67, i64 %zext_ln52_1'
ST_23 : Operation 188 [1/1] (2.23ns)   --->   "%mul_ln67_2 = mul i64 %zext_ln67, i64 %zext_ln52_1" [d5.cpp:67]   --->   Operation 188 'mul' 'mul_ln67_2' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i32 %arg2_r_2_loc_load" [d5.cpp:67]   --->   Operation 189 'zext' 'zext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 190 '%mul_ln67_3 = mul i64 %zext_ln67_2, i64 %zext_ln52_2'
ST_23 : Operation 190 [1/1] (2.23ns)   --->   "%mul_ln67_3 = mul i64 %zext_ln67_2, i64 %zext_ln52_2" [d5.cpp:67]   --->   Operation 190 'mul' 'mul_ln67_3' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln67 = shl i32 %arg2_r_1_loc_load, i32 1" [d5.cpp:67]   --->   Operation 191 'shl' 'shl_ln67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i32 %shl_ln67" [d5.cpp:67]   --->   Operation 192 'zext' 'zext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 193 '%mul_ln67_4 = mul i64 %zext_ln67_3, i64 %zext_ln52_2'
ST_23 : Operation 193 [1/1] (2.23ns)   --->   "%mul_ln67_4 = mul i64 %zext_ln67_3, i64 %zext_ln52_2" [d5.cpp:67]   --->   Operation 193 'mul' 'mul_ln67_4' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 194 '%mul_ln67_5 = mul i64 %zext_ln67, i64 %zext_ln52_2'
ST_23 : Operation 194 [1/1] (2.23ns)   --->   "%mul_ln67_5 = mul i64 %zext_ln67, i64 %zext_ln52_2" [d5.cpp:67]   --->   Operation 194 'mul' 'mul_ln67_5' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i32 %arg2_r_3_loc_load" [d5.cpp:67]   --->   Operation 195 'zext' 'zext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 196 '%mul_ln67_6 = mul i64 %zext_ln67_4, i64 %zext_ln52_3'
ST_23 : Operation 196 [1/1] (2.23ns)   --->   "%mul_ln67_6 = mul i64 %zext_ln67_4, i64 %zext_ln52_3" [d5.cpp:67]   --->   Operation 196 'mul' 'mul_ln67_6' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 197 '%mul_ln67_7 = mul i64 %zext_ln67_2, i64 %zext_ln52_3'
ST_23 : Operation 197 [1/1] (2.23ns)   --->   "%mul_ln67_7 = mul i64 %zext_ln67_2, i64 %zext_ln52_3" [d5.cpp:67]   --->   Operation 197 'mul' 'mul_ln67_7' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 198 '%mul_ln67_8 = mul i64 %zext_ln67_1, i64 %zext_ln52_3'
ST_23 : Operation 198 [1/1] (2.23ns)   --->   "%mul_ln67_8 = mul i64 %zext_ln67_1, i64 %zext_ln52_3" [d5.cpp:67]   --->   Operation 198 'mul' 'mul_ln67_8' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 199 '%mul_ln67_9 = mul i64 %zext_ln67, i64 %zext_ln52_3'
ST_23 : Operation 199 [1/1] (2.23ns)   --->   "%mul_ln67_9 = mul i64 %zext_ln67, i64 %zext_ln52_3" [d5.cpp:67]   --->   Operation 199 'mul' 'mul_ln67_9' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln67_5 = zext i32 %arg2_r_4_loc_load" [d5.cpp:67]   --->   Operation 200 'zext' 'zext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 201 '%mul_ln67_10 = mul i64 %zext_ln67_5, i64 %zext_ln52_4'
ST_23 : Operation 201 [1/1] (2.23ns)   --->   "%mul_ln67_10 = mul i64 %zext_ln67_5, i64 %zext_ln52_4" [d5.cpp:67]   --->   Operation 201 'mul' 'mul_ln67_10' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln67_1 = shl i32 %arg2_r_3_loc_load, i32 1" [d5.cpp:67]   --->   Operation 202 'shl' 'shl_ln67_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln67_6 = zext i32 %shl_ln67_1" [d5.cpp:67]   --->   Operation 203 'zext' 'zext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 204 '%mul_ln67_11 = mul i64 %zext_ln67_6, i64 %zext_ln52_4'
ST_23 : Operation 204 [1/1] (2.23ns)   --->   "%mul_ln67_11 = mul i64 %zext_ln67_6, i64 %zext_ln52_4" [d5.cpp:67]   --->   Operation 204 'mul' 'mul_ln67_11' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 205 '%mul_ln67_12 = mul i64 %zext_ln67_2, i64 %zext_ln52_4'
ST_23 : Operation 205 [1/1] (2.23ns)   --->   "%mul_ln67_12 = mul i64 %zext_ln67_2, i64 %zext_ln52_4" [d5.cpp:67]   --->   Operation 205 'mul' 'mul_ln67_12' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 206 '%mul_ln67_13 = mul i64 %zext_ln67_3, i64 %zext_ln52_4'
ST_23 : Operation 206 [1/1] (2.23ns)   --->   "%mul_ln67_13 = mul i64 %zext_ln67_3, i64 %zext_ln52_4" [d5.cpp:67]   --->   Operation 206 'mul' 'mul_ln67_13' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 207 '%mul_ln67_14 = mul i64 %zext_ln67, i64 %zext_ln52_4'
ST_23 : Operation 207 [1/1] (2.23ns)   --->   "%mul_ln67_14 = mul i64 %zext_ln67, i64 %zext_ln52_4" [d5.cpp:67]   --->   Operation 207 'mul' 'mul_ln67_14' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln67_7 = zext i32 %arg2_r_5_loc_load" [d5.cpp:67]   --->   Operation 208 'zext' 'zext_ln67_7' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 209 '%mul_ln67_15 = mul i64 %zext_ln67_7, i64 %zext_ln52_5'
ST_23 : Operation 209 [1/1] (2.23ns)   --->   "%mul_ln67_15 = mul i64 %zext_ln67_7, i64 %zext_ln52_5" [d5.cpp:67]   --->   Operation 209 'mul' 'mul_ln67_15' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 210 '%mul_ln67_16 = mul i64 %zext_ln67_5, i64 %zext_ln52_5'
ST_23 : Operation 210 [1/1] (2.23ns)   --->   "%mul_ln67_16 = mul i64 %zext_ln67_5, i64 %zext_ln52_5" [d5.cpp:67]   --->   Operation 210 'mul' 'mul_ln67_16' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 211 '%mul_ln67_17 = mul i64 %zext_ln67_4, i64 %zext_ln52_5'
ST_23 : Operation 211 [1/1] (2.23ns)   --->   "%mul_ln67_17 = mul i64 %zext_ln67_4, i64 %zext_ln52_5" [d5.cpp:67]   --->   Operation 211 'mul' 'mul_ln67_17' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 212 '%mul_ln67_18 = mul i64 %zext_ln67_2, i64 %zext_ln52_5'
ST_23 : Operation 212 [1/1] (2.23ns)   --->   "%mul_ln67_18 = mul i64 %zext_ln67_2, i64 %zext_ln52_5" [d5.cpp:67]   --->   Operation 212 'mul' 'mul_ln67_18' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 213 '%mul_ln67_19 = mul i64 %zext_ln67_1, i64 %zext_ln52_5'
ST_23 : Operation 213 [1/1] (2.23ns)   --->   "%mul_ln67_19 = mul i64 %zext_ln67_1, i64 %zext_ln52_5" [d5.cpp:67]   --->   Operation 213 'mul' 'mul_ln67_19' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln67_8 = zext i32 %arg2_r_6_loc_load" [d5.cpp:67]   --->   Operation 214 'zext' 'zext_ln67_8' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 215 '%mul_ln67_20 = mul i64 %zext_ln67_8, i64 %zext_ln52_6'
ST_23 : Operation 215 [1/1] (2.23ns)   --->   "%mul_ln67_20 = mul i64 %zext_ln67_8, i64 %zext_ln52_6" [d5.cpp:67]   --->   Operation 215 'mul' 'mul_ln67_20' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln67_2 = shl i32 %arg2_r_5_loc_load, i32 1" [d5.cpp:67]   --->   Operation 216 'shl' 'shl_ln67_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln67_9 = zext i32 %shl_ln67_2" [d5.cpp:67]   --->   Operation 217 'zext' 'zext_ln67_9' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 218 '%mul_ln67_21 = mul i64 %zext_ln67_9, i64 %zext_ln52_6'
ST_23 : Operation 218 [1/1] (2.23ns)   --->   "%mul_ln67_21 = mul i64 %zext_ln67_9, i64 %zext_ln52_6" [d5.cpp:67]   --->   Operation 218 'mul' 'mul_ln67_21' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 219 '%mul_ln67_22 = mul i64 %zext_ln67_5, i64 %zext_ln52_6'
ST_23 : Operation 219 [1/1] (2.23ns)   --->   "%mul_ln67_22 = mul i64 %zext_ln67_5, i64 %zext_ln52_6" [d5.cpp:67]   --->   Operation 219 'mul' 'mul_ln67_22' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 220 '%mul_ln67_23 = mul i64 %zext_ln67_6, i64 %zext_ln52_6'
ST_23 : Operation 220 [1/1] (2.23ns)   --->   "%mul_ln67_23 = mul i64 %zext_ln67_6, i64 %zext_ln52_6" [d5.cpp:67]   --->   Operation 220 'mul' 'mul_ln67_23' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 221 '%mul_ln67_24 = mul i64 %zext_ln67_2, i64 %zext_ln52_6'
ST_23 : Operation 221 [1/1] (2.23ns)   --->   "%mul_ln67_24 = mul i64 %zext_ln67_2, i64 %zext_ln52_6" [d5.cpp:67]   --->   Operation 221 'mul' 'mul_ln67_24' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln67_10 = zext i32 %arg2_r_7_loc_load" [d5.cpp:67]   --->   Operation 222 'zext' 'zext_ln67_10' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 223 '%mul_ln67_25 = mul i64 %zext_ln67_10, i64 %zext_ln52_7'
ST_23 : Operation 223 [1/1] (2.23ns)   --->   "%mul_ln67_25 = mul i64 %zext_ln67_10, i64 %zext_ln52_7" [d5.cpp:67]   --->   Operation 223 'mul' 'mul_ln67_25' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 224 '%mul_ln67_26 = mul i64 %zext_ln67_8, i64 %zext_ln52_7'
ST_23 : Operation 224 [1/1] (2.23ns)   --->   "%mul_ln67_26 = mul i64 %zext_ln67_8, i64 %zext_ln52_7" [d5.cpp:67]   --->   Operation 224 'mul' 'mul_ln67_26' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 225 '%mul_ln67_27 = mul i64 %zext_ln67_7, i64 %zext_ln52_7'
ST_23 : Operation 225 [1/1] (2.23ns)   --->   "%mul_ln67_27 = mul i64 %zext_ln67_7, i64 %zext_ln52_7" [d5.cpp:67]   --->   Operation 225 'mul' 'mul_ln67_27' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 226 '%mul_ln67_28 = mul i64 %zext_ln67_5, i64 %zext_ln52_7'
ST_23 : Operation 226 [1/1] (2.23ns)   --->   "%mul_ln67_28 = mul i64 %zext_ln67_5, i64 %zext_ln52_7" [d5.cpp:67]   --->   Operation 226 'mul' 'mul_ln67_28' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 227 '%mul_ln67_29 = mul i64 %zext_ln67_4, i64 %zext_ln52_7'
ST_23 : Operation 227 [1/1] (2.23ns)   --->   "%mul_ln67_29 = mul i64 %zext_ln67_4, i64 %zext_ln52_7" [d5.cpp:67]   --->   Operation 227 'mul' 'mul_ln67_29' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln67_11 = zext i32 %arg2_r_8_loc_load" [d5.cpp:67]   --->   Operation 228 'zext' 'zext_ln67_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 229 '%mul_ln67_30 = mul i64 %zext_ln67_11, i64 %zext_ln52_8'
ST_23 : Operation 229 [1/1] (2.23ns)   --->   "%mul_ln67_30 = mul i64 %zext_ln67_11, i64 %zext_ln52_8" [d5.cpp:67]   --->   Operation 229 'mul' 'mul_ln67_30' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln67_3 = shl i32 %arg2_r_7_loc_load, i32 1" [d5.cpp:67]   --->   Operation 230 'shl' 'shl_ln67_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln67_12 = zext i32 %shl_ln67_3" [d5.cpp:67]   --->   Operation 231 'zext' 'zext_ln67_12' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 232 '%mul_ln67_31 = mul i64 %zext_ln67_12, i64 %zext_ln52_8'
ST_23 : Operation 232 [1/1] (2.23ns)   --->   "%mul_ln67_31 = mul i64 %zext_ln67_12, i64 %zext_ln52_8" [d5.cpp:67]   --->   Operation 232 'mul' 'mul_ln67_31' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 233 '%mul_ln67_32 = mul i64 %zext_ln67_8, i64 %zext_ln52_8'
ST_23 : Operation 233 [1/1] (2.23ns)   --->   "%mul_ln67_32 = mul i64 %zext_ln67_8, i64 %zext_ln52_8" [d5.cpp:67]   --->   Operation 233 'mul' 'mul_ln67_32' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 234 '%mul_ln67_33 = mul i64 %zext_ln67_9, i64 %zext_ln52_8'
ST_23 : Operation 234 [1/1] (2.23ns)   --->   "%mul_ln67_33 = mul i64 %zext_ln67_9, i64 %zext_ln52_8" [d5.cpp:67]   --->   Operation 234 'mul' 'mul_ln67_33' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 235 '%mul_ln67_34 = mul i64 %zext_ln67_5, i64 %zext_ln52_8'
ST_23 : Operation 235 [1/1] (2.23ns)   --->   "%mul_ln67_34 = mul i64 %zext_ln67_5, i64 %zext_ln52_8" [d5.cpp:67]   --->   Operation 235 'mul' 'mul_ln67_34' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln67_13 = zext i32 %arg2_r_9_loc_load" [d5.cpp:67]   --->   Operation 236 'zext' 'zext_ln67_13' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 237 '%mul_ln67_35 = mul i64 %zext_ln67_13, i64 %zext_ln52_9'
ST_23 : Operation 237 [1/1] (2.23ns)   --->   "%mul_ln67_35 = mul i64 %zext_ln67_13, i64 %zext_ln52_9" [d5.cpp:67]   --->   Operation 237 'mul' 'mul_ln67_35' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 238 '%mul_ln67_36 = mul i64 %zext_ln67_11, i64 %zext_ln52_9'
ST_23 : Operation 238 [1/1] (2.23ns)   --->   "%mul_ln67_36 = mul i64 %zext_ln67_11, i64 %zext_ln52_9" [d5.cpp:67]   --->   Operation 238 'mul' 'mul_ln67_36' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 239 '%mul_ln67_37 = mul i64 %zext_ln67_10, i64 %zext_ln52_9'
ST_23 : Operation 239 [1/1] (2.23ns)   --->   "%mul_ln67_37 = mul i64 %zext_ln67_10, i64 %zext_ln52_9" [d5.cpp:67]   --->   Operation 239 'mul' 'mul_ln67_37' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 240 '%mul_ln67_38 = mul i64 %zext_ln67_8, i64 %zext_ln52_9'
ST_23 : Operation 240 [1/1] (2.23ns)   --->   "%mul_ln67_38 = mul i64 %zext_ln67_8, i64 %zext_ln52_9" [d5.cpp:67]   --->   Operation 240 'mul' 'mul_ln67_38' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 241 '%mul_ln67_39 = mul i64 %zext_ln67_7, i64 %zext_ln52_9'
ST_23 : Operation 241 [1/1] (2.23ns)   --->   "%mul_ln67_39 = mul i64 %zext_ln67_7, i64 %zext_ln52_9" [d5.cpp:67]   --->   Operation 241 'mul' 'mul_ln67_39' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 242 '%mul_ln67_40 = mul i64 %zext_ln67, i64 %zext_ln52_5'
ST_23 : Operation 242 [1/1] (2.23ns)   --->   "%mul_ln67_40 = mul i64 %zext_ln67, i64 %zext_ln52_5" [d5.cpp:67]   --->   Operation 242 'mul' 'mul_ln67_40' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 243 '%mul_ln67_41 = mul i64 %zext_ln67_3, i64 %zext_ln52_6'
ST_23 : Operation 243 [1/1] (2.23ns)   --->   "%mul_ln67_41 = mul i64 %zext_ln67_3, i64 %zext_ln52_6" [d5.cpp:67]   --->   Operation 243 'mul' 'mul_ln67_41' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 244 '%mul_ln67_42 = mul i64 %zext_ln67, i64 %zext_ln52_6'
ST_23 : Operation 244 [1/1] (2.23ns)   --->   "%mul_ln67_42 = mul i64 %zext_ln67, i64 %zext_ln52_6" [d5.cpp:67]   --->   Operation 244 'mul' 'mul_ln67_42' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 245 '%mul_ln67_43 = mul i64 %zext_ln67_2, i64 %zext_ln52_7'
ST_23 : Operation 245 [1/1] (2.23ns)   --->   "%mul_ln67_43 = mul i64 %zext_ln67_2, i64 %zext_ln52_7" [d5.cpp:67]   --->   Operation 245 'mul' 'mul_ln67_43' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 246 '%mul_ln67_44 = mul i64 %zext_ln67_1, i64 %zext_ln52_7'
ST_23 : Operation 246 [1/1] (2.23ns)   --->   "%mul_ln67_44 = mul i64 %zext_ln67_1, i64 %zext_ln52_7" [d5.cpp:67]   --->   Operation 246 'mul' 'mul_ln67_44' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 247 '%mul_ln67_45 = mul i64 %zext_ln67, i64 %zext_ln52_7'
ST_23 : Operation 247 [1/1] (2.23ns)   --->   "%mul_ln67_45 = mul i64 %zext_ln67, i64 %zext_ln52_7" [d5.cpp:67]   --->   Operation 247 'mul' 'mul_ln67_45' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 248 '%mul_ln67_46 = mul i64 %zext_ln67_6, i64 %zext_ln52_8'
ST_23 : Operation 248 [1/1] (2.23ns)   --->   "%mul_ln67_46 = mul i64 %zext_ln67_6, i64 %zext_ln52_8" [d5.cpp:67]   --->   Operation 248 'mul' 'mul_ln67_46' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 249 '%mul_ln67_47 = mul i64 %zext_ln67_2, i64 %zext_ln52_8'
ST_23 : Operation 249 [1/1] (2.23ns)   --->   "%mul_ln67_47 = mul i64 %zext_ln67_2, i64 %zext_ln52_8" [d5.cpp:67]   --->   Operation 249 'mul' 'mul_ln67_47' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 250 '%mul_ln67_48 = mul i64 %zext_ln67_3, i64 %zext_ln52_8'
ST_23 : Operation 250 [1/1] (2.23ns)   --->   "%mul_ln67_48 = mul i64 %zext_ln67_3, i64 %zext_ln52_8" [d5.cpp:67]   --->   Operation 250 'mul' 'mul_ln67_48' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 251 '%mul_ln67_49 = mul i64 %zext_ln67, i64 %zext_ln52_8'
ST_23 : Operation 251 [1/1] (2.23ns)   --->   "%mul_ln67_49 = mul i64 %zext_ln67, i64 %zext_ln52_8" [d5.cpp:67]   --->   Operation 251 'mul' 'mul_ln67_49' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 252 '%mul_ln67_50 = mul i64 %zext_ln67_5, i64 %zext_ln52_9'
ST_23 : Operation 252 [1/1] (2.23ns)   --->   "%mul_ln67_50 = mul i64 %zext_ln67_5, i64 %zext_ln52_9" [d5.cpp:67]   --->   Operation 252 'mul' 'mul_ln67_50' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 253 '%mul_ln67_51 = mul i64 %zext_ln67_4, i64 %zext_ln52_9'
ST_23 : Operation 253 [1/1] (2.23ns)   --->   "%mul_ln67_51 = mul i64 %zext_ln67_4, i64 %zext_ln52_9" [d5.cpp:67]   --->   Operation 253 'mul' 'mul_ln67_51' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 254 '%mul_ln67_52 = mul i64 %zext_ln67_2, i64 %zext_ln52_9'
ST_23 : Operation 254 [1/1] (2.23ns)   --->   "%mul_ln67_52 = mul i64 %zext_ln67_2, i64 %zext_ln52_9" [d5.cpp:67]   --->   Operation 254 'mul' 'mul_ln67_52' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 255 '%mul_ln67_53 = mul i64 %zext_ln67_1, i64 %zext_ln52_9'
ST_23 : Operation 255 [1/1] (2.23ns)   --->   "%mul_ln67_53 = mul i64 %zext_ln67_1, i64 %zext_ln52_9" [d5.cpp:67]   --->   Operation 255 'mul' 'mul_ln67_53' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.18ns)   --->   Input mux for Operation 256 '%mul_ln67_54 = mul i64 %zext_ln67, i64 %zext_ln52_9'
ST_23 : Operation 256 [1/1] (2.23ns)   --->   "%mul_ln67_54 = mul i64 %zext_ln67, i64 %zext_ln52_9" [d5.cpp:67]   --->   Operation 256 'mul' 'mul_ln67_54' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 257 [1/1] (1.08ns)   --->   "%add_ln67 = add i64 %mul_ln52_55, i64 %mul_ln52_56" [d5.cpp:67]   --->   Operation 257 'add' 'add_ln67' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_1 = add i64 %mul_ln52_53, i64 %mul_ln52_52" [d5.cpp:67]   --->   Operation 258 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 259 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_2 = add i64 %add_ln67_1, i64 %mul_ln52_54" [d5.cpp:67]   --->   Operation 259 'add' 'add_ln67_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i64 %add_ln67" [d5.cpp:67]   --->   Operation 260 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i64 %add_ln67_2" [d5.cpp:67]   --->   Operation 261 'trunc' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (1.08ns)   --->   "%add_ln67_4 = add i64 %mul_ln67_54, i64 %mul_ln52_49" [d5.cpp:67]   --->   Operation 262 'add' 'add_ln67_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_5 = add i64 %mul_ln52_50, i64 %mul_ln52_57" [d5.cpp:67]   --->   Operation 263 'add' 'add_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 264 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_6 = add i64 %add_ln67_5, i64 %mul_ln52_51" [d5.cpp:67]   --->   Operation 264 'add' 'add_ln67_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = trunc i64 %add_ln67_4" [d5.cpp:67]   --->   Operation 265 'trunc' 'trunc_ln67_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = trunc i64 %add_ln67_6" [d5.cpp:67]   --->   Operation 266 'trunc' 'trunc_ln67_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 267 [1/1] (1.08ns)   --->   "%add_ln67_7 = add i64 %add_ln67_6, i64 %add_ln67_4" [d5.cpp:67]   --->   Operation 267 'add' 'add_ln67_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [1/1] (0.95ns)   --->   "%add_ln67_9 = add i26 %trunc_ln67_3, i26 %trunc_ln67_2" [d5.cpp:67]   --->   Operation 268 'add' 'add_ln67_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 269 [1/1] (1.08ns)   --->   "%add_ln67_11 = add i64 %mul_ln52_45, i64 %mul_ln52_46" [d5.cpp:67]   --->   Operation 269 'add' 'add_ln67_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_12 = add i64 %mul_ln52_43, i64 %mul_ln52_42" [d5.cpp:67]   --->   Operation 270 'add' 'add_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 271 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_13 = add i64 %add_ln67_12, i64 %mul_ln52_44" [d5.cpp:67]   --->   Operation 271 'add' 'add_ln67_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln67_4 = trunc i64 %add_ln67_11" [d5.cpp:67]   --->   Operation 272 'trunc' 'trunc_ln67_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln67_5 = trunc i64 %add_ln67_13" [d5.cpp:67]   --->   Operation 273 'trunc' 'trunc_ln67_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (1.08ns)   --->   "%add_ln67_14 = add i64 %add_ln67_13, i64 %add_ln67_11" [d5.cpp:67]   --->   Operation 274 'add' 'add_ln67_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 275 [1/1] (1.08ns)   --->   "%add_ln67_15 = add i64 %mul_ln67_49, i64 %mul_ln67_53" [d5.cpp:67]   --->   Operation 275 'add' 'add_ln67_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_16 = add i64 %mul_ln52_39, i64 %mul_ln52_47" [d5.cpp:67]   --->   Operation 276 'add' 'add_ln67_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 277 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_17 = add i64 %add_ln67_16, i64 %mul_ln52_41" [d5.cpp:67]   --->   Operation 277 'add' 'add_ln67_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln67_6 = trunc i64 %add_ln67_15" [d5.cpp:67]   --->   Operation 278 'trunc' 'trunc_ln67_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln67_7 = trunc i64 %add_ln67_17" [d5.cpp:67]   --->   Operation 279 'trunc' 'trunc_ln67_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 280 [1/1] (1.08ns)   --->   "%add_ln67_18 = add i64 %add_ln67_17, i64 %add_ln67_15" [d5.cpp:67]   --->   Operation 280 'add' 'add_ln67_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 281 [1/1] (0.94ns)   --->   "%add_ln67_19 = add i25 %trunc_ln67_5, i25 %trunc_ln67_4" [d5.cpp:67]   --->   Operation 281 'add' 'add_ln67_19' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 282 [1/1] (0.94ns)   --->   "%add_ln67_20 = add i25 %trunc_ln67_7, i25 %trunc_ln67_6" [d5.cpp:67]   --->   Operation 282 'add' 'add_ln67_20' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 283 [1/1] (1.08ns)   --->   "%add_ln67_22 = add i64 %mul_ln52_35, i64 %mul_ln52_36" [d5.cpp:67]   --->   Operation 283 'add' 'add_ln67_22' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_23 = add i64 %mul_ln52_33, i64 %mul_ln52_32" [d5.cpp:67]   --->   Operation 284 'add' 'add_ln67_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 285 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_24 = add i64 %add_ln67_23, i64 %mul_ln52_34" [d5.cpp:67]   --->   Operation 285 'add' 'add_ln67_24' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln67_8 = trunc i64 %add_ln67_22" [d5.cpp:67]   --->   Operation 286 'trunc' 'trunc_ln67_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln67_9 = trunc i64 %add_ln67_24" [d5.cpp:67]   --->   Operation 287 'trunc' 'trunc_ln67_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (1.08ns)   --->   "%add_ln67_25 = add i64 %add_ln67_24, i64 %add_ln67_22" [d5.cpp:67]   --->   Operation 288 'add' 'add_ln67_25' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 289 [1/1] (1.08ns)   --->   "%add_ln67_26 = add i64 %mul_ln67_45, i64 %mul_ln67_52" [d5.cpp:67]   --->   Operation 289 'add' 'add_ln67_26' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_27 = add i64 %mul_ln67_48, i64 %mul_ln52_37" [d5.cpp:67]   --->   Operation 290 'add' 'add_ln67_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 291 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_28 = add i64 %add_ln67_27, i64 %mul_ln52_31" [d5.cpp:67]   --->   Operation 291 'add' 'add_ln67_28' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln67_10 = trunc i64 %add_ln67_26" [d5.cpp:67]   --->   Operation 292 'trunc' 'trunc_ln67_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln67_11 = trunc i64 %add_ln67_28" [d5.cpp:67]   --->   Operation 293 'trunc' 'trunc_ln67_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 294 [1/1] (1.08ns)   --->   "%add_ln67_29 = add i64 %add_ln67_28, i64 %add_ln67_26" [d5.cpp:67]   --->   Operation 294 'add' 'add_ln67_29' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [1/1] (0.95ns)   --->   "%add_ln67_30 = add i26 %trunc_ln67_9, i26 %trunc_ln67_8" [d5.cpp:67]   --->   Operation 295 'add' 'add_ln67_30' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/1] (0.95ns)   --->   "%add_ln67_31 = add i26 %trunc_ln67_11, i26 %trunc_ln67_10" [d5.cpp:67]   --->   Operation 296 'add' 'add_ln67_31' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 297 [1/1] (1.08ns)   --->   "%add_ln67_33 = add i64 %mul_ln52_27, i64 %mul_ln52_28" [d5.cpp:67]   --->   Operation 297 'add' 'add_ln67_33' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_34 = add i64 %mul_ln52_25, i64 %mul_ln52_23" [d5.cpp:67]   --->   Operation 298 'add' 'add_ln67_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 299 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_35 = add i64 %add_ln67_34, i64 %mul_ln52_26" [d5.cpp:67]   --->   Operation 299 'add' 'add_ln67_35' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln67_12 = trunc i64 %add_ln67_33" [d5.cpp:67]   --->   Operation 300 'trunc' 'trunc_ln67_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln67_13 = trunc i64 %add_ln67_35" [d5.cpp:67]   --->   Operation 301 'trunc' 'trunc_ln67_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 302 [1/1] (1.08ns)   --->   "%add_ln67_36 = add i64 %add_ln67_35, i64 %add_ln67_33" [d5.cpp:67]   --->   Operation 302 'add' 'add_ln67_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 303 [1/1] (1.08ns)   --->   "%add_ln67_37 = add i64 %mul_ln67_42, i64 %mul_ln67_44" [d5.cpp:67]   --->   Operation 303 'add' 'add_ln67_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_38 = add i64 %mul_ln67_47, i64 %mul_ln52_29" [d5.cpp:67]   --->   Operation 304 'add' 'add_ln67_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 305 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_39 = add i64 %add_ln67_38, i64 %mul_ln67_51" [d5.cpp:67]   --->   Operation 305 'add' 'add_ln67_39' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln67_14 = trunc i64 %add_ln67_37" [d5.cpp:67]   --->   Operation 306 'trunc' 'trunc_ln67_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln67_15 = trunc i64 %add_ln67_39" [d5.cpp:67]   --->   Operation 307 'trunc' 'trunc_ln67_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 308 [1/1] (1.08ns)   --->   "%add_ln67_40 = add i64 %add_ln67_39, i64 %add_ln67_37" [d5.cpp:67]   --->   Operation 308 'add' 'add_ln67_40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 309 [1/1] (0.94ns)   --->   "%add_ln67_41 = add i25 %trunc_ln67_13, i25 %trunc_ln67_12" [d5.cpp:67]   --->   Operation 309 'add' 'add_ln67_41' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 310 [1/1] (0.94ns)   --->   "%add_ln67_42 = add i25 %trunc_ln67_15, i25 %trunc_ln67_14" [d5.cpp:67]   --->   Operation 310 'add' 'add_ln67_42' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 311 [1/1] (1.08ns)   --->   "%add_ln67_44 = add i64 %mul_ln52_19, i64 %mul_ln52_20" [d5.cpp:67]   --->   Operation 311 'add' 'add_ln67_44' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_45 = add i64 %mul_ln52_17, i64 %mul_ln67_46" [d5.cpp:67]   --->   Operation 312 'add' 'add_ln67_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 313 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_46 = add i64 %add_ln67_45, i64 %mul_ln52_18" [d5.cpp:67]   --->   Operation 313 'add' 'add_ln67_46' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln67_16 = trunc i64 %add_ln67_44" [d5.cpp:67]   --->   Operation 314 'trunc' 'trunc_ln67_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln67_17 = trunc i64 %add_ln67_46" [d5.cpp:67]   --->   Operation 315 'trunc' 'trunc_ln67_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 316 [1/1] (1.08ns)   --->   "%add_ln67_47 = add i64 %add_ln67_46, i64 %add_ln67_44" [d5.cpp:67]   --->   Operation 316 'add' 'add_ln67_47' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 317 [1/1] (1.08ns)   --->   "%add_ln67_48 = add i64 %mul_ln67_40, i64 %mul_ln67_43" [d5.cpp:67]   --->   Operation 317 'add' 'add_ln67_48' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_49 = add i64 %mul_ln67_41, i64 %mul_ln52_21" [d5.cpp:67]   --->   Operation 318 'add' 'add_ln67_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 319 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_50 = add i64 %add_ln67_49, i64 %mul_ln67_50" [d5.cpp:67]   --->   Operation 319 'add' 'add_ln67_50' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln67_18 = trunc i64 %add_ln67_48" [d5.cpp:67]   --->   Operation 320 'trunc' 'trunc_ln67_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln67_19 = trunc i64 %add_ln67_50" [d5.cpp:67]   --->   Operation 321 'trunc' 'trunc_ln67_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 322 [1/1] (1.08ns)   --->   "%add_ln67_51 = add i64 %add_ln67_50, i64 %add_ln67_48" [d5.cpp:67]   --->   Operation 322 'add' 'add_ln67_51' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 323 [1/1] (0.95ns)   --->   "%add_ln67_52 = add i26 %trunc_ln67_17, i26 %trunc_ln67_16" [d5.cpp:67]   --->   Operation 323 'add' 'add_ln67_52' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 324 [1/1] (0.95ns)   --->   "%add_ln67_53 = add i26 %trunc_ln67_19, i26 %trunc_ln67_18" [d5.cpp:67]   --->   Operation 324 'add' 'add_ln67_53' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 325 [1/1] (1.08ns)   --->   "%add_ln67_55 = add i64 %mul_ln52_13, i64 %mul_ln52_14" [d5.cpp:67]   --->   Operation 325 'add' 'add_ln67_55' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_56 = add i64 %mul_ln67_39, i64 %mul_ln67_34" [d5.cpp:67]   --->   Operation 326 'add' 'add_ln67_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 327 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_57 = add i64 %add_ln67_56, i64 %mul_ln52_11" [d5.cpp:67]   --->   Operation 327 'add' 'add_ln67_57' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln67_20 = trunc i64 %add_ln67_55" [d5.cpp:67]   --->   Operation 328 'trunc' 'trunc_ln67_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln67_21 = trunc i64 %add_ln67_57" [d5.cpp:67]   --->   Operation 329 'trunc' 'trunc_ln67_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (1.08ns)   --->   "%add_ln67_58 = add i64 %add_ln67_57, i64 %add_ln67_55" [d5.cpp:67]   --->   Operation 330 'add' 'add_ln67_58' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 331 [1/1] (1.08ns)   --->   "%add_ln67_59 = add i64 %mul_ln67_14, i64 %mul_ln67_19" [d5.cpp:67]   --->   Operation 331 'add' 'add_ln67_59' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_60 = add i64 %mul_ln67_24, i64 %mul_ln52_15" [d5.cpp:67]   --->   Operation 332 'add' 'add_ln67_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 333 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_61 = add i64 %add_ln67_60, i64 %mul_ln67_29" [d5.cpp:67]   --->   Operation 333 'add' 'add_ln67_61' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln67_22 = trunc i64 %add_ln67_59" [d5.cpp:67]   --->   Operation 334 'trunc' 'trunc_ln67_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln67_23 = trunc i64 %add_ln67_61" [d5.cpp:67]   --->   Operation 335 'trunc' 'trunc_ln67_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (1.08ns)   --->   "%add_ln67_62 = add i64 %add_ln67_61, i64 %add_ln67_59" [d5.cpp:67]   --->   Operation 336 'add' 'add_ln67_62' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 337 [1/1] (0.94ns)   --->   "%add_ln67_63 = add i25 %trunc_ln67_21, i25 %trunc_ln67_20" [d5.cpp:67]   --->   Operation 337 'add' 'add_ln67_63' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 338 [1/1] (0.94ns)   --->   "%add_ln67_64 = add i25 %trunc_ln67_23, i25 %trunc_ln67_22" [d5.cpp:67]   --->   Operation 338 'add' 'add_ln67_64' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 339 [1/1] (1.08ns)   --->   "%add_ln67_66 = add i64 %mul_ln52_7, i64 %mul_ln52_8" [d5.cpp:67]   --->   Operation 339 'add' 'add_ln67_66' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_67 = add i64 %mul_ln67_38, i64 %mul_ln67_23" [d5.cpp:67]   --->   Operation 340 'add' 'add_ln67_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 341 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_68 = add i64 %add_ln67_67, i64 %mul_ln67_33" [d5.cpp:67]   --->   Operation 341 'add' 'add_ln67_68' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln67_24 = trunc i64 %add_ln67_66" [d5.cpp:67]   --->   Operation 342 'trunc' 'trunc_ln67_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln67_25 = trunc i64 %add_ln67_68" [d5.cpp:67]   --->   Operation 343 'trunc' 'trunc_ln67_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 344 [1/1] (1.08ns)   --->   "%add_ln67_69 = add i64 %add_ln67_68, i64 %add_ln67_66" [d5.cpp:67]   --->   Operation 344 'add' 'add_ln67_69' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 345 [1/1] (1.08ns)   --->   "%add_ln67_70 = add i64 %mul_ln67_9, i64 %mul_ln67_18" [d5.cpp:67]   --->   Operation 345 'add' 'add_ln67_70' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_71 = add i64 %mul_ln67_13, i64 %mul_ln52_9" [d5.cpp:67]   --->   Operation 346 'add' 'add_ln67_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 347 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_72 = add i64 %add_ln67_71, i64 %mul_ln67_28" [d5.cpp:67]   --->   Operation 347 'add' 'add_ln67_72' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln67_26 = trunc i64 %add_ln67_70" [d5.cpp:67]   --->   Operation 348 'trunc' 'trunc_ln67_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln67_27 = trunc i64 %add_ln67_72" [d5.cpp:67]   --->   Operation 349 'trunc' 'trunc_ln67_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 350 [1/1] (1.08ns)   --->   "%add_ln67_73 = add i64 %add_ln67_72, i64 %add_ln67_70" [d5.cpp:67]   --->   Operation 350 'add' 'add_ln67_73' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 351 [1/1] (0.95ns)   --->   "%add_ln67_74 = add i26 %trunc_ln67_25, i26 %trunc_ln67_24" [d5.cpp:67]   --->   Operation 351 'add' 'add_ln67_74' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 352 [1/1] (0.95ns)   --->   "%add_ln67_75 = add i26 %trunc_ln67_27, i26 %trunc_ln67_26" [d5.cpp:67]   --->   Operation 352 'add' 'add_ln67_75' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 353 [1/1] (1.08ns)   --->   "%add_ln67_77 = add i64 %mul_ln67_37, i64 %mul_ln52_3" [d5.cpp:67]   --->   Operation 353 'add' 'add_ln67_77' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_78 = add i64 %mul_ln67_27, i64 %mul_ln67_22" [d5.cpp:67]   --->   Operation 354 'add' 'add_ln67_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 355 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_79 = add i64 %add_ln67_78, i64 %mul_ln67_32" [d5.cpp:67]   --->   Operation 355 'add' 'add_ln67_79' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln67_28 = trunc i64 %add_ln67_77" [d5.cpp:67]   --->   Operation 356 'trunc' 'trunc_ln67_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln67_29 = trunc i64 %add_ln67_79" [d5.cpp:67]   --->   Operation 357 'trunc' 'trunc_ln67_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 358 [1/1] (1.08ns)   --->   "%add_ln67_80 = add i64 %add_ln67_79, i64 %add_ln67_77" [d5.cpp:67]   --->   Operation 358 'add' 'add_ln67_80' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 359 [1/1] (1.08ns)   --->   "%add_ln67_81 = add i64 %mul_ln67_5, i64 %mul_ln67_8" [d5.cpp:67]   --->   Operation 359 'add' 'add_ln67_81' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_82 = add i64 %mul_ln67_12, i64 %mul_ln52_5" [d5.cpp:67]   --->   Operation 360 'add' 'add_ln67_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 361 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_83 = add i64 %add_ln67_82, i64 %mul_ln67_17" [d5.cpp:67]   --->   Operation 361 'add' 'add_ln67_83' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln67_30 = trunc i64 %add_ln67_81" [d5.cpp:67]   --->   Operation 362 'trunc' 'trunc_ln67_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln67_31 = trunc i64 %add_ln67_83" [d5.cpp:67]   --->   Operation 363 'trunc' 'trunc_ln67_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 364 [1/1] (1.08ns)   --->   "%add_ln67_84 = add i64 %add_ln67_83, i64 %add_ln67_81" [d5.cpp:67]   --->   Operation 364 'add' 'add_ln67_84' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 365 [1/1] (0.94ns)   --->   "%add_ln67_85 = add i25 %trunc_ln67_29, i25 %trunc_ln67_28" [d5.cpp:67]   --->   Operation 365 'add' 'add_ln67_85' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 366 [1/1] (0.94ns)   --->   "%add_ln67_86 = add i25 %trunc_ln67_31, i25 %trunc_ln67_30" [d5.cpp:67]   --->   Operation 366 'add' 'add_ln67_86' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 367 [1/1] (1.08ns)   --->   "%add_ln67_88 = add i64 %mul_ln67_36, i64 %mul_ln67_31" [d5.cpp:67]   --->   Operation 367 'add' 'add_ln67_88' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_89 = add i64 %mul_ln67_26, i64 %mul_ln67_11" [d5.cpp:67]   --->   Operation 368 'add' 'add_ln67_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 369 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_90 = add i64 %add_ln67_89, i64 %mul_ln67_21" [d5.cpp:67]   --->   Operation 369 'add' 'add_ln67_90' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln67_32 = trunc i64 %add_ln67_88" [d5.cpp:67]   --->   Operation 370 'trunc' 'trunc_ln67_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln67_33 = trunc i64 %add_ln67_90" [d5.cpp:67]   --->   Operation 371 'trunc' 'trunc_ln67_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 372 [1/1] (1.08ns)   --->   "%add_ln67_91 = add i64 %add_ln67_90, i64 %add_ln67_88" [d5.cpp:67]   --->   Operation 372 'add' 'add_ln67_91' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 373 [1/1] (1.08ns)   --->   "%add_ln67_92 = add i64 %mul_ln67_2, i64 %mul_ln67_7" [d5.cpp:67]   --->   Operation 373 'add' 'add_ln67_92' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_93 = add i64 %mul_ln67_4, i64 %mul_ln52_1" [d5.cpp:67]   --->   Operation 374 'add' 'add_ln67_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 375 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_94 = add i64 %add_ln67_93, i64 %mul_ln67_16" [d5.cpp:67]   --->   Operation 375 'add' 'add_ln67_94' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln67_34 = trunc i64 %add_ln67_92" [d5.cpp:67]   --->   Operation 376 'trunc' 'trunc_ln67_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln67_35 = trunc i64 %add_ln67_94" [d5.cpp:67]   --->   Operation 377 'trunc' 'trunc_ln67_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 378 [1/1] (1.08ns)   --->   "%add_ln67_95 = add i64 %add_ln67_94, i64 %add_ln67_92" [d5.cpp:67]   --->   Operation 378 'add' 'add_ln67_95' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 379 [1/1] (0.95ns)   --->   "%add_ln67_96 = add i26 %trunc_ln67_33, i26 %trunc_ln67_32" [d5.cpp:67]   --->   Operation 379 'add' 'add_ln67_96' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 380 [1/1] (0.95ns)   --->   "%add_ln67_97 = add i26 %trunc_ln67_35, i26 %trunc_ln67_34" [d5.cpp:67]   --->   Operation 380 'add' 'add_ln67_97' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 381 [1/1] (1.08ns)   --->   "%add_ln67_99 = add i64 %mul_ln67_25, i64 %mul_ln67_30" [d5.cpp:67]   --->   Operation 381 'add' 'add_ln67_99' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_100 = add i64 %mul_ln67_15, i64 %mul_ln67_10" [d5.cpp:67]   --->   Operation 382 'add' 'add_ln67_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 383 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_101 = add i64 %add_ln67_100, i64 %mul_ln67_20" [d5.cpp:67]   --->   Operation 383 'add' 'add_ln67_101' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln67_36 = trunc i64 %add_ln67_99" [d5.cpp:67]   --->   Operation 384 'trunc' 'trunc_ln67_36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln67_37 = trunc i64 %add_ln67_101" [d5.cpp:67]   --->   Operation 385 'trunc' 'trunc_ln67_37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 386 [1/1] (1.08ns)   --->   "%add_ln67_102 = add i64 %add_ln67_101, i64 %add_ln67_99" [d5.cpp:67]   --->   Operation 386 'add' 'add_ln67_102' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 387 [1/1] (1.08ns)   --->   "%add_ln67_103 = add i64 %mul_ln67, i64 %mul_ln67_1" [d5.cpp:67]   --->   Operation 387 'add' 'add_ln67_103' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_104 = add i64 %mul_ln67_3, i64 %mul_ln67_35" [d5.cpp:67]   --->   Operation 388 'add' 'add_ln67_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 389 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_105 = add i64 %add_ln67_104, i64 %mul_ln67_6" [d5.cpp:67]   --->   Operation 389 'add' 'add_ln67_105' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln67_38 = trunc i64 %add_ln67_103" [d5.cpp:67]   --->   Operation 390 'trunc' 'trunc_ln67_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln67_39 = trunc i64 %add_ln67_105" [d5.cpp:67]   --->   Operation 391 'trunc' 'trunc_ln67_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 392 [1/1] (1.08ns)   --->   "%add_ln67_106 = add i64 %add_ln67_105, i64 %add_ln67_103" [d5.cpp:67]   --->   Operation 392 'add' 'add_ln67_106' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 393 [1/1] (0.94ns)   --->   "%add_ln67_107 = add i25 %trunc_ln67_37, i25 %trunc_ln67_36" [d5.cpp:67]   --->   Operation 393 'add' 'add_ln67_107' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 394 [1/1] (0.94ns)   --->   "%add_ln67_108 = add i25 %trunc_ln67_39, i25 %trunc_ln67_38" [d5.cpp:67]   --->   Operation 394 'add' 'add_ln67_108' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.26>
ST_24 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_3 = add i64 %add_ln67_2, i64 %add_ln67" [d5.cpp:67]   --->   Operation 395 'add' 'add_ln67_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_8 = add i26 %trunc_ln67_1, i26 %trunc_ln67" [d5.cpp:67]   --->   Operation 396 'add' 'add_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 397 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_9 = add i64 %add_ln67_7, i64 %add_ln67_3" [d5.cpp:67]   --->   Operation 397 'add' 'arr_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 398 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln73_9 = add i26 %add_ln67_9, i26 %add_ln67_8" [d5.cpp:73]   --->   Operation 398 'add' 'add_ln73_9' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 399 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %arr_9, i32 26, i32 63" [d5.cpp:73]   --->   Operation 399 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i38 %lshr_ln" [d5.cpp:73]   --->   Operation 400 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_17 = add i64 %add_ln67_18, i64 %add_ln67_14" [d5.cpp:67]   --->   Operation 401 'add' 'arr_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %arr_9, i32 26, i32 50" [d5.cpp:73]   --->   Operation 402 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_10 = add i25 %add_ln67_20, i25 %add_ln67_19" [d5.cpp:73]   --->   Operation 403 'add' 'add_ln73_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 404 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln73 = add i64 %arr_17, i64 %zext_ln73_1" [d5.cpp:73]   --->   Operation 404 'add' 'add_ln73' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 405 [1/1] (0.00ns)   --->   "%lshr_ln73_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln73, i32 25, i32 63" [d5.cpp:73]   --->   Operation 405 'partselect' 'lshr_ln73_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i39 %lshr_ln73_1" [d5.cpp:73]   --->   Operation 406 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_16 = add i64 %add_ln67_29, i64 %add_ln67_25" [d5.cpp:67]   --->   Operation 407 'add' 'arr_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln73_2 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln73, i32 25, i32 50" [d5.cpp:73]   --->   Operation 408 'partselect' 'trunc_ln73_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_11 = add i26 %add_ln67_31, i26 %add_ln67_30" [d5.cpp:73]   --->   Operation 409 'add' 'add_ln73_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 410 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln73_1 = add i64 %arr_16, i64 %zext_ln73_2" [d5.cpp:73]   --->   Operation 410 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 411 [1/1] (0.00ns)   --->   "%lshr_ln73_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln73_1, i32 26, i32 63" [d5.cpp:73]   --->   Operation 411 'partselect' 'lshr_ln73_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i38 %lshr_ln73_2" [d5.cpp:73]   --->   Operation 412 'zext' 'zext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_15 = add i64 %add_ln67_40, i64 %add_ln67_36" [d5.cpp:67]   --->   Operation 413 'add' 'arr_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln73_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln73_1, i32 26, i32 50" [d5.cpp:73]   --->   Operation 414 'partselect' 'trunc_ln73_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_12 = add i25 %add_ln67_42, i25 %add_ln67_41" [d5.cpp:73]   --->   Operation 415 'add' 'add_ln73_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 416 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln73_2 = add i64 %arr_15, i64 %zext_ln73_3" [d5.cpp:73]   --->   Operation 416 'add' 'add_ln73_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "%lshr_ln73_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln73_2, i32 25, i32 63" [d5.cpp:73]   --->   Operation 417 'partselect' 'lshr_ln73_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i39 %lshr_ln73_3" [d5.cpp:73]   --->   Operation 418 'zext' 'zext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_14 = add i64 %add_ln67_51, i64 %add_ln67_47" [d5.cpp:67]   --->   Operation 419 'add' 'arr_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln73_4 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln73_2, i32 25, i32 50" [d5.cpp:73]   --->   Operation 420 'partselect' 'trunc_ln73_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_13 = add i26 %add_ln67_53, i26 %add_ln67_52" [d5.cpp:73]   --->   Operation 421 'add' 'add_ln73_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 422 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln73_3 = add i64 %arr_14, i64 %zext_ln73_4" [d5.cpp:73]   --->   Operation 422 'add' 'add_ln73_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 423 [1/1] (0.00ns)   --->   "%lshr_ln73_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln73_3, i32 26, i32 63" [d5.cpp:73]   --->   Operation 423 'partselect' 'lshr_ln73_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i38 %lshr_ln73_4" [d5.cpp:73]   --->   Operation 424 'zext' 'zext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_13 = add i64 %add_ln67_62, i64 %add_ln67_58" [d5.cpp:67]   --->   Operation 425 'add' 'arr_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln73_5 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln73_3, i32 26, i32 50" [d5.cpp:73]   --->   Operation 426 'partselect' 'trunc_ln73_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_14 = add i25 %add_ln67_64, i25 %add_ln67_63" [d5.cpp:73]   --->   Operation 427 'add' 'add_ln73_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 428 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln73_4 = add i64 %arr_13, i64 %zext_ln73_5" [d5.cpp:73]   --->   Operation 428 'add' 'add_ln73_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "%lshr_ln73_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln73_4, i32 25, i32 63" [d5.cpp:73]   --->   Operation 429 'partselect' 'lshr_ln73_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i39 %lshr_ln73_5" [d5.cpp:73]   --->   Operation 430 'zext' 'zext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_12 = add i64 %add_ln67_73, i64 %add_ln67_69" [d5.cpp:67]   --->   Operation 431 'add' 'arr_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln73_6 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln73_4, i32 25, i32 50" [d5.cpp:73]   --->   Operation 432 'partselect' 'trunc_ln73_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_15 = add i26 %add_ln67_75, i26 %add_ln67_74" [d5.cpp:73]   --->   Operation 433 'add' 'add_ln73_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 434 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln73_5 = add i64 %arr_12, i64 %zext_ln73_6" [d5.cpp:73]   --->   Operation 434 'add' 'add_ln73_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "%lshr_ln73_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln73_5, i32 26, i32 63" [d5.cpp:73]   --->   Operation 435 'partselect' 'lshr_ln73_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i38 %lshr_ln73_6" [d5.cpp:73]   --->   Operation 436 'zext' 'zext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_11 = add i64 %add_ln67_84, i64 %add_ln67_80" [d5.cpp:67]   --->   Operation 437 'add' 'arr_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln73_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln73_5, i32 26, i32 50" [d5.cpp:73]   --->   Operation 438 'partselect' 'trunc_ln73_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_16 = add i25 %add_ln67_86, i25 %add_ln67_85" [d5.cpp:73]   --->   Operation 439 'add' 'add_ln73_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 440 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln73_6 = add i64 %arr_11, i64 %zext_ln73_7" [d5.cpp:73]   --->   Operation 440 'add' 'add_ln73_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 441 [1/1] (0.00ns)   --->   "%lshr_ln73_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln73_6, i32 25, i32 63" [d5.cpp:73]   --->   Operation 441 'partselect' 'lshr_ln73_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln73_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln73_6, i32 25, i32 50" [d5.cpp:73]   --->   Operation 442 'partselect' 'trunc_ln73_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 443 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_17 = add i26 %add_ln67_97, i26 %add_ln67_96" [d5.cpp:73]   --->   Operation 443 'add' 'add_ln73_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 444 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln74_1 = add i25 %add_ln73_10, i25 %trunc_ln1" [d5.cpp:74]   --->   Operation 444 'add' 'add_ln74_1' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 445 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln75_1 = add i26 %add_ln73_11, i26 %trunc_ln73_2" [d5.cpp:75]   --->   Operation 445 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 446 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i25 %add_ln73_12, i25 %trunc_ln73_3" [d5.cpp:76]   --->   Operation 446 'add' 'out1_w_3' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 447 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i26 %add_ln73_13, i26 %trunc_ln73_4" [d5.cpp:77]   --->   Operation 447 'add' 'out1_w_4' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 448 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i25 %add_ln73_14, i25 %trunc_ln73_5" [d5.cpp:78]   --->   Operation 448 'add' 'out1_w_5' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 449 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i26 %add_ln73_15, i26 %trunc_ln73_6" [d5.cpp:79]   --->   Operation 449 'add' 'out1_w_6' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 450 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_7 = add i25 %add_ln73_16, i25 %trunc_ln73_7" [d5.cpp:80]   --->   Operation 450 'add' 'out1_w_7' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 451 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i26 %add_ln73_17, i26 %trunc_ln73_8" [d5.cpp:81]   --->   Operation 451 'add' 'out1_w_8' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i39 %lshr_ln73_7" [d5.cpp:73]   --->   Operation 452 'zext' 'zext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_10 = add i64 %add_ln67_95, i64 %add_ln67_91" [d5.cpp:67]   --->   Operation 453 'add' 'arr_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 454 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln73_7 = add i64 %arr_10, i64 %zext_ln73_8" [d5.cpp:73]   --->   Operation 454 'add' 'add_ln73_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 455 [1/1] (0.00ns)   --->   "%lshr_ln73_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln73_7, i32 26, i32 63" [d5.cpp:73]   --->   Operation 455 'partselect' 'lshr_ln73_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i38 %lshr_ln73_8" [d5.cpp:73]   --->   Operation 456 'zext' 'zext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr = add i64 %add_ln67_106, i64 %add_ln67_102" [d5.cpp:67]   --->   Operation 457 'add' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln73_9 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln73_7, i32 26, i32 50" [d5.cpp:73]   --->   Operation 458 'partselect' 'trunc_ln73_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_18 = add i25 %add_ln67_108, i25 %add_ln67_107" [d5.cpp:73]   --->   Operation 459 'add' 'add_ln73_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 460 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln73_8 = add i64 %arr, i64 %zext_ln73_9" [d5.cpp:73]   --->   Operation 460 'add' 'add_ln73_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln73_s = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln73_8, i32 25, i32 63" [d5.cpp:73]   --->   Operation 461 'partselect' 'trunc_ln73_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i39 %trunc_ln73_s" [d5.cpp:73]   --->   Operation 462 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 463 [1/1] (3.45ns)   --->   "%mul_ln73 = mul i44 %zext_ln73, i44 19" [d5.cpp:73]   --->   Operation 463 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i44 %mul_ln73" [d5.cpp:73]   --->   Operation 464 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 465 [1/1] (0.95ns)   --->   "%out1_w = add i26 %trunc_ln73, i26 %add_ln73_9" [d5.cpp:73]   --->   Operation 465 'add' 'out1_w' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i26 %add_ln73_9" [d5.cpp:74]   --->   Operation 466 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 467 [1/1] (1.06ns)   --->   "%add_ln74 = add i44 %mul_ln73, i44 %zext_ln74" [d5.cpp:74]   --->   Operation 467 'add' 'add_ln74' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln74, i32 26, i32 43" [d5.cpp:74]   --->   Operation 468 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i18 %tmp_5" [d5.cpp:74]   --->   Operation 469 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i18 %tmp_5" [d5.cpp:74]   --->   Operation 470 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 471 [1/1] (0.94ns)   --->   "%out1_w_1 = add i25 %zext_ln74_2, i25 %add_ln74_1" [d5.cpp:74]   --->   Operation 471 'add' 'out1_w_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i25 %add_ln74_1" [d5.cpp:75]   --->   Operation 472 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 473 [1/1] (0.94ns)   --->   "%add_ln75 = add i26 %zext_ln74_1, i26 %zext_ln75" [d5.cpp:75]   --->   Operation 473 'add' 'add_ln75' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 474 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln75, i32 25" [d5.cpp:75]   --->   Operation 474 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 475 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_9 = add i25 %add_ln73_18, i25 %trunc_ln73_9" [d5.cpp:82]   --->   Operation 475 'add' 'out1_w_9' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i62 %trunc_ln86_1" [d5.cpp:86]   --->   Operation 476 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 477 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln86" [d5.cpp:86]   --->   Operation 477 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 478 [1/1] (7.30ns)   --->   "%empty_22 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 10" [d5.cpp:86]   --->   Operation 478 'writereq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 1.70>
ST_26 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i1 %tmp" [d5.cpp:75]   --->   Operation 479 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i26 %add_ln75_1" [d5.cpp:75]   --->   Operation 480 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 481 [1/1] (0.95ns)   --->   "%out1_w_2 = add i27 %zext_ln75_2, i27 %zext_ln75_1" [d5.cpp:75]   --->   Operation 481 'add' 'out1_w_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 482 [2/2] (0.75ns)   --->   "%call_ln86 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln86_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d5.cpp:86]   --->   Operation 482 'call' 'call_ln86' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 483 [1/2] (0.00ns)   --->   "%call_ln86 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln86_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d5.cpp:86]   --->   Operation 483 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 484 [5/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:91]   --->   Operation 484 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 485 [4/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:91]   --->   Operation 485 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 486 [3/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:91]   --->   Operation 486 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 487 [2/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:91]   --->   Operation 487 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 488 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [d5.cpp:3]   --->   Operation 488 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 489 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_12, i32 0, i32 0, void @empty, i32 0, i32 10, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 489 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 490 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 490 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 491 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 491 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 492 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 492 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 493 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 493 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 494 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 494 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 495 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 495 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 496 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 496 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 497 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 497 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 498 [1/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:91]   --->   Operation 498 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 499 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [d5.cpp:91]   --->   Operation 499 'ret' 'ret_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:24) [40]  (0.000 ns)
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [41]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [41]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [41]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [41]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [41]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [41]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [41]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:24) on port 'mem' (d5.cpp:24) [41]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln24', d5.cpp:24) to 'fiat_25519_carry_mul_Pipeline_ARRAY_1_READ' [42]  (1.224 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:34) [55]  (0.000 ns)
	bus request operation ('empty_21', d5.cpp:34) on port 'mem' (d5.cpp:34) [56]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', d5.cpp:34) on port 'mem' (d5.cpp:34) [56]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', d5.cpp:34) on port 'mem' (d5.cpp:34) [56]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', d5.cpp:34) on port 'mem' (d5.cpp:34) [56]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', d5.cpp:34) on port 'mem' (d5.cpp:34) [56]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', d5.cpp:34) on port 'mem' (d5.cpp:34) [56]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', d5.cpp:34) on port 'mem' (d5.cpp:34) [56]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_21', d5.cpp:34) on port 'mem' (d5.cpp:34) [56]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln34', d5.cpp:34) to 'fiat_25519_carry_mul_Pipeline_ARRAY_2_READ' [57]  (1.224 ns)

 <State 22>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg2_r_9_loc_load') on local variable 'arg2_r_9_loc' [58]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.664 ns)
'mul' operation ('mul_ln52', d5.cpp:52) [78]  (2.756 ns)

 <State 23>: 5.590ns
The critical path consists of the following:
	'load' operation ('arg1_r_9_loc_load') on local variable 'arg1_r_9_loc' [43]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.180 ns)
'mul' operation ('mul_ln52_49', d5.cpp:52) [140]  (2.240 ns)
	'add' operation ('add_ln67_4', d5.cpp:67) [228]  (1.085 ns)
	'add' operation ('add_ln67_7', d5.cpp:67) [233]  (1.085 ns)

 <State 24>: 7.266ns
The critical path consists of the following:
	'add' operation ('add_ln67_3', d5.cpp:67) [227]  (0.000 ns)
	'add' operation ('arr', d5.cpp:67) [236]  (0.819 ns)
	'add' operation ('add_ln73', d5.cpp:73) [257]  (0.819 ns)
	'add' operation ('add_ln73_1', d5.cpp:73) [277]  (0.819 ns)
	'add' operation ('add_ln73_2', d5.cpp:73) [297]  (0.819 ns)
	'add' operation ('add_ln73_3', d5.cpp:73) [317]  (0.819 ns)
	'add' operation ('add_ln73_4', d5.cpp:73) [337]  (0.819 ns)
	'add' operation ('add_ln73_5', d5.cpp:73) [357]  (0.819 ns)
	'add' operation ('add_ln73_6', d5.cpp:73) [377]  (0.819 ns)
	'add' operation ('out1_w', d5.cpp:81) [442]  (0.715 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:86) [446]  (0.000 ns)
	bus request operation ('empty_22', d5.cpp:86) on port 'mem' (d5.cpp:86) [447]  (7.300 ns)

 <State 26>: 1.709ns
The critical path consists of the following:
	'add' operation ('out1_w', d5.cpp:75) [436]  (0.955 ns)
	'call' operation ('call_ln86', d5.cpp:86) to 'fiat_25519_carry_mul_Pipeline_ARRAY_WRITE' [448]  (0.754 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', d5.cpp:91) on port 'mem' (d5.cpp:91) [449]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', d5.cpp:91) on port 'mem' (d5.cpp:91) [449]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', d5.cpp:91) on port 'mem' (d5.cpp:91) [449]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', d5.cpp:91) on port 'mem' (d5.cpp:91) [449]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_23', d5.cpp:91) on port 'mem' (d5.cpp:91) [449]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
