---
id: 72
title: COMPUTER SYSTEM DESIGN INTRODUCTION PART 1
date: 2015-11-07T16:05:00+00:00
author: chito
layout: post
guid: http://www.afriqueunique.org/2015/11/07/11985186/
permalink: /2015/11/07/11985186/
swp_pinterest_image_url:
  - ""
swp_cache_timestamp:
  - "420430"
view_num:
  - "1"
post_views_count:
  - "125"
bs_social_share_facebook:
  - "0"
bs_social_share_twitter:
  - "0"
bs_social_share_reddit:
  - "0"
bs_social_share_google_plus:
  - "0"
bs_social_share_linkedin:
  - "0"
bs_social_share_interval:
  - "1572419949"
categories:
  - LEARNING
---
<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Introduction</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Computer&nbsp;technology&nbsp;has&nbsp;made&nbsp;incredible&nbsp;progress.&nbsp;This&nbsp;rapid&nbsp;improvement&nbsp;has&nbsp;come&nbsp;both&nbsp;from&nbsp;advances&nbsp;in&nbsp;the&nbsp;technology&nbsp;used&nbsp;to&nbsp;build&nbsp;computers&nbsp;and&nbsp;from&nbsp;innovations&nbsp;in&nbsp;computer&nbsp;design.&nbsp;Although&nbsp;technological&nbsp;improvements&nbsp;have&nbsp;been&nbsp;fairly&nbsp;steady,&nbsp;progress&nbsp;arising&nbsp;from&nbsp;better&nbsp;computer&nbsp;architectures&nbsp;has&nbsp;been&nbsp;much&nbsp;less&nbsp;consistent.&nbsp;During&nbsp;the&nbsp;first&nbsp;25&nbsp;years&nbsp;of&nbsp;electronic&nbsp;computers,&nbsp;both&nbsp;forces&nbsp;made&nbsp;a&nbsp;major&nbsp;contribution,&nbsp;delivering&nbsp;performance&nbsp;improvement&nbsp;of&nbsp;about&nbsp;25%&nbsp;per&nbsp;year.&nbsp;The&nbsp;late&nbsp;1970s&nbsp;saw&nbsp;the&nbsp;emergence&nbsp;of&nbsp;the&nbsp;microprocessor.&nbsp;The&nbsp;ability&nbsp;of&nbsp;the&nbsp;microprocessor&nbsp;to&nbsp;ride&nbsp;the&nbsp;improvements&nbsp;in&nbsp;integrated&nbsp;circuit&nbsp;technology&nbsp;led&nbsp;to&nbsp;a&nbsp;higher&nbsp;rate&nbsp;of&nbsp;performance&nbsp;improvement—roughly&nbsp;35%&nbsp;growth&nbsp;per&nbsp;year.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">This&nbsp;growth&nbsp;rate,&nbsp;combined&nbsp;with&nbsp;the&nbsp;cost&nbsp;advantages&nbsp;of&nbsp;a&nbsp;mass-produced&nbsp;microprocessor,&nbsp;led&nbsp;to&nbsp;an&nbsp;increasing&nbsp;fraction&nbsp;of&nbsp;the&nbsp;computer&nbsp;business&nbsp;being&nbsp;based&nbsp;on&nbsp;microprocessors.&nbsp;In&nbsp;addition,&nbsp;two&nbsp;significant&nbsp;changes&nbsp;in&nbsp;the&nbsp;computer&nbsp;marketplace&nbsp;made&nbsp;it&nbsp;easier&nbsp;than&nbsp;ever&nbsp;before&nbsp;to&nbsp;succeed&nbsp;commercially&nbsp;with&nbsp;a&nbsp;new&nbsp;architecture.&nbsp;First,&nbsp;the&nbsp;virtual&nbsp;elimination&nbsp;of&nbsp;assembly&nbsp;language&nbsp;programming&nbsp;reduced&nbsp;the&nbsp;need&nbsp;for&nbsp;object-code&nbsp;compatibility.&nbsp;Second,&nbsp;the&nbsp;creation&nbsp;of&nbsp;standardized,&nbsp;vendor-independent&nbsp;operating&nbsp;systems,&nbsp;such&nbsp;as&nbsp;UNIX&nbsp;and&nbsp;its&nbsp;clone,&nbsp;Linux,&nbsp;lowered&nbsp;the&nbsp;cost&nbsp;and&nbsp;risk&nbsp;of&nbsp;bringing&nbsp;out&nbsp;a&nbsp;new&nbsp;architecture.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">These&nbsp;changes&nbsp;made&nbsp;it&nbsp;possible&nbsp;to&nbsp;develop&nbsp;successfully&nbsp;a&nbsp;new&nbsp;set&nbsp;of&nbsp;architectures&nbsp;with&nbsp;simpler&nbsp;instructions,&nbsp;called&nbsp;RISC&nbsp;(Reduced&nbsp;Instruction&nbsp;Set&nbsp;Computer)&nbsp;architectures,&nbsp;in&nbsp;the&nbsp;early&nbsp;1980s.&nbsp;The&nbsp;RISC-based&nbsp;machines&nbsp;focused&nbsp;the&nbsp;attention&nbsp;of&nbsp;designers&nbsp;on&nbsp;two&nbsp;critical&nbsp;performance&nbsp;techniques,&nbsp;the&nbsp;exploitation&nbsp;of&nbsp;</span><span style="font-style:italic;font-size:12pt;">instruction&nbsp;level&nbsp;parallelism&nbsp;</span><span style="font-size:12pt;">(initially&nbsp;through&nbsp;pipelining&nbsp;and&nbsp;later&nbsp;through&nbsp;multiple&nbsp;instruction</span><span style="font-style:italic;font-size:12pt;">&nbsp;</span><span style="font-size:12pt;">issue)&nbsp;and&nbsp;the&nbsp;use&nbsp;of&nbsp;caches&nbsp;(initially&nbsp;in&nbsp;simple&nbsp;forms&nbsp;and&nbsp;later&nbsp;using&nbsp;more&nbsp;sophisticated</span><span style="font-style:italic;font-size:12pt;">&nbsp;</span><span style="font-size:12pt;">organizations&nbsp;and&nbsp;optimizations).</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">The&nbsp;RISC-based&nbsp;computers&nbsp;raised&nbsp;the&nbsp;performance&nbsp;bar,&nbsp;forcing&nbsp;prior&nbsp;architectures&nbsp;to&nbsp;keep&nbsp;up&nbsp;or&nbsp;disappear.&nbsp;The&nbsp;Digital&nbsp;Equipment&nbsp;Vax&nbsp;could&nbsp;not,&nbsp;and&nbsp;so&nbsp;it&nbsp;was&nbsp;replaced&nbsp;by&nbsp;a&nbsp;RISC&nbsp;architecture.&nbsp;Intel&nbsp;rose&nbsp;to&nbsp;the&nbsp;challenge,&nbsp;primarily&nbsp;by&nbsp;translating&nbsp;80&#215;86&nbsp;instructions&nbsp;into&nbsp;RISC-like&nbsp;instructions&nbsp;internally,&nbsp;allowing&nbsp;it&nbsp;to&nbsp;adopt&nbsp;many&nbsp;of&nbsp;the&nbsp;innovations&nbsp;first&nbsp;pioneered&nbsp;in&nbsp;the&nbsp;RISC&nbsp;designs.&nbsp;As&nbsp;transistor&nbsp;counts&nbsp;soared&nbsp;in&nbsp;the&nbsp;late&nbsp;1990s,&nbsp;the&nbsp;hardware&nbsp;overhead&nbsp;of&nbsp;translating&nbsp;the&nbsp;more&nbsp;complex&nbsp;x86&nbsp;architecture&nbsp;became&nbsp;negligible.&nbsp;In&nbsp;low-end&nbsp;applications,&nbsp;such&nbsp;as&nbsp;cell&nbsp;phones,&nbsp;the&nbsp;cost&nbsp;in&nbsp;power&nbsp;and&nbsp;silicon&nbsp;area&nbsp;of&nbsp;the&nbsp;x86-translation&nbsp;overhead&nbsp;helped&nbsp;lead&nbsp;to&nbsp;a&nbsp;RISC&nbsp;architecture,&nbsp;ARM,&nbsp;becoming&nbsp;dominant.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">The&nbsp;effect&nbsp;of&nbsp;this&nbsp;dramatic&nbsp;growth&nbsp;rate&nbsp;in&nbsp;the&nbsp;20th&nbsp;century&nbsp;has&nbsp;been&nbsp;fourfold.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">First,&nbsp;it&nbsp;has&nbsp;significantly&nbsp;enhanced&nbsp;the&nbsp;capability&nbsp;available&nbsp;to&nbsp;computer&nbsp;users.&nbsp;For&nbsp;many&nbsp;applications,&nbsp;the&nbsp;highest-performance&nbsp;microprocessors&nbsp;of&nbsp;today&nbsp;outperform&nbsp;the&nbsp;supercomputer&nbsp;of&nbsp;less&nbsp;than&nbsp;10&nbsp;years&nbsp;ago.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Second,&nbsp;this&nbsp;dramatic&nbsp;improvement&nbsp;in&nbsp;cost-performance&nbsp;leads&nbsp;to&nbsp;new&nbsp;classes&nbsp;of&nbsp;computers.&nbsp;Personal&nbsp;computers&nbsp;and&nbsp;workstations&nbsp;emerged&nbsp;in&nbsp;the&nbsp;1980s&nbsp;with&nbsp;the&nbsp;availability&nbsp;of&nbsp;the&nbsp;microprocessor.&nbsp;The&nbsp;last&nbsp;decade&nbsp;saw&nbsp;the&nbsp;rise&nbsp;of&nbsp;smart&nbsp;cell&nbsp;phones&nbsp;and&nbsp;tablet&nbsp;computers,&nbsp;which&nbsp;many&nbsp;people&nbsp;are&nbsp;using&nbsp;as&nbsp;their&nbsp;primary&nbsp;computing&nbsp;platforms&nbsp;instead&nbsp;of&nbsp;PCs.&nbsp;These&nbsp;mobile&nbsp;client&nbsp;devices&nbsp;are&nbsp;increasingly&nbsp;using&nbsp;the&nbsp;Internet&nbsp;to&nbsp;access&nbsp;warehouses&nbsp;containing&nbsp;tens&nbsp;of&nbsp;thousands&nbsp;of&nbsp;servers,&nbsp;which&nbsp;are&nbsp;being&nbsp;designed&nbsp;as&nbsp;if&nbsp;they&nbsp;were&nbsp;a&nbsp;single&nbsp;gigantic&nbsp;computer.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Third,&nbsp;continuing&nbsp;improvement&nbsp;of&nbsp;semiconductor&nbsp;manufacturing&nbsp;as&nbsp;predicted&nbsp;by&nbsp;Moore’s&nbsp;law&nbsp;has&nbsp;led&nbsp;to&nbsp;the&nbsp;dominance&nbsp;of&nbsp;microprocessor-based&nbsp;computers&nbsp;across&nbsp;the&nbsp;entire&nbsp;range&nbsp;of&nbsp;computer&nbsp;design.&nbsp;Minicomputers,&nbsp;which&nbsp;were&nbsp;traditionally&nbsp;made&nbsp;from&nbsp;off-the-shelf&nbsp;logic&nbsp;or&nbsp;from&nbsp;gate&nbsp;arrays,&nbsp;were&nbsp;replaced&nbsp;by&nbsp;servers&nbsp;made&nbsp;using&nbsp;microprocessors.&nbsp;Even&nbsp;mainframe&nbsp;computers&nbsp;and&nbsp;high&nbsp;performance&nbsp;supercomputers&nbsp;are&nbsp;all&nbsp;collections&nbsp;of&nbsp;microprocessors.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">The&nbsp;hardware&nbsp;innovations&nbsp;above&nbsp;led&nbsp;to&nbsp;a&nbsp;renaissance&nbsp;in&nbsp;computer&nbsp;design,&nbsp;which&nbsp;emphasized&nbsp;both&nbsp;architectural&nbsp;innovation&nbsp;and&nbsp;efficient&nbsp;use&nbsp;of&nbsp;technology&nbsp;improvements.&nbsp;This&nbsp;rate&nbsp;of&nbsp;growth&nbsp;has&nbsp;compounded&nbsp;so&nbsp;that&nbsp;by&nbsp;2003,&nbsp;high&nbsp;performance&nbsp;microprocessors&nbsp;were&nbsp;7.5&nbsp;times&nbsp;faster&nbsp;than&nbsp;what&nbsp;would&nbsp;have&nbsp;been&nbsp;obtained&nbsp;by&nbsp;relying&nbsp;solely&nbsp;on&nbsp;technology,&nbsp;including&nbsp;improved&nbsp;circuit&nbsp;design;&nbsp;that&nbsp;is,&nbsp;52%&nbsp;per&nbsp;year&nbsp;versus&nbsp;35%&nbsp;per&nbsp;year.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">This&nbsp;hardware&nbsp;renaissance&nbsp;led&nbsp;to&nbsp;the&nbsp;fourth&nbsp;impact,&nbsp;which&nbsp;is&nbsp;on&nbsp;software&nbsp;development.&nbsp;This&nbsp;25,000-fold&nbsp;performance&nbsp;improvement&nbsp;since&nbsp;1978&nbsp;allowed&nbsp;programmers&nbsp;today&nbsp;to&nbsp;trade&nbsp;performance&nbsp;for&nbsp;productivity.&nbsp;In&nbsp;place&nbsp;of&nbsp;performance-oriented&nbsp;languages&nbsp;like&nbsp;C&nbsp;and&nbsp;C++,&nbsp;much&nbsp;more&nbsp;programming&nbsp;today&nbsp;is&nbsp;done&nbsp;in&nbsp;managed&nbsp;programming&nbsp;languages&nbsp;like&nbsp;Java&nbsp;and&nbsp;C#.&nbsp;Moreover,&nbsp;scripting&nbsp;languages&nbsp;like&nbsp;Python&nbsp;and&nbsp;Ruby,&nbsp;which&nbsp;are&nbsp;even&nbsp;more&nbsp;productive,&nbsp;are&nbsp;gaining&nbsp;in&nbsp;popularity&nbsp;along&nbsp;with&nbsp;programming&nbsp;frameworks&nbsp;like&nbsp;Ruby&nbsp;on&nbsp;Rails.&nbsp;To&nbsp;maintain&nbsp;productivity&nbsp;and&nbsp;try&nbsp;to&nbsp;close&nbsp;the&nbsp;performance&nbsp;gap,&nbsp;interpreters&nbsp;with&nbsp;just-in-time&nbsp;compilers&nbsp;and&nbsp;trace-based&nbsp;compiling&nbsp;are&nbsp;replacing&nbsp;the&nbsp;traditional&nbsp;compiler&nbsp;and&nbsp;linker&nbsp;of&nbsp;the&nbsp;past.&nbsp;Software&nbsp;deployment&nbsp;is&nbsp;changing&nbsp;as&nbsp;well,&nbsp;with&nbsp;Software&nbsp;as&nbsp;a&nbsp;Service&nbsp;(SaaS)&nbsp;used&nbsp;over&nbsp;the&nbsp;Internet&nbsp;replacing&nbsp;shrink&nbsp;wrapped&nbsp;software&nbsp;that&nbsp;must&nbsp;be&nbsp;installed&nbsp;and&nbsp;run&nbsp;on&nbsp;a&nbsp;local&nbsp;computer.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">The&nbsp;nature&nbsp;of&nbsp;applications&nbsp;also&nbsp;changes.&nbsp;Speech,&nbsp;sound,&nbsp;images,&nbsp;and&nbsp;video&nbsp;are&nbsp;becoming&nbsp;increasingly&nbsp;important,&nbsp;along&nbsp;with&nbsp;predictable&nbsp;response&nbsp;time&nbsp;that&nbsp;is&nbsp;so&nbsp;critical&nbsp;to&nbsp;the&nbsp;user&nbsp;experience.&nbsp;An&nbsp;inspiring&nbsp;example&nbsp;is&nbsp;Google&nbsp;Goggles.&nbsp;This&nbsp;application&nbsp;lets&nbsp;you&nbsp;hold&nbsp;up&nbsp;your&nbsp;cell&nbsp;phone&nbsp;to&nbsp;point&nbsp;its&nbsp;camera&nbsp;at&nbsp;an&nbsp;object,&nbsp;and&nbsp;the&nbsp;image&nbsp;is&nbsp;sent&nbsp;wirelessly&nbsp;over&nbsp;the&nbsp;Internet&nbsp;to&nbsp;a&nbsp;warehouse-scale&nbsp;computer&nbsp;that&nbsp;recognizes&nbsp;the&nbsp;object&nbsp;and&nbsp;tells&nbsp;you&nbsp;interesting&nbsp;information&nbsp;about&nbsp;it.&nbsp;It&nbsp;might&nbsp;translate&nbsp;text&nbsp;on&nbsp;the&nbsp;object&nbsp;to&nbsp;another&nbsp;language;&nbsp;read&nbsp;the&nbsp;bar&nbsp;code&nbsp;on&nbsp;a&nbsp;book&nbsp;cover&nbsp;to&nbsp;tell&nbsp;you&nbsp;if&nbsp;a&nbsp;book&nbsp;is&nbsp;available&nbsp;online&nbsp;and&nbsp;its&nbsp;price;&nbsp;or,&nbsp;if&nbsp;you&nbsp;pan&nbsp;the&nbsp;phone&nbsp;camera,&nbsp;tell&nbsp;you&nbsp;what&nbsp;businesses&nbsp;are&nbsp;nearby&nbsp;along&nbsp;with&nbsp;their&nbsp;websites,&nbsp;phone&nbsp;numbers,&nbsp;and&nbsp;directions.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Since&nbsp;2003,&nbsp;single-processor&nbsp;performance&nbsp;improvement&nbsp;has&nbsp;dropped&nbsp;to&nbsp;less&nbsp;than&nbsp;22%&nbsp;per&nbsp;year&nbsp;due&nbsp;to&nbsp;the&nbsp;twin&nbsp;hurdles&nbsp;of&nbsp;maximum&nbsp;power&nbsp;dissipation&nbsp;of&nbsp;aircooled&nbsp;chips&nbsp;and&nbsp;the&nbsp;lack&nbsp;of&nbsp;more&nbsp;instruction-level&nbsp;parallelism&nbsp;to&nbsp;exploit&nbsp;efficiently.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Indeed,&nbsp;in&nbsp;2004&nbsp;Intel&nbsp;canceled&nbsp;its&nbsp;high-performance&nbsp;uniprocessor&nbsp;projects&nbsp;and&nbsp;joined&nbsp;others&nbsp;in&nbsp;declaring&nbsp;that&nbsp;the&nbsp;road&nbsp;to&nbsp;higher&nbsp;performance&nbsp;would&nbsp;be&nbsp;via&nbsp;multiple&nbsp;processors&nbsp;per&nbsp;chip&nbsp;rather&nbsp;than&nbsp;via&nbsp;faster&nbsp;uniprocessors.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">This&nbsp;milestone&nbsp;signals&nbsp;a&nbsp;historic&nbsp;switch&nbsp;from&nbsp;relying&nbsp;solely&nbsp;on&nbsp;instruction&nbsp;level&nbsp;parallelism&nbsp;(ILP),&nbsp;to&nbsp;</span><span style="font-style:italic;font-size:12pt;">data-level&nbsp;parallelism&nbsp;</span><span style="font-size:12pt;">(DLP)&nbsp;and&nbsp;</span><span style="font-style:italic;font-size:12pt;">thread-level&nbsp;parallelism&nbsp;</span><span style="font-size:12pt;">(TLP).&nbsp;Also&nbsp;warehouse-scale&nbsp;computers&nbsp;and&nbsp;</span><span style="font-style:italic;font-size:12pt;">request-level&nbsp;parallelism&nbsp;</span><span style="font-size:12pt;">(RLP).&nbsp;Whereas&nbsp;the&nbsp;compiler&nbsp;and&nbsp;hardware&nbsp;conspire&nbsp;to&nbsp;exploit&nbsp;ILP&nbsp;implicitly&nbsp;without&nbsp;the&nbsp;programmer’s&nbsp;attention,&nbsp;DLP,&nbsp;TLP,&nbsp;and&nbsp;RLP&nbsp;are&nbsp;explicitly&nbsp;parallel,&nbsp;requiring&nbsp;the&nbsp;restructuring&nbsp;of&nbsp;the&nbsp;application&nbsp;so&nbsp;that&nbsp;it&nbsp;can&nbsp;exploit&nbsp;explicit&nbsp;parallelism.&nbsp;In&nbsp;some&nbsp;instances,&nbsp;this&nbsp;is&nbsp;easy;&nbsp;in&nbsp;many,&nbsp;it&nbsp;is&nbsp;a&nbsp;major&nbsp;new&nbsp;burden&nbsp;for&nbsp;programmers.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Therefore&nbsp;we&nbsp;look&nbsp;at&nbsp;the&nbsp;architectural&nbsp;ideas&nbsp;that&nbsp;made&nbsp;the&nbsp;incredible&nbsp;growth&nbsp;rate&nbsp;possible&nbsp;in&nbsp;the&nbsp;last&nbsp;century,&nbsp;the&nbsp;reasons&nbsp;for&nbsp;the&nbsp;dramatic&nbsp;change,&nbsp;and&nbsp;the&nbsp;challenges&nbsp;and&nbsp;initial&nbsp;promising&nbsp;approaches&nbsp;to&nbsp;architectural&nbsp;ideas,&nbsp;compilers,&nbsp;and&nbsp;interpreters&nbsp;for&nbsp;the&nbsp;21st&nbsp;century.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Personal&nbsp;Mobile&nbsp;Device&nbsp;(PMD)</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-style:italic;font-size:12pt;">Personal&nbsp;mobile&nbsp;device&nbsp;</span><span style="font-size:12pt;">(</span><span style="font-style:italic;font-size:12pt;">PMD</span><span style="font-size:12pt;">)&nbsp;is&nbsp;the&nbsp;term&nbsp;we&nbsp;apply&nbsp;to&nbsp;a&nbsp;collection&nbsp;of&nbsp;wireless&nbsp;devices&nbsp;with&nbsp;multimedia&nbsp;user&nbsp;interfaces&nbsp;such&nbsp;as&nbsp;cell&nbsp;phones,&nbsp;tablet&nbsp;computers,&nbsp;and&nbsp;so&nbsp;on.&nbsp;Cost&nbsp;is&nbsp;a&nbsp;prime&nbsp;concern&nbsp;given&nbsp;the&nbsp;consumer&nbsp;price&nbsp;for&nbsp;the&nbsp;whole&nbsp;product&nbsp;is&nbsp;a&nbsp;few&nbsp;hundred&nbsp;dollars.&nbsp;Although&nbsp;the&nbsp;emphasis&nbsp;on&nbsp;energy&nbsp;efficiency&nbsp;is&nbsp;frequently&nbsp;driven&nbsp;by&nbsp;the&nbsp;use&nbsp;of&nbsp;batteries,&nbsp;the&nbsp;need&nbsp;to&nbsp;use&nbsp;less&nbsp;expensive&nbsp;packaging—&nbsp;plastic&nbsp;versus&nbsp;ceramic—and&nbsp;the&nbsp;absence&nbsp;of&nbsp;a&nbsp;fan&nbsp;for&nbsp;cooling&nbsp;also&nbsp;limit&nbsp;total&nbsp;power&nbsp;consumption.&nbsp;Applications&nbsp;on&nbsp;PMDs&nbsp;are&nbsp;often&nbsp;Web-based&nbsp;and&nbsp;media-oriented,&nbsp;like&nbsp;the&nbsp;Google&nbsp;Goggles&nbsp;example.&nbsp;Energy&nbsp;and&nbsp;size&nbsp;requirements&nbsp;lead&nbsp;to&nbsp;use&nbsp;of&nbsp;Flash&nbsp;memory&nbsp;for&nbsp;storage&nbsp;instead&nbsp;of&nbsp;magnetic&nbsp;disks.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Responsiveness&nbsp;and&nbsp;predictability&nbsp;are&nbsp;key&nbsp;characteristics&nbsp;for&nbsp;media&nbsp;applications.&nbsp;A&nbsp;</span><span style="font-style:italic;font-size:12pt;">real-time&nbsp;performance&nbsp;</span><span style="font-size:12pt;">requirement&nbsp;means&nbsp;a&nbsp;segment&nbsp;of&nbsp;the&nbsp;application&nbsp;has&nbsp;an&nbsp;absolute&nbsp;maximum&nbsp;execution&nbsp;time.&nbsp;For&nbsp;example,&nbsp;in&nbsp;playing&nbsp;a&nbsp;video&nbsp;on&nbsp;a&nbsp;PMD,&nbsp;the&nbsp;time&nbsp;to&nbsp;process&nbsp;each&nbsp;video&nbsp;frame&nbsp;is&nbsp;limited,&nbsp;since&nbsp;the&nbsp;processor&nbsp;must&nbsp;accept&nbsp;and&nbsp;process&nbsp;the&nbsp;next&nbsp;frame&nbsp;shortly.&nbsp;In&nbsp;some&nbsp;applications,&nbsp;a&nbsp;more&nbsp;nuanced&nbsp;requirement&nbsp;exists:&nbsp;the&nbsp;average&nbsp;time&nbsp;for&nbsp;a&nbsp;particular&nbsp;task&nbsp;is&nbsp;constrained&nbsp;as&nbsp;well&nbsp;as&nbsp;the&nbsp;number&nbsp;of&nbsp;instances&nbsp;when&nbsp;some&nbsp;maximum&nbsp;time&nbsp;is&nbsp;exceeded.&nbsp;Such&nbsp;approaches—sometimes&nbsp;called&nbsp;</span><span style="font-style:italic;font-size:12pt;">soft&nbsp;real-time</span><span style="font-size:12pt;">—arise&nbsp;when&nbsp;it&nbsp;is&nbsp;possible&nbsp;to&nbsp;occasionally&nbsp;miss&nbsp;the&nbsp;time&nbsp;constraint&nbsp;on&nbsp;an&nbsp;event,&nbsp;as&nbsp;long&nbsp;as&nbsp;not&nbsp;too&nbsp;many&nbsp;are&nbsp;missed.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Real-time&nbsp;performance&nbsp;tends&nbsp;to&nbsp;be&nbsp;highly&nbsp;application&nbsp;dependent.&nbsp;Other&nbsp;key&nbsp;characteristics&nbsp;in&nbsp;many&nbsp;PMD&nbsp;applications&nbsp;are&nbsp;the&nbsp;need&nbsp;to&nbsp;minimize&nbsp;memory&nbsp;and&nbsp;the&nbsp;need&nbsp;to&nbsp;use&nbsp;energy&nbsp;efficiently.&nbsp;Energy&nbsp;efficiency&nbsp;is&nbsp;driven&nbsp;by&nbsp;both&nbsp;battery&nbsp;power&nbsp;and&nbsp;heat&nbsp;dissipation.&nbsp;The&nbsp;memory&nbsp;can&nbsp;be&nbsp;a&nbsp;substantial&nbsp;portion&nbsp;of&nbsp;the&nbsp;system&nbsp;cost,&nbsp;and&nbsp;it&nbsp;is&nbsp;important&nbsp;to&nbsp;optimize&nbsp;memory&nbsp;size&nbsp;in&nbsp;such&nbsp;cases.&nbsp;The&nbsp;importance&nbsp;of&nbsp;memory&nbsp;size&nbsp;translates&nbsp;to&nbsp;an&nbsp;emphasis&nbsp;on&nbsp;code&nbsp;size,&nbsp;since&nbsp;data&nbsp;size&nbsp;is&nbsp;dictated&nbsp;by&nbsp;the&nbsp;application.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Desktop&nbsp;Computing</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">The&nbsp;first,&nbsp;and&nbsp;probably&nbsp;still&nbsp;the&nbsp;largest&nbsp;market&nbsp;in&nbsp;dollar&nbsp;terms,&nbsp;is&nbsp;desktop&nbsp;computing.&nbsp;Desktop&nbsp;computing&nbsp;spans&nbsp;from&nbsp;low-end&nbsp;netbooks&nbsp;to&nbsp;high-end,&nbsp;heavily&nbsp;configured&nbsp;workstations,&nbsp;more&nbsp;than&nbsp;half&nbsp;of&nbsp;the&nbsp;desktop&nbsp;computers&nbsp;made&nbsp;each&nbsp;year&nbsp;have&nbsp;been&nbsp;battery&nbsp;operated&nbsp;laptop&nbsp;computers.&nbsp;Throughout&nbsp;this&nbsp;range&nbsp;in&nbsp;price&nbsp;and&nbsp;capability,&nbsp;the&nbsp;desktop&nbsp;market&nbsp;tends&nbsp;to&nbsp;be&nbsp;driven&nbsp;to&nbsp;optimize&nbsp;</span><span style="font-style:italic;font-size:12pt;">price-performance.&nbsp;</span><span style="font-size:12pt;">This&nbsp;combination&nbsp;of&nbsp;performance&nbsp;(measured&nbsp;primarily&nbsp;in&nbsp;terms&nbsp;of&nbsp;compute&nbsp;performance&nbsp;and&nbsp;graphics&nbsp;performance)&nbsp;and&nbsp;price&nbsp;of&nbsp;a&nbsp;system&nbsp;is&nbsp;what&nbsp;matters&nbsp;most&nbsp;to&nbsp;customers&nbsp;in&nbsp;this&nbsp;market,&nbsp;and&nbsp;hence&nbsp;to&nbsp;computer&nbsp;designers.&nbsp;As&nbsp;a&nbsp;result,&nbsp;the&nbsp;newest,&nbsp;highest-performance&nbsp;microprocessors&nbsp;and&nbsp;cost-reduced&nbsp;microprocessors&nbsp;often&nbsp;appear&nbsp;first&nbsp;in&nbsp;desktop&nbsp;systems.&nbsp;Desktop&nbsp;computing&nbsp;also&nbsp;tends&nbsp;to&nbsp;be&nbsp;reasonably&nbsp;well&nbsp;characterized&nbsp;in&nbsp;terms&nbsp;of&nbsp;applications&nbsp;and&nbsp;benchmarking,&nbsp;though&nbsp;the&nbsp;increasing&nbsp;use&nbsp;of&nbsp;Web-centric,&nbsp;interactive&nbsp;applications&nbsp;poses&nbsp;new&nbsp;challenges&nbsp;in&nbsp;performance&nbsp;evaluation.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Servers</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">As&nbsp;the&nbsp;shift&nbsp;to&nbsp;desktop&nbsp;computing&nbsp;occurred&nbsp;in&nbsp;the&nbsp;1980s,&nbsp;the&nbsp;role&nbsp;of&nbsp;servers&nbsp;grew&nbsp;to&nbsp;provide&nbsp;larger-scale&nbsp;and&nbsp;more&nbsp;reliable&nbsp;file&nbsp;and&nbsp;computing&nbsp;services.&nbsp;Such&nbsp;servers&nbsp;have&nbsp;become&nbsp;the&nbsp;backbone&nbsp;of&nbsp;large-scale&nbsp;enterprise&nbsp;computing,&nbsp;replacing&nbsp;the&nbsp;traditional&nbsp;mainframe.For&nbsp;servers,&nbsp;different&nbsp;characteristics&nbsp;are&nbsp;important.&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">First,&nbsp;</span><span style="font-weight:bold;font-size:12pt;">availability</span><span style="font-size:12pt;">&nbsp;is&nbsp;critical.&nbsp;Consider&nbsp;the&nbsp;servers&nbsp;running&nbsp;ATM&nbsp;machines&nbsp;for&nbsp;banks&nbsp;or&nbsp;airline&nbsp;reservation&nbsp;systems.&nbsp;Failure&nbsp;of&nbsp;such&nbsp;server&nbsp;systems&nbsp;is&nbsp;far&nbsp;more&nbsp;catastrophic&nbsp;than&nbsp;failure&nbsp;of&nbsp;a&nbsp;single&nbsp;desktop,&nbsp;since&nbsp;these&nbsp;servers&nbsp;must&nbsp;operate&nbsp;seven&nbsp;days&nbsp;a&nbsp;week,&nbsp;24&nbsp;hours&nbsp;a&nbsp;day</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">A&nbsp;second&nbsp;key&nbsp;feature&nbsp;of&nbsp;server&nbsp;systems&nbsp;is&nbsp;</span><span style="font-weight:bold;font-size:12pt;">scalability</span><span style="font-size:12pt;">.&nbsp;Server&nbsp;systems&nbsp;often&nbsp;grow&nbsp;in&nbsp;response&nbsp;to&nbsp;an&nbsp;increasing&nbsp;demand&nbsp;for&nbsp;the&nbsp;services&nbsp;they&nbsp;support&nbsp;or&nbsp;an&nbsp;increase&nbsp;in&nbsp;functional&nbsp;requirements.&nbsp;Thus,&nbsp;the&nbsp;ability&nbsp;to&nbsp;scale&nbsp;up&nbsp;the&nbsp;computing&nbsp;capacity,&nbsp;the&nbsp;memory,&nbsp;the&nbsp;storage,&nbsp;and&nbsp;the&nbsp;I/O&nbsp;bandwidth&nbsp;of&nbsp;a&nbsp;server&nbsp;is&nbsp;crucial.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Finally,&nbsp;servers&nbsp;are&nbsp;designed&nbsp;for&nbsp;</span><span style="font-weight:bold;font-size:12pt;">efficient&nbsp;throughput</span><span style="font-size:12pt;">.&nbsp;That&nbsp;is,&nbsp;the&nbsp;overall&nbsp;performance&nbsp;of&nbsp;the&nbsp;server—in&nbsp;terms&nbsp;of&nbsp;transactions&nbsp;per&nbsp;minute&nbsp;or&nbsp;Web&nbsp;pages&nbsp;served&nbsp;per&nbsp;second—is&nbsp;what&nbsp;is&nbsp;crucial.&nbsp;Responsiveness&nbsp;to&nbsp;an&nbsp;individual&nbsp;request&nbsp;remains&nbsp;important,&nbsp;but&nbsp;overall&nbsp;efficiency&nbsp;and&nbsp;cost-effectiveness,&nbsp;as&nbsp;determined&nbsp;by&nbsp;how&nbsp;many&nbsp;requests&nbsp;can&nbsp;be&nbsp;handled&nbsp;in&nbsp;a&nbsp;unit&nbsp;time,&nbsp;are&nbsp;the&nbsp;key&nbsp;metrics&nbsp;for&nbsp;most&nbsp;servers.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Clusters/Warehouse-Scale&nbsp;Computers</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">The&nbsp;growth&nbsp;of&nbsp;Software&nbsp;as&nbsp;a&nbsp;Service&nbsp;(SaaS)&nbsp;for&nbsp;applications&nbsp;like&nbsp;search,&nbsp;social&nbsp;networking,&nbsp;video&nbsp;sharing,&nbsp;multiplayer&nbsp;games,&nbsp;online&nbsp;shopping,&nbsp;and&nbsp;so&nbsp;on&nbsp;has&nbsp;led&nbsp;to&nbsp;the&nbsp;growth&nbsp;of&nbsp;a&nbsp;class&nbsp;of&nbsp;computers&nbsp;called&nbsp;</span><span style="font-style:italic;font-size:12pt;">clusters</span><span style="font-size:12pt;">.&nbsp;Clusters&nbsp;are&nbsp;collections&nbsp;of&nbsp;desktop&nbsp;computers&nbsp;or&nbsp;servers&nbsp;connected&nbsp;by&nbsp;local&nbsp;area&nbsp;networks&nbsp;to&nbsp;act&nbsp;as&nbsp;a&nbsp;single&nbsp;larger&nbsp;computer.&nbsp;Each&nbsp;node&nbsp;runs&nbsp;its&nbsp;own&nbsp;operating&nbsp;system,&nbsp;and&nbsp;nodes&nbsp;communicate&nbsp;using&nbsp;a&nbsp;networking&nbsp;protocol.&nbsp;The&nbsp;largest&nbsp;of&nbsp;the&nbsp;clusters&nbsp;are&nbsp;called&nbsp;</span><span style="font-style:italic;font-size:12pt;">warehouse-scale&nbsp;computers&nbsp;</span><span style="font-size:12pt;">(WSCs),&nbsp;in&nbsp;that&nbsp;they&nbsp;are&nbsp;designed&nbsp;so&nbsp;that&nbsp;tens&nbsp;of&nbsp;thousands&nbsp;of&nbsp;servers&nbsp;can&nbsp;act&nbsp;as&nbsp;one.&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Price-performance&nbsp;and&nbsp;power&nbsp;are&nbsp;critical&nbsp;to&nbsp;WSCs&nbsp;since&nbsp;they&nbsp;are&nbsp;so&nbsp;large.&nbsp;80%&nbsp;of&nbsp;the&nbsp;cost&nbsp;of&nbsp;a&nbsp;warehouse&nbsp;is&nbsp;associated&nbsp;with&nbsp;power&nbsp;and&nbsp;cooling&nbsp;of&nbsp;the&nbsp;computers&nbsp;inside.&nbsp;The&nbsp;computers&nbsp;themselves&nbsp;and&nbsp;networking&nbsp;gear&nbsp;have&nbsp;a&nbsp;cost&nbsp;and&nbsp;they&nbsp;must&nbsp;be&nbsp;replaced&nbsp;every&nbsp;few&nbsp;years.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">WSCs&nbsp;are&nbsp;related&nbsp;to&nbsp;servers,&nbsp;in&nbsp;that&nbsp;availability&nbsp;is&nbsp;critical.&nbsp;the&nbsp;difference&nbsp;from&nbsp;servers&nbsp;is&nbsp;that&nbsp;WSCs&nbsp;use&nbsp;redundant&nbsp;inexpensive&nbsp;components&nbsp;as&nbsp;the&nbsp;building&nbsp;blocks,&nbsp;relying&nbsp;on&nbsp;a&nbsp;software&nbsp;layer&nbsp;to&nbsp;catch&nbsp;and&nbsp;isolate&nbsp;the&nbsp;many&nbsp;failures&nbsp;that&nbsp;will&nbsp;happen&nbsp;with&nbsp;computing&nbsp;at&nbsp;this&nbsp;scale.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Note&nbsp;that&nbsp;scalability&nbsp;for&nbsp;a&nbsp;WSC&nbsp;is&nbsp;handled&nbsp;by&nbsp;the&nbsp;local&nbsp;area&nbsp;network&nbsp;connecting&nbsp;the&nbsp;computers&nbsp;and&nbsp;not&nbsp;by&nbsp;integrated&nbsp;computer&nbsp;hardware,&nbsp;as&nbsp;in&nbsp;the&nbsp;case&nbsp;of&nbsp;servers.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-style:italic;font-size:12pt;">Supercomputers&nbsp;</span><span style="font-size:12pt;">are&nbsp;related&nbsp;to&nbsp;WSCs&nbsp;in&nbsp;that&nbsp;they&nbsp;are&nbsp;equally&nbsp;expensive,&nbsp;but&nbsp;supercomputers&nbsp;differ&nbsp;by&nbsp;emphasizing&nbsp;floating-point&nbsp;performance&nbsp;and&nbsp;by&nbsp;running&nbsp;large,&nbsp;communication-intensive&nbsp;batch&nbsp;programs&nbsp;that&nbsp;can&nbsp;run&nbsp;for&nbsp;weeks&nbsp;at&nbsp;a&nbsp;time.&nbsp;This&nbsp;tight&nbsp;coupling&nbsp;leads&nbsp;to&nbsp;use&nbsp;of&nbsp;much&nbsp;faster&nbsp;internal&nbsp;networks.&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">In&nbsp;contrast,&nbsp;WSCs&nbsp;emphasize&nbsp;interactive&nbsp;applications,&nbsp;large-scale&nbsp;storage,&nbsp;dependability,&nbsp;and&nbsp;high&nbsp;Internet&nbsp;bandwidth.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Embedded&nbsp;Computers</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Embedded&nbsp;computers&nbsp;are&nbsp;found&nbsp;in&nbsp;everyday&nbsp;machines;&nbsp;microwaves,&nbsp;washing&nbsp;machines,&nbsp;most&nbsp;printers,&nbsp;most&nbsp;networking&nbsp;switches,&nbsp;and&nbsp;all&nbsp;cars&nbsp;contain&nbsp;simple&nbsp;embedded&nbsp;microprocessors.&nbsp;The&nbsp;processors&nbsp;in&nbsp;a&nbsp;PMD&nbsp;are&nbsp;often&nbsp;considered&nbsp;embedded&nbsp;computers,&nbsp;but&nbsp;we&nbsp;are&nbsp;keeping&nbsp;them&nbsp;as&nbsp;a&nbsp;separate&nbsp;category&nbsp;because&nbsp;PMDs&nbsp;are&nbsp;platforms&nbsp;that&nbsp;can&nbsp;run&nbsp;externally&nbsp;developed&nbsp;software&nbsp;and&nbsp;they&nbsp;share&nbsp;many&nbsp;of&nbsp;the&nbsp;characteristics&nbsp;of&nbsp;desktop&nbsp;computers.&nbsp;Other&nbsp;embedded&nbsp;devices&nbsp;are&nbsp;more&nbsp;limited&nbsp;in&nbsp;hardware&nbsp;and&nbsp;software&nbsp;sophistication.&nbsp;We&nbsp;use&nbsp;the&nbsp;ability&nbsp;to&nbsp;run&nbsp;third-party&nbsp;software&nbsp;as&nbsp;the&nbsp;dividing&nbsp;line&nbsp;between&nbsp;non-embedded&nbsp;and&nbsp;embedded&nbsp;computers.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Embedded&nbsp;computers&nbsp;have&nbsp;the&nbsp;widest&nbsp;spread&nbsp;of&nbsp;processing&nbsp;power&nbsp;and&nbsp;cost.&nbsp;They&nbsp;include&nbsp;8-bit&nbsp;and&nbsp;16-bit&nbsp;processors&nbsp;that&nbsp;may&nbsp;cost&nbsp;less&nbsp;than&nbsp;a&nbsp;dime,&nbsp;32-bit&nbsp;microprocessors&nbsp;that&nbsp;execute&nbsp;100&nbsp;million&nbsp;instructions&nbsp;per&nbsp;second&nbsp;and&nbsp;cost&nbsp;under&nbsp;$5,&nbsp;and&nbsp;high-end&nbsp;processors&nbsp;for&nbsp;network&nbsp;switches&nbsp;that&nbsp;cost&nbsp;$100&nbsp;and&nbsp;can&nbsp;execute&nbsp;billions&nbsp;of&nbsp;instructions&nbsp;per&nbsp;second.&nbsp;Although&nbsp;the&nbsp;range&nbsp;of&nbsp;computing&nbsp;power&nbsp;in&nbsp;the&nbsp;embedded&nbsp;computing&nbsp;market&nbsp;is&nbsp;very&nbsp;large,&nbsp;price&nbsp;is&nbsp;a&nbsp;key&nbsp;factor&nbsp;in&nbsp;the&nbsp;design&nbsp;of&nbsp;computers&nbsp;for&nbsp;this&nbsp;space.&nbsp;Performance&nbsp;requirements&nbsp;do&nbsp;exist,&nbsp;of&nbsp;course,&nbsp;but&nbsp;the&nbsp;primary&nbsp;goal&nbsp;is&nbsp;often&nbsp;meeting&nbsp;the&nbsp;performance&nbsp;need&nbsp;at&nbsp;a&nbsp;minimum&nbsp;price,&nbsp;rather&nbsp;than&nbsp;achieving&nbsp;higher&nbsp;performance&nbsp;at&nbsp;a&nbsp;higher&nbsp;price.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Classes&nbsp;of&nbsp;Parallelism&nbsp;and&nbsp;Parallel&nbsp;Architectures</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Parallelism&nbsp;at&nbsp;multiple&nbsp;levels&nbsp;is&nbsp;now&nbsp;the&nbsp;driving&nbsp;force&nbsp;of&nbsp;computer&nbsp;design&nbsp;across&nbsp;all&nbsp;four&nbsp;classes&nbsp;of&nbsp;computers,&nbsp;with&nbsp;energy&nbsp;and&nbsp;cost&nbsp;being&nbsp;the&nbsp;primary&nbsp;constraints.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">There&nbsp;are&nbsp;basically&nbsp;two&nbsp;kinds&nbsp;of&nbsp;parallelism&nbsp;in&nbsp;applications:</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">1.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Data-Level&nbsp;Parallelism&nbsp;(DLP)&nbsp;</span><span style="font-size:12pt;">arises&nbsp;because&nbsp;there&nbsp;are&nbsp;many&nbsp;data&nbsp;items&nbsp;that&nbsp;can&nbsp;be&nbsp;operated&nbsp;on&nbsp;at&nbsp;the&nbsp;same&nbsp;time.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">2.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Task-Level&nbsp;Parallelism&nbsp;(TLP)&nbsp;</span><span style="font-size:12pt;">arises&nbsp;because&nbsp;tasks&nbsp;of&nbsp;work&nbsp;are&nbsp;created&nbsp;that&nbsp;can&nbsp;operate&nbsp;independently&nbsp;and&nbsp;largely&nbsp;in&nbsp;parallel.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Computer&nbsp;hardware&nbsp;in&nbsp;turn&nbsp;can&nbsp;exploit&nbsp;these&nbsp;two&nbsp;kinds&nbsp;of&nbsp;application&nbsp;parallelism&nbsp;in&nbsp;four&nbsp;major&nbsp;ways:</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">1.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Instruction-Level&nbsp;Parallelism&nbsp;</span><span style="font-size:12pt;">exploits&nbsp;data-level&nbsp;parallelism&nbsp;at&nbsp;modest&nbsp;levels&nbsp;with&nbsp;compiler&nbsp;help&nbsp;using&nbsp;ideas&nbsp;like&nbsp;pipelining&nbsp;and&nbsp;at&nbsp;medium&nbsp;levels&nbsp;using&nbsp;ideas&nbsp;like&nbsp;speculative&nbsp;execution.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">2.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Vector&nbsp;Architectures&nbsp;</span><span style="font-size:12pt;">and&nbsp;</span><span style="font-style:italic;font-size:12pt;">Graphic&nbsp;Processor&nbsp;Units&nbsp;(GPUs)&nbsp;</span><span style="font-size:12pt;">exploit&nbsp;data-level&nbsp;parallelism&nbsp;by&nbsp;applying&nbsp;a&nbsp;single&nbsp;instruction&nbsp;to&nbsp;a&nbsp;collection&nbsp;of&nbsp;data&nbsp;in&nbsp;parallel.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">3.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Thread-Level&nbsp;Parallelism&nbsp;</span><span style="font-size:12pt;">exploits&nbsp;either&nbsp;data-level&nbsp;parallelism&nbsp;or&nbsp;task-level&nbsp;parallelism&nbsp;in&nbsp;a&nbsp;tightly&nbsp;coupled&nbsp;hardware&nbsp;model&nbsp;that&nbsp;allows&nbsp;for&nbsp;interaction&nbsp;among&nbsp;parallel&nbsp;threads.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">4.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Request-Level&nbsp;Parallelism&nbsp;</span><span style="font-size:12pt;">exploits&nbsp;parallelism&nbsp;among&nbsp;largely&nbsp;decoupled&nbsp;tasks&nbsp;specified&nbsp;by&nbsp;the&nbsp;programmer&nbsp;or&nbsp;the&nbsp;operating&nbsp;system.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">These&nbsp;four&nbsp;ways&nbsp;for&nbsp;hardware&nbsp;to&nbsp;support&nbsp;the&nbsp;data-level&nbsp;parallelism&nbsp;and&nbsp;task-level&nbsp;parallelism&nbsp;go&nbsp;back&nbsp;50&nbsp;years.&nbsp;When&nbsp;Michael&nbsp;Flynn&nbsp;[1966]&nbsp;studied&nbsp;the&nbsp;parallel&nbsp;computing&nbsp;efforts&nbsp;in&nbsp;the&nbsp;1960s,&nbsp;he&nbsp;found&nbsp;a&nbsp;simple&nbsp;classification&nbsp;whose&nbsp;abbreviations&nbsp;we&nbsp;still&nbsp;use&nbsp;today.&nbsp;He&nbsp;looked&nbsp;at&nbsp;the&nbsp;parallelism&nbsp;in&nbsp;the&nbsp;instruction&nbsp;and&nbsp;data&nbsp;streams&nbsp;called&nbsp;for&nbsp;by&nbsp;the&nbsp;instructions&nbsp;at&nbsp;the&nbsp;most&nbsp;constrained&nbsp;component&nbsp;of&nbsp;the&nbsp;multiprocessor,&nbsp;and&nbsp;placed&nbsp;all&nbsp;computers&nbsp;into&nbsp;one&nbsp;of&nbsp;four&nbsp;categories:</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">1.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Single&nbsp;instruction&nbsp;stream,&nbsp;single&nbsp;data&nbsp;stream&nbsp;</span><span style="font-size:12pt;">(SISD):&nbsp;This&nbsp;category&nbsp;is&nbsp;the&nbsp;uniprocessor.&nbsp;The&nbsp;programmer&nbsp;thinks&nbsp;of&nbsp;it&nbsp;as&nbsp;the&nbsp;standard&nbsp;sequential&nbsp;computer,&nbsp;but&nbsp;it&nbsp;can&nbsp;exploit&nbsp;instruction-level&nbsp;parallelism.&nbsp;Chapter&nbsp;3&nbsp;covers&nbsp;SISD&nbsp;architectures&nbsp;that&nbsp;use&nbsp;ILP&nbsp;techniques&nbsp;such&nbsp;as&nbsp;superscalar&nbsp;and&nbsp;speculative&nbsp;execution.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">2.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Single&nbsp;instruction&nbsp;stream,&nbsp;multiple&nbsp;data&nbsp;streams&nbsp;</span><span style="font-size:12pt;">(SIMD):&nbsp;The&nbsp;same&nbsp;instruction&nbsp;is&nbsp;executed&nbsp;by&nbsp;multiple&nbsp;processors&nbsp;using&nbsp;different&nbsp;data&nbsp;streams.&nbsp;SIMD&nbsp;computers&nbsp;exploit&nbsp;</span><span style="font-style:italic;font-size:12pt;">data-level&nbsp;parallelism&nbsp;</span><span style="font-size:12pt;">by&nbsp;applying&nbsp;the&nbsp;same&nbsp;operations&nbsp;to&nbsp;multiple&nbsp;items&nbsp;of&nbsp;data&nbsp;in&nbsp;parallel.&nbsp;Each&nbsp;processor&nbsp;has&nbsp;its&nbsp;own&nbsp;data&nbsp;memory&nbsp;(hence&nbsp;the&nbsp;MD&nbsp;of&nbsp;SIMD),&nbsp;but&nbsp;there&nbsp;is&nbsp;a&nbsp;single&nbsp;instruction&nbsp;memory&nbsp;and&nbsp;control&nbsp;processor,&nbsp;which&nbsp;fetches&nbsp;and&nbsp;dispatches&nbsp;instructions.&nbsp;vector&nbsp;architectures,&nbsp;multimedia&nbsp;extensions&nbsp;to&nbsp;standard&nbsp;instruction&nbsp;sets,&nbsp;and&nbsp;GPUs.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">3.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Multiple&nbsp;instruction&nbsp;streams,&nbsp;single&nbsp;data&nbsp;stream&nbsp;</span><span style="font-size:12pt;">(MISD):&nbsp;No&nbsp;commercial&nbsp;multiprocessor&nbsp;of&nbsp;this&nbsp;type&nbsp;has&nbsp;been&nbsp;built&nbsp;to&nbsp;date,&nbsp;but&nbsp;it&nbsp;rounds&nbsp;out&nbsp;this&nbsp;simple&nbsp;classification.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">4.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Multiple&nbsp;instruction&nbsp;streams,&nbsp;multiple&nbsp;data&nbsp;streams&nbsp;</span><span style="font-size:12pt;">(MIMD):&nbsp;Each&nbsp;processor&nbsp;fetches&nbsp;its&nbsp;own&nbsp;instructions&nbsp;and&nbsp;operates&nbsp;on&nbsp;its&nbsp;own&nbsp;data,&nbsp;and&nbsp;it&nbsp;targets&nbsp;task-level&nbsp;parallelism.&nbsp;In&nbsp;general,&nbsp;MIMD&nbsp;is&nbsp;more&nbsp;flexible&nbsp;than&nbsp;SIMD&nbsp;and&nbsp;thus&nbsp;more&nbsp;generally&nbsp;applicable,&nbsp;but&nbsp;it&nbsp;is&nbsp;inherently&nbsp;more&nbsp;expensive&nbsp;than&nbsp;SIMD.&nbsp;For&nbsp;example,&nbsp;MIMD&nbsp;computers&nbsp;can&nbsp;also&nbsp;exploit&nbsp;data-level&nbsp;parallelism,&nbsp;although&nbsp;the&nbsp;overhead&nbsp;is&nbsp;likely&nbsp;to&nbsp;be&nbsp;higher&nbsp;than&nbsp;would&nbsp;be&nbsp;seen&nbsp;in&nbsp;an&nbsp;SIMD&nbsp;computer.&nbsp;This&nbsp;overhead&nbsp;means&nbsp;that&nbsp;grain&nbsp;size&nbsp;must&nbsp;be&nbsp;sufficiently&nbsp;large&nbsp;to&nbsp;exploit&nbsp;the&nbsp;parallelism&nbsp;efficiently.&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">MIMD&nbsp;architectures&nbsp;specifically,&nbsp;</span><span style="font-style:italic;font-size:12pt;">clusters&nbsp;</span><span style="font-size:12pt;">and&nbsp;</span><span style="font-style:italic;font-size:12pt;">warehouse-scale&nbsp;computers</span><span style="font-size:12pt;">&nbsp;that&nbsp;exploit&nbsp;</span><span style="font-style:italic;font-size:12pt;">request-level&nbsp;parallelism</span><span style="font-size:12pt;">,&nbsp;where&nbsp;many&nbsp;independent&nbsp;tasks&nbsp;can&nbsp;proceed&nbsp;in&nbsp;parallel&nbsp;naturally&nbsp;with&nbsp;little&nbsp;need&nbsp;for&nbsp;communication&nbsp;or&nbsp;synchronization.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">This&nbsp;taxonomy&nbsp;is&nbsp;a&nbsp;coarse&nbsp;model,&nbsp;as&nbsp;many&nbsp;parallel&nbsp;processors&nbsp;are&nbsp;hybrids&nbsp;of&nbsp;the&nbsp;SISD,&nbsp;SIMD,&nbsp;and&nbsp;MIMD&nbsp;classes.&nbsp;Nonetheless,&nbsp;it&nbsp;is&nbsp;useful&nbsp;to&nbsp;put&nbsp;a&nbsp;framework&nbsp;on&nbsp;the&nbsp;design&nbsp;space&nbsp;for&nbsp;the&nbsp;computers.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Trends&nbsp;in&nbsp;Technology</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">If&nbsp;an&nbsp;instruction&nbsp;set&nbsp;architecture&nbsp;is&nbsp;to&nbsp;be&nbsp;successful,&nbsp;it&nbsp;must&nbsp;be&nbsp;designed&nbsp;to&nbsp;survive&nbsp;rapid&nbsp;changes&nbsp;in&nbsp;computer&nbsp;technology.&nbsp;After&nbsp;all,&nbsp;a&nbsp;successful&nbsp;new&nbsp;instruction&nbsp;set&nbsp;architecture&nbsp;may&nbsp;last&nbsp;decades—for&nbsp;example,&nbsp;the&nbsp;core&nbsp;of&nbsp;the&nbsp;IBM&nbsp;mainframe&nbsp;has&nbsp;been&nbsp;in&nbsp;use&nbsp;for&nbsp;nearly&nbsp;50&nbsp;years.&nbsp;An&nbsp;architect&nbsp;must&nbsp;plan&nbsp;for&nbsp;technology&nbsp;changes&nbsp;that&nbsp;can&nbsp;increase&nbsp;the&nbsp;lifetime&nbsp;of&nbsp;a&nbsp;successful&nbsp;computer.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">To&nbsp;plan&nbsp;for&nbsp;the&nbsp;evolution&nbsp;of&nbsp;a&nbsp;computer,&nbsp;the&nbsp;designer&nbsp;must&nbsp;be&nbsp;aware&nbsp;of&nbsp;rapid&nbsp;changes&nbsp;in&nbsp;implementation&nbsp;technology.&nbsp;Five&nbsp;implementation&nbsp;technologies,&nbsp;which&nbsp;change&nbsp;at&nbsp;a&nbsp;dramatic&nbsp;pace,&nbsp;are&nbsp;critical&nbsp;to&nbsp;modern&nbsp;implementations:</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;font-family:Arial;">■</span><span style="font-size:12pt;">&nbsp;</span><span style="font-style:italic;font-size:12pt;">Integrated&nbsp;circuit&nbsp;logic&nbsp;technology</span><span style="font-size:12pt;">:&nbsp;Transistor&nbsp;density&nbsp;increases&nbsp;by&nbsp;about&nbsp;35%&nbsp;per&nbsp;year,&nbsp;quadrupling&nbsp;somewhat&nbsp;over&nbsp;four&nbsp;years.&nbsp;Increases&nbsp;in&nbsp;die&nbsp;size&nbsp;are&nbsp;less&nbsp;predictable&nbsp;and&nbsp;slower,&nbsp;ranging&nbsp;from&nbsp;10%&nbsp;to&nbsp;20%&nbsp;per&nbsp;year.&nbsp;The&nbsp;combined&nbsp;effect&nbsp;is&nbsp;a&nbsp;growth&nbsp;rate&nbsp;in&nbsp;transistor&nbsp;count&nbsp;on&nbsp;a&nbsp;chip&nbsp;of&nbsp;about&nbsp;40%&nbsp;to&nbsp;55%&nbsp;per&nbsp;year,&nbsp;or&nbsp;doubling&nbsp;every&nbsp;18&nbsp;to&nbsp;24&nbsp;months.&nbsp;This&nbsp;trend&nbsp;is&nbsp;popularly&nbsp;known&nbsp;as&nbsp;Moore’s&nbsp;law.&nbsp;Device&nbsp;speed&nbsp;scales&nbsp;more&nbsp;slowly,&nbsp;as&nbsp;we&nbsp;discuss&nbsp;below.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;font-family:Arial;">■</span><span style="font-size:12pt;">&nbsp;</span><span style="font-style:italic;font-size:12pt;">Semiconductor&nbsp;DRAM&nbsp;</span><span style="font-size:12pt;">(dynamic&nbsp;random-access&nbsp;memory):&nbsp;Now&nbsp;that&nbsp;most&nbsp;DRAM&nbsp;chips&nbsp;are&nbsp;primarily&nbsp;shipped&nbsp;in&nbsp;DIMM&nbsp;modules,&nbsp;it&nbsp;is&nbsp;harder&nbsp;to&nbsp;track&nbsp;chip&nbsp;capacity,&nbsp;as&nbsp;DRAM&nbsp;manufacturers&nbsp;typically&nbsp;offer&nbsp;several&nbsp;capacity&nbsp;products&nbsp;at&nbsp;the&nbsp;same&nbsp;time&nbsp;to&nbsp;match&nbsp;DIMM&nbsp;capacity.&nbsp;Capacity&nbsp;per&nbsp;DRAM&nbsp;chip&nbsp;has&nbsp;increased&nbsp;by&nbsp;about&nbsp;25%&nbsp;to&nbsp;40%&nbsp;per&nbsp;year&nbsp;recently,&nbsp;doubling&nbsp;roughly&nbsp;every&nbsp;two&nbsp;to&nbsp;three&nbsp;years.&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;font-family:Arial;">■&nbsp;</span><span style="font-style:italic;font-size:12pt;">Flash&nbsp;</span><span style="font-size:12pt;">(electrically&nbsp;erasable&nbsp;programmable&nbsp;read-only&nbsp;memory):&nbsp;&nbsp;This&nbsp;nonvolatile&nbsp;semiconductor&nbsp;memory&nbsp;is&nbsp;the&nbsp;standard&nbsp;storage&nbsp;device&nbsp;in&nbsp;PMDs,&nbsp;and&nbsp;its&nbsp;rapidly&nbsp;increasing&nbsp;popularity&nbsp;has&nbsp;fueled&nbsp;its&nbsp;rapid&nbsp;growth&nbsp;rate&nbsp;in&nbsp;capacity.&nbsp;Capacity&nbsp;per&nbsp;Flash&nbsp;chip&nbsp;has&nbsp;increased&nbsp;by&nbsp;about&nbsp;50%&nbsp;to&nbsp;60%&nbsp;per&nbsp;year&nbsp;recently,&nbsp;doubling&nbsp;roughly&nbsp;every&nbsp;two&nbsp;years.&nbsp;In&nbsp;2011,&nbsp;Flash&nbsp;memory&nbsp;is&nbsp;15&nbsp;to&nbsp;20&nbsp;times&nbsp;cheaper&nbsp;per&nbsp;bit&nbsp;than&nbsp;DRAM.&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;font-family:Arial;">■</span><span style="font-size:12pt;">&nbsp;</span><span style="font-style:italic;font-size:12pt;">Magnetic&nbsp;disk&nbsp;technology</span><span style="font-size:12pt;">:&nbsp;Prior&nbsp;to&nbsp;1990,&nbsp;density&nbsp;increased&nbsp;by&nbsp;about&nbsp;30%&nbsp;per&nbsp;year,&nbsp;doubling&nbsp;in&nbsp;three&nbsp;years.&nbsp;It&nbsp;rose&nbsp;to&nbsp;60%&nbsp;per&nbsp;year&nbsp;thereafter,&nbsp;and&nbsp;increased&nbsp;to&nbsp;100%&nbsp;per&nbsp;year&nbsp;in&nbsp;1996.&nbsp;Since&nbsp;2004,&nbsp;it&nbsp;has&nbsp;dropped&nbsp;back&nbsp;to&nbsp;about&nbsp;40%&nbsp;per&nbsp;year,&nbsp;or&nbsp;doubled&nbsp;every&nbsp;three&nbsp;years.&nbsp;Disks&nbsp;are&nbsp;15&nbsp;to&nbsp;25&nbsp;times&nbsp;cheaper&nbsp;per&nbsp;bit&nbsp;than&nbsp;Flash.&nbsp;Given&nbsp;the&nbsp;slowed&nbsp;growth&nbsp;rate&nbsp;of&nbsp;DRAM,&nbsp;disks&nbsp;are&nbsp;now&nbsp;300&nbsp;to&nbsp;500&nbsp;times&nbsp;cheaper&nbsp;per&nbsp;bit&nbsp;than&nbsp;DRAM.&nbsp;This&nbsp;technology&nbsp;is&nbsp;central&nbsp;to&nbsp;server&nbsp;and&nbsp;warehouse&nbsp;scale&nbsp;storage.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;font-family:Arial;">■</span><span style="font-size:12pt;">&nbsp;</span><span style="font-style:italic;font-size:12pt;">Network&nbsp;technology</span><span style="font-size:12pt;">:&nbsp;Network&nbsp;performance&nbsp;depends&nbsp;both&nbsp;on&nbsp;the&nbsp;performance&nbsp;of&nbsp;switches&nbsp;and&nbsp;on&nbsp;the&nbsp;performance&nbsp;of&nbsp;the&nbsp;transmission&nbsp;system.&nbsp;These&nbsp;rapidly&nbsp;changing&nbsp;technologies&nbsp;shape&nbsp;the&nbsp;design&nbsp;of&nbsp;a&nbsp;computer&nbsp;that,&nbsp;with&nbsp;speed&nbsp;and&nbsp;technology&nbsp;enhancements,&nbsp;may&nbsp;have&nbsp;a&nbsp;lifetime&nbsp;of&nbsp;three&nbsp;to&nbsp;five&nbsp;years.&nbsp;Key&nbsp;technologies&nbsp;such&nbsp;as&nbsp;DRAM,&nbsp;Flash,&nbsp;and&nbsp;disk&nbsp;change&nbsp;sufficiently&nbsp;that&nbsp;the&nbsp;designer&nbsp;must&nbsp;plan&nbsp;for&nbsp;these&nbsp;changes.&nbsp;Indeed,&nbsp;designers&nbsp;often&nbsp;design&nbsp;for&nbsp;the&nbsp;next&nbsp;technology,&nbsp;knowing&nbsp;that&nbsp;when&nbsp;a&nbsp;product&nbsp;begins&nbsp;shipping&nbsp;in&nbsp;volume&nbsp;that&nbsp;the&nbsp;next&nbsp;technology&nbsp;may&nbsp;be&nbsp;the&nbsp;most&nbsp;cost-effective&nbsp;or&nbsp;may&nbsp;have&nbsp;performance&nbsp;advantages.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Traditionally,&nbsp;cost&nbsp;has&nbsp;decreased&nbsp;at&nbsp;about&nbsp;the&nbsp;rate&nbsp;at&nbsp;which&nbsp;density&nbsp;increases.&nbsp;Although&nbsp;technology&nbsp;improves&nbsp;continuously,&nbsp;the&nbsp;impact&nbsp;of&nbsp;these&nbsp;improvements&nbsp;can&nbsp;be&nbsp;in&nbsp;discrete&nbsp;leaps,&nbsp;as&nbsp;a&nbsp;threshold&nbsp;that&nbsp;allows&nbsp;a&nbsp;new&nbsp;capability&nbsp;is&nbsp;reached.&nbsp;For&nbsp;example,&nbsp;when&nbsp;MOS&nbsp;technology&nbsp;reached&nbsp;a&nbsp;point&nbsp;in&nbsp;the&nbsp;early&nbsp;1980s&nbsp;where&nbsp;between&nbsp;25,000&nbsp;and&nbsp;50,000&nbsp;transistors&nbsp;could&nbsp;fit&nbsp;on&nbsp;a&nbsp;single&nbsp;chip,&nbsp;it&nbsp;became&nbsp;possible&nbsp;to&nbsp;build&nbsp;a&nbsp;single-chip,&nbsp;32-bit&nbsp;microprocessor.&nbsp;By&nbsp;the&nbsp;late&nbsp;1980s,&nbsp;first-level&nbsp;caches&nbsp;could&nbsp;go&nbsp;on&nbsp;a&nbsp;chip.&nbsp;By&nbsp;eliminating&nbsp;chip&nbsp;crossings&nbsp;within&nbsp;the&nbsp;processor&nbsp;and&nbsp;between&nbsp;the&nbsp;processor&nbsp;and&nbsp;the&nbsp;cache,&nbsp;a&nbsp;dramatic&nbsp;improvement&nbsp;in&nbsp;cost-performance&nbsp;and&nbsp;energy-performance&nbsp;was&nbsp;possible.&nbsp;This&nbsp;design&nbsp;was&nbsp;simply&nbsp;infeasible&nbsp;until&nbsp;the&nbsp;technology&nbsp;reached&nbsp;a&nbsp;certain&nbsp;point.&nbsp;With&nbsp;multicore&nbsp;microprocessors&nbsp;and&nbsp;increasing&nbsp;numbers&nbsp;of&nbsp;cores&nbsp;each&nbsp;generation,&nbsp;even&nbsp;server&nbsp;computers&nbsp;are&nbsp;increasingly&nbsp;headed&nbsp;toward&nbsp;a&nbsp;single&nbsp;chip&nbsp;for&nbsp;all&nbsp;processors.&nbsp;Such&nbsp;technology&nbsp;thresholds&nbsp;are&nbsp;not&nbsp;rare&nbsp;and&nbsp;have&nbsp;a&nbsp;significant&nbsp;impact&nbsp;on&nbsp;a&nbsp;wide&nbsp;variety&nbsp;of&nbsp;design&nbsp;decisions.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Performance&nbsp;Trends:&nbsp;Bandwidth&nbsp;over&nbsp;Latency</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-style:italic;font-size:12pt;">Bandwidth&nbsp;</span><span style="font-size:12pt;">or&nbsp;</span><span style="font-style:italic;font-size:12pt;">throughput&nbsp;</span><span style="font-size:12pt;">is&nbsp;the&nbsp;total&nbsp;amount&nbsp;of&nbsp;work&nbsp;done&nbsp;in&nbsp;a&nbsp;given&nbsp;time,&nbsp;such&nbsp;as&nbsp;megabytes&nbsp;per&nbsp;second&nbsp;for&nbsp;a&nbsp;disk&nbsp;transfer.&nbsp;In&nbsp;contrast,&nbsp;</span><span style="font-style:italic;font-size:12pt;">latency&nbsp;</span><span style="font-size:12pt;">or&nbsp;</span><span style="font-style:italic;font-size:12pt;">response&nbsp;time&nbsp;</span><span style="font-size:12pt;">is&nbsp;the&nbsp;time&nbsp;between&nbsp;the&nbsp;start&nbsp;and&nbsp;the&nbsp;completion&nbsp;of&nbsp;an&nbsp;event,&nbsp;such&nbsp;as&nbsp;milliseconds&nbsp;for&nbsp;a&nbsp;disk&nbsp;access.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Performance&nbsp;is&nbsp;the&nbsp;primary&nbsp;differentiator&nbsp;for&nbsp;microprocessors&nbsp;and&nbsp;networks,&nbsp;so&nbsp;they&nbsp;have&nbsp;seen&nbsp;the&nbsp;greatest&nbsp;gains:&nbsp;10,000–25,000X&nbsp;in&nbsp;bandwidth&nbsp;and&nbsp;30–80X&nbsp;in&nbsp;latency.&nbsp;Capacity&nbsp;is&nbsp;generally&nbsp;more&nbsp;important&nbsp;than&nbsp;performance&nbsp;for&nbsp;memory&nbsp;and&nbsp;disks,&nbsp;so&nbsp;capacity&nbsp;has&nbsp;improved&nbsp;most,&nbsp;yet&nbsp;bandwidth&nbsp;advances&nbsp;of&nbsp;300–1200X&nbsp;are&nbsp;still&nbsp;much&nbsp;greater&nbsp;than&nbsp;gains&nbsp;in&nbsp;latency&nbsp;of&nbsp;6–8X.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Clearly,&nbsp;bandwidth&nbsp;has&nbsp;outpaced&nbsp;latency&nbsp;across&nbsp;these&nbsp;technologies&nbsp;and&nbsp;will&nbsp;likely&nbsp;continue&nbsp;to&nbsp;do&nbsp;so.&nbsp;A&nbsp;simple&nbsp;rule&nbsp;of&nbsp;thumb&nbsp;is&nbsp;that&nbsp;bandwidth&nbsp;grows&nbsp;by&nbsp;at&nbsp;least&nbsp;the&nbsp;square&nbsp;of&nbsp;the&nbsp;improvement&nbsp;in&nbsp;latency.&nbsp;Computer&nbsp;designers&nbsp;should&nbsp;plan&nbsp;accordingly.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Scaling&nbsp;of&nbsp;Transistor&nbsp;Performance&nbsp;and&nbsp;Wires</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Integrated&nbsp;circuit&nbsp;processes&nbsp;are&nbsp;characterized&nbsp;by&nbsp;the&nbsp;</span><span style="font-style:italic;font-size:12pt;">feature&nbsp;size</span><span style="font-size:12pt;">,&nbsp;which&nbsp;is&nbsp;the&nbsp;minimum&nbsp;size&nbsp;of&nbsp;a&nbsp;transistor&nbsp;or&nbsp;a&nbsp;wire&nbsp;in&nbsp;either&nbsp;the&nbsp;</span><span style="font-style:italic;font-size:12pt;">x&nbsp;</span><span style="font-size:12pt;">or&nbsp;</span><span style="font-style:italic;font-size:12pt;">y&nbsp;</span><span style="font-size:12pt;">dimension.&nbsp;Feature&nbsp;sizes&nbsp;have&nbsp;decreased&nbsp;from&nbsp;10&nbsp;microns&nbsp;in&nbsp;1971&nbsp;to&nbsp;0.032&nbsp;microns&nbsp;in&nbsp;2011;&nbsp;in&nbsp;fact,&nbsp;we&nbsp;have&nbsp;switched&nbsp;units,&nbsp;so&nbsp;production&nbsp;in&nbsp;2011&nbsp;is&nbsp;referred&nbsp;to&nbsp;as&nbsp;“32&nbsp;nanometers,”&nbsp;and&nbsp;22&nbsp;nanometer&nbsp;chips&nbsp;are&nbsp;under&nbsp;way.&nbsp;Since&nbsp;the&nbsp;transistor&nbsp;count&nbsp;per&nbsp;square&nbsp;millimeter&nbsp;of&nbsp;silicon&nbsp;is&nbsp;determined&nbsp;by&nbsp;the&nbsp;surface&nbsp;area&nbsp;of&nbsp;a&nbsp;transistor,&nbsp;the&nbsp;density&nbsp;of&nbsp;transistors&nbsp;increases&nbsp;quadratically&nbsp;with&nbsp;a&nbsp;linear&nbsp;decrease&nbsp;in&nbsp;feature&nbsp;size.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">The&nbsp;increase&nbsp;in&nbsp;transistor&nbsp;performance,&nbsp;however,&nbsp;is&nbsp;more&nbsp;complex.&nbsp;As&nbsp;feature&nbsp;sizes&nbsp;shrink,&nbsp;devices&nbsp;shrink&nbsp;quadratically&nbsp;in&nbsp;the&nbsp;horizontal&nbsp;dimension&nbsp;and&nbsp;also&nbsp;shrink&nbsp;in&nbsp;the&nbsp;vertical&nbsp;dimension.&nbsp;The&nbsp;shrink&nbsp;in&nbsp;the&nbsp;vertical&nbsp;dimension&nbsp;requires&nbsp;a&nbsp;reduction&nbsp;in&nbsp;operating&nbsp;voltage&nbsp;to&nbsp;maintain&nbsp;correct&nbsp;operation&nbsp;and&nbsp;reliability&nbsp;of&nbsp;the&nbsp;transistors.&nbsp;This&nbsp;combination&nbsp;of&nbsp;scaling&nbsp;factors&nbsp;leads&nbsp;to&nbsp;a&nbsp;complex&nbsp;interrelationship&nbsp;between&nbsp;transistor&nbsp;performance&nbsp;and&nbsp;process&nbsp;feature&nbsp;size.&nbsp;To&nbsp;a&nbsp;first&nbsp;approximation,&nbsp;transistor&nbsp;performance&nbsp;improves&nbsp;linearly&nbsp;with&nbsp;decreasing&nbsp;feature&nbsp;size.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">The&nbsp;fact&nbsp;that&nbsp;transistor&nbsp;count&nbsp;improves&nbsp;quadratically&nbsp;with&nbsp;a&nbsp;linear&nbsp;improvement&nbsp;in&nbsp;transistor&nbsp;performance&nbsp;is&nbsp;both&nbsp;the&nbsp;challenge&nbsp;and&nbsp;the&nbsp;opportunity&nbsp;for&nbsp;which&nbsp;computer&nbsp;architects&nbsp;were&nbsp;created!&nbsp;In&nbsp;the&nbsp;early&nbsp;days&nbsp;of&nbsp;microprocessors,&nbsp;the&nbsp;higher&nbsp;rate&nbsp;of&nbsp;improvement&nbsp;in&nbsp;density&nbsp;was&nbsp;used&nbsp;to&nbsp;move&nbsp;quickly&nbsp;from&nbsp;4-bit,&nbsp;to&nbsp;8-bit,&nbsp;to&nbsp;16-bit,&nbsp;to&nbsp;32-bit,&nbsp;to&nbsp;64-bit&nbsp;microprocessors.&nbsp;More&nbsp;recently,&nbsp;density&nbsp;improvements&nbsp;have&nbsp;supported&nbsp;the&nbsp;introduction&nbsp;of&nbsp;multiple&nbsp;processors&nbsp;per&nbsp;chip,&nbsp;wider&nbsp;SIMD&nbsp;units,&nbsp;and&nbsp;many&nbsp;of&nbsp;the&nbsp;innovations&nbsp;in&nbsp;speculative&nbsp;execution&nbsp;and&nbsp;caches.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Although&nbsp;transistors&nbsp;generally&nbsp;improve&nbsp;in&nbsp;performance&nbsp;with&nbsp;decreased&nbsp;feature&nbsp;size,&nbsp;wires&nbsp;in&nbsp;an&nbsp;integrated&nbsp;circuit&nbsp;do&nbsp;not.&nbsp;In&nbsp;particular,&nbsp;the&nbsp;signal&nbsp;delay&nbsp;for&nbsp;a&nbsp;wire&nbsp;increases&nbsp;in&nbsp;proportion&nbsp;to&nbsp;the&nbsp;product&nbsp;of&nbsp;its&nbsp;resistance&nbsp;and&nbsp;capacitance.&nbsp;Of&nbsp;course,&nbsp;as&nbsp;feature&nbsp;size&nbsp;shrinks,&nbsp;wires&nbsp;get&nbsp;shorter,&nbsp;but&nbsp;the&nbsp;resistance&nbsp;and&nbsp;capacitance&nbsp;per&nbsp;unit&nbsp;length&nbsp;get&nbsp;worse.&nbsp;This&nbsp;relationship&nbsp;is&nbsp;complex,&nbsp;since&nbsp;both&nbsp;resistance&nbsp;and&nbsp;capacitance&nbsp;depend&nbsp;on&nbsp;detailed&nbsp;aspects&nbsp;of&nbsp;the&nbsp;process,&nbsp;the&nbsp;geometry&nbsp;of&nbsp;a&nbsp;wire,&nbsp;the&nbsp;loading&nbsp;on&nbsp;a&nbsp;wire,&nbsp;and&nbsp;even&nbsp;the&nbsp;adjacency&nbsp;to&nbsp;other&nbsp;structures.&nbsp;There&nbsp;are&nbsp;occasional&nbsp;process&nbsp;enhancements,&nbsp;such&nbsp;as&nbsp;the&nbsp;introduction&nbsp;of&nbsp;copper,&nbsp;which&nbsp;provide&nbsp;one-time&nbsp;improvements&nbsp;in&nbsp;wire&nbsp;delay.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">In&nbsp;general,&nbsp;however,&nbsp;wire&nbsp;delay&nbsp;scales&nbsp;poorly&nbsp;compared&nbsp;to&nbsp;transistor&nbsp;performance,&nbsp;creating&nbsp;additional&nbsp;challenges&nbsp;for&nbsp;the&nbsp;designer.&nbsp;In&nbsp;the&nbsp;past&nbsp;few&nbsp;years,&nbsp;in&nbsp;addition&nbsp;to&nbsp;the&nbsp;power&nbsp;dissipation&nbsp;limit,&nbsp;wire&nbsp;delay&nbsp;has&nbsp;become&nbsp;a&nbsp;major&nbsp;design&nbsp;limitation&nbsp;for&nbsp;large&nbsp;integrated&nbsp;circuits&nbsp;and&nbsp;is&nbsp;often&nbsp;more&nbsp;critical&nbsp;than&nbsp;transistor&nbsp;switching&nbsp;delay.&nbsp;Larger&nbsp;and&nbsp;larger&nbsp;fractions&nbsp;of&nbsp;the&nbsp;clock&nbsp;cycle&nbsp;have&nbsp;been&nbsp;consumed&nbsp;by&nbsp;the&nbsp;propagation&nbsp;delay&nbsp;of&nbsp;signals&nbsp;on&nbsp;wires,&nbsp;but&nbsp;power&nbsp;now&nbsp;plays&nbsp;an&nbsp;even&nbsp;greater&nbsp;role&nbsp;than&nbsp;wire&nbsp;delay.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Performance&nbsp;milestones&nbsp;over&nbsp;25&nbsp;to&nbsp;40&nbsp;years&nbsp;for&nbsp;microprocessors,&nbsp;memory,&nbsp;networks,&nbsp;and&nbsp;disks.&nbsp;</span><span style="font-size:12pt;">The&nbsp;microprocessor&nbsp;milestones&nbsp;are&nbsp;several&nbsp;generations&nbsp;of&nbsp;IA-32&nbsp;processors,&nbsp;going&nbsp;from&nbsp;a&nbsp;16-bit&nbsp;bus,&nbsp;microcoded&nbsp;80286&nbsp;to&nbsp;a&nbsp;64-bit&nbsp;bus,&nbsp;multicore,&nbsp;out-of-order&nbsp;execution,&nbsp;superpipelined&nbsp;Core&nbsp;i7.&nbsp;Memory&nbsp;module&nbsp;milestones&nbsp;go&nbsp;from&nbsp;16-bit-wide,&nbsp;plain&nbsp;DRAM&nbsp;to&nbsp;64-bit-wide&nbsp;double&nbsp;data&nbsp;rate&nbsp;version&nbsp;3&nbsp;synchronous&nbsp;DRAM.&nbsp;Ethernet&nbsp;advanced&nbsp;from&nbsp;10&nbsp;Mbits/sec&nbsp;to&nbsp;100&nbsp;Gbits/sec.&nbsp;Disk&nbsp;milestones&nbsp;are&nbsp;based&nbsp;on&nbsp;rotation&nbsp;speed,&nbsp;improving&nbsp;from&nbsp;3600&nbsp;RPM&nbsp;to&nbsp;15,000&nbsp;RPM.&nbsp;Each&nbsp;case&nbsp;is&nbsp;best-case&nbsp;bandwidth,&nbsp;and&nbsp;latency&nbsp;is&nbsp;the&nbsp;time&nbsp;for&nbsp;a&nbsp;simple&nbsp;operation&nbsp;assuming&nbsp;no&nbsp;contention.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:13pt;font-family:'MyriadMM-700-600-';">Trends&nbsp;in&nbsp;Power&nbsp;and&nbsp;Energy&nbsp;in&nbsp;Integrated&nbsp;Circuits</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Today,&nbsp;power&nbsp;is&nbsp;the&nbsp;biggest&nbsp;challenge&nbsp;facing&nbsp;the&nbsp;computer&nbsp;designer&nbsp;for&nbsp;nearly&nbsp;every&nbsp;class&nbsp;of&nbsp;computer.&nbsp;First,&nbsp;power&nbsp;must&nbsp;be&nbsp;brought&nbsp;in&nbsp;and&nbsp;distributed&nbsp;around&nbsp;the&nbsp;chip,&nbsp;and&nbsp;modern&nbsp;microprocessors&nbsp;use&nbsp;hundreds&nbsp;of&nbsp;pins&nbsp;and&nbsp;multiple&nbsp;interconnect&nbsp;layers&nbsp;just&nbsp;for&nbsp;power&nbsp;and&nbsp;ground.&nbsp;Second,&nbsp;power&nbsp;is&nbsp;dissipated&nbsp;as&nbsp;heat&nbsp;and&nbsp;must&nbsp;be&nbsp;removed.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Power&nbsp;and&nbsp;Energy:&nbsp;A&nbsp;Systems&nbsp;Perspective</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">How&nbsp;should&nbsp;a&nbsp;system&nbsp;architect&nbsp;or&nbsp;a&nbsp;user&nbsp;think&nbsp;about&nbsp;performance,&nbsp;power,&nbsp;and&nbsp;energy?&nbsp;From&nbsp;the&nbsp;viewpoint&nbsp;of&nbsp;a&nbsp;system&nbsp;designer,&nbsp;there&nbsp;are&nbsp;three&nbsp;primary&nbsp;concerns.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Trends&nbsp;in&nbsp;Power&nbsp;and&nbsp;Energy&nbsp;in&nbsp;Integrated&nbsp;Circuits</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">First,&nbsp;what&nbsp;is&nbsp;the&nbsp;</span><span style="font-weight:bold;font-size:12pt;">maximum&nbsp;power&nbsp;a&nbsp;processor&nbsp;ever&nbsp;requires</span><span style="font-size:12pt;">?&nbsp;Meeting&nbsp;this&nbsp;demand&nbsp;can&nbsp;be&nbsp;important&nbsp;to&nbsp;ensuring&nbsp;correct&nbsp;operation.&nbsp;For&nbsp;example,&nbsp;if&nbsp;a&nbsp;processor&nbsp;attempts&nbsp;to&nbsp;draw&nbsp;more&nbsp;power&nbsp;than&nbsp;a&nbsp;power&nbsp;supply&nbsp;system&nbsp;can&nbsp;provide&nbsp;(by&nbsp;drawing&nbsp;more&nbsp;current&nbsp;than&nbsp;the&nbsp;system&nbsp;can&nbsp;supply),&nbsp;the&nbsp;result&nbsp;is&nbsp;typically&nbsp;a&nbsp;voltage&nbsp;drop,&nbsp;which&nbsp;can&nbsp;cause&nbsp;the&nbsp;device&nbsp;to&nbsp;malfunction.&nbsp;Modern&nbsp;processors&nbsp;can&nbsp;vary&nbsp;widely&nbsp;in&nbsp;power&nbsp;consumption&nbsp;with&nbsp;high&nbsp;peak&nbsp;currents;&nbsp;hence,&nbsp;they&nbsp;provide&nbsp;voltage&nbsp;indexing&nbsp;methods&nbsp;that&nbsp;allow&nbsp;the&nbsp;processor&nbsp;to&nbsp;slow&nbsp;down&nbsp;and&nbsp;regulate&nbsp;voltage&nbsp;within&nbsp;a&nbsp;wider&nbsp;margin.&nbsp;Obviously,&nbsp;doing&nbsp;so&nbsp;decreases&nbsp;performance.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Second,&nbsp;what&nbsp;is&nbsp;the&nbsp;</span><span style="font-weight:bold;font-size:12pt;">sustained&nbsp;power&nbsp;consumption</span><span style="font-size:12pt;">?&nbsp;This&nbsp;metric&nbsp;is&nbsp;widely&nbsp;called&nbsp;the&nbsp;</span><span style="font-style:italic;font-size:12pt;">thermal&nbsp;design&nbsp;power&nbsp;</span><span style="font-size:12pt;">(TDP),&nbsp;since&nbsp;it&nbsp;determines&nbsp;the&nbsp;cooling&nbsp;requirement.&nbsp;TDP&nbsp;is&nbsp;neither&nbsp;peak&nbsp;power,&nbsp;which&nbsp;is&nbsp;often&nbsp;1.5&nbsp;times&nbsp;higher,&nbsp;nor&nbsp;is&nbsp;it&nbsp;the&nbsp;actual&nbsp;average&nbsp;power&nbsp;that&nbsp;will&nbsp;be&nbsp;consumed&nbsp;during&nbsp;a&nbsp;given&nbsp;computation,&nbsp;which&nbsp;is&nbsp;likely&nbsp;to&nbsp;be&nbsp;lower&nbsp;still.&nbsp;A&nbsp;typical&nbsp;power&nbsp;supply&nbsp;for&nbsp;a&nbsp;system&nbsp;is&nbsp;usually&nbsp;sized&nbsp;to&nbsp;exceed&nbsp;the&nbsp;TDP,&nbsp;and&nbsp;a&nbsp;cooling&nbsp;system&nbsp;is&nbsp;usually&nbsp;designed&nbsp;to&nbsp;match&nbsp;or&nbsp;exceed&nbsp;TDP.&nbsp;Failure&nbsp;to&nbsp;provide&nbsp;adequate&nbsp;cooling&nbsp;will&nbsp;allow&nbsp;the&nbsp;junction&nbsp;temperature&nbsp;in&nbsp;the&nbsp;processor&nbsp;to&nbsp;exceed&nbsp;its&nbsp;maximum&nbsp;value,&nbsp;resulting&nbsp;in&nbsp;device&nbsp;failure&nbsp;and&nbsp;possibly&nbsp;permanent&nbsp;damage.&nbsp;Modern&nbsp;processors&nbsp;provide&nbsp;two&nbsp;features&nbsp;to&nbsp;assist&nbsp;in&nbsp;managing&nbsp;heat,&nbsp;since&nbsp;the&nbsp;maximum&nbsp;power&nbsp;(and&nbsp;hence&nbsp;heat&nbsp;and&nbsp;temperature&nbsp;rise)&nbsp;can&nbsp;exceed&nbsp;the&nbsp;long-term&nbsp;average&nbsp;specified&nbsp;by&nbsp;the&nbsp;TDP.&nbsp;First,&nbsp;as&nbsp;the&nbsp;thermal&nbsp;temperature&nbsp;approaches&nbsp;the&nbsp;junction&nbsp;temperature&nbsp;limit,&nbsp;circuitry&nbsp;reduces&nbsp;the&nbsp;clock&nbsp;rate,&nbsp;thereby&nbsp;reducing&nbsp;power.&nbsp;Should&nbsp;this&nbsp;technique&nbsp;not&nbsp;be&nbsp;successful,&nbsp;a&nbsp;second&nbsp;thermal&nbsp;overload&nbsp;trip&nbsp;is&nbsp;activated&nbsp;to&nbsp;power&nbsp;down&nbsp;the&nbsp;chip.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">The&nbsp;third&nbsp;factor&nbsp;that&nbsp;designers&nbsp;and&nbsp;users&nbsp;need&nbsp;to&nbsp;consider&nbsp;is&nbsp;</span><span style="font-weight:bold;font-size:12pt;">energy&nbsp;and&nbsp;energy&nbsp;efficiency</span><span style="font-size:12pt;">.&nbsp;Recall&nbsp;that&nbsp;power&nbsp;is&nbsp;simply&nbsp;energy&nbsp;per&nbsp;unit&nbsp;time:&nbsp;1&nbsp;watt&nbsp;=&nbsp;1&nbsp;joule&nbsp;per&nbsp;second.&nbsp;Which&nbsp;metric&nbsp;is&nbsp;the&nbsp;right&nbsp;one&nbsp;for&nbsp;comparing&nbsp;processors:&nbsp;energy&nbsp;or&nbsp;power?&nbsp;In&nbsp;general,&nbsp;energy&nbsp;is&nbsp;always&nbsp;a&nbsp;better&nbsp;metric&nbsp;because&nbsp;it&nbsp;is&nbsp;tied&nbsp;to&nbsp;a&nbsp;specific&nbsp;task&nbsp;and&nbsp;the&nbsp;time&nbsp;required&nbsp;for&nbsp;that&nbsp;task.&nbsp;In&nbsp;particular,&nbsp;the&nbsp;energy&nbsp;to&nbsp;execute&nbsp;a&nbsp;workload&nbsp;is&nbsp;equal&nbsp;to&nbsp;the&nbsp;average&nbsp;power&nbsp;times&nbsp;the&nbsp;execution&nbsp;time&nbsp;for&nbsp;the&nbsp;workload.&nbsp;Thus,&nbsp;if&nbsp;we&nbsp;want&nbsp;to&nbsp;know&nbsp;which&nbsp;of&nbsp;two&nbsp;processors&nbsp;is&nbsp;more&nbsp;efficient&nbsp;for&nbsp;a&nbsp;given&nbsp;task,&nbsp;we&nbsp;should&nbsp;compare&nbsp;energy&nbsp;consumption&nbsp;(not&nbsp;power)&nbsp;for&nbsp;executing&nbsp;the&nbsp;task.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Energy&nbsp;and&nbsp;Power&nbsp;within&nbsp;a&nbsp;Microprocessor</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">For&nbsp;CMOS&nbsp;chips,&nbsp;the&nbsp;traditional&nbsp;primary&nbsp;energy&nbsp;consumption&nbsp;has&nbsp;been&nbsp;in&nbsp;switching&nbsp;transistors,&nbsp;also&nbsp;called&nbsp;</span><span style="font-style:italic;font-size:12pt;">dynamic&nbsp;energy.&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Distributing&nbsp;the&nbsp;power,&nbsp;removing&nbsp;the&nbsp;heat,&nbsp;and&nbsp;preventing&nbsp;hot&nbsp;spots&nbsp;have&nbsp;become&nbsp;increasingly&nbsp;difficult&nbsp;challenges.&nbsp;Power&nbsp;is&nbsp;now&nbsp;the&nbsp;major&nbsp;constraint&nbsp;to&nbsp;using&nbsp;transistors;&nbsp;in&nbsp;the&nbsp;past,&nbsp;it&nbsp;was&nbsp;raw&nbsp;silicon&nbsp;area.&nbsp;Hence,&nbsp;modern&nbsp;microprocessors&nbsp;offer&nbsp;many&nbsp;techniques&nbsp;to&nbsp;try&nbsp;to&nbsp;improve&nbsp;energy&nbsp;efficiency&nbsp;despite&nbsp;flat&nbsp;clock&nbsp;rates&nbsp;and&nbsp;constant&nbsp;supply&nbsp;voltages:</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">1.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Do&nbsp;nothing&nbsp;well.&nbsp;</span><span style="font-size:12pt;">Most&nbsp;microprocessors&nbsp;today&nbsp;turn&nbsp;off&nbsp;the&nbsp;clock&nbsp;of&nbsp;inactive&nbsp;modules&nbsp;to&nbsp;save&nbsp;energy&nbsp;and&nbsp;dynamic&nbsp;power.&nbsp;For&nbsp;example,&nbsp;if&nbsp;no&nbsp;floating-point&nbsp;instructions&nbsp;are&nbsp;executing,&nbsp;the&nbsp;clock&nbsp;of&nbsp;the&nbsp;floating-point&nbsp;unit&nbsp;is&nbsp;disabled.&nbsp;If&nbsp;some&nbsp;cores&nbsp;are&nbsp;idle,&nbsp;their&nbsp;clocks&nbsp;are&nbsp;stopped.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">2.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Dynamic&nbsp;Voltage-Frequency&nbsp;Scaling&nbsp;(DVFS).&nbsp;</span><span style="font-size:12pt;">The&nbsp;second&nbsp;technique&nbsp;comes&nbsp;directly&nbsp;from&nbsp;the&nbsp;formulas&nbsp;above.&nbsp;Personal&nbsp;mobile&nbsp;devices,&nbsp;laptops,&nbsp;and&nbsp;even&nbsp;servers&nbsp;have&nbsp;periods&nbsp;of&nbsp;low&nbsp;activity&nbsp;where&nbsp;there&nbsp;is&nbsp;no&nbsp;need&nbsp;to&nbsp;operate&nbsp;at&nbsp;the&nbsp;highest&nbsp;clock&nbsp;frequency&nbsp;and&nbsp;voltages.&nbsp;Modern&nbsp;microprocessors&nbsp;typically&nbsp;offer&nbsp;a&nbsp;few&nbsp;clock&nbsp;frequencies&nbsp;and&nbsp;voltages&nbsp;in&nbsp;which&nbsp;to&nbsp;operate&nbsp;that&nbsp;use&nbsp;lower&nbsp;power&nbsp;and&nbsp;energy.&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">3.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Design&nbsp;for&nbsp;typical&nbsp;case.&nbsp;</span><span style="font-size:12pt;">Given&nbsp;that&nbsp;PMDs&nbsp;and&nbsp;laptops&nbsp;are&nbsp;often&nbsp;idle,&nbsp;memory&nbsp;and&nbsp;storage&nbsp;offer&nbsp;low&nbsp;power&nbsp;modes&nbsp;to&nbsp;save&nbsp;energy.&nbsp;For&nbsp;example,&nbsp;DRAMs&nbsp;have&nbsp;a&nbsp;series&nbsp;of&nbsp;increasingly&nbsp;lower&nbsp;power&nbsp;modes&nbsp;to&nbsp;extend&nbsp;battery&nbsp;life&nbsp;in&nbsp;PMDs&nbsp;and&nbsp;laptops,&nbsp;and&nbsp;there&nbsp;have&nbsp;been&nbsp;proposals&nbsp;for&nbsp;disks&nbsp;that&nbsp;have&nbsp;a&nbsp;mode&nbsp;that&nbsp;spins&nbsp;at&nbsp;lower&nbsp;rates&nbsp;when&nbsp;idle&nbsp;to&nbsp;save&nbsp;power.&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">4.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Overclocking</span><span style="font-size:12pt;">.&nbsp;Intel&nbsp;started&nbsp;offering&nbsp;</span><span style="font-style:italic;font-size:12pt;">Turbo&nbsp;mode&nbsp;</span><span style="font-size:12pt;">in&nbsp;2008,&nbsp;where&nbsp;the&nbsp;chip&nbsp;decides&nbsp;that&nbsp;it&nbsp;is&nbsp;safe&nbsp;to&nbsp;run&nbsp;at&nbsp;a&nbsp;higher&nbsp;clock&nbsp;rate&nbsp;for&nbsp;a&nbsp;short&nbsp;time&nbsp;possibly&nbsp;on&nbsp;just&nbsp;a&nbsp;few&nbsp;cores&nbsp;until&nbsp;temperature&nbsp;starts&nbsp;to&nbsp;rise.&nbsp;For&nbsp;example,&nbsp;the&nbsp;3.3&nbsp;GHz&nbsp;Core&nbsp;i7&nbsp;can&nbsp;run&nbsp;in&nbsp;short&nbsp;bursts&nbsp;for&nbsp;3.6&nbsp;GHz.&nbsp;Indeed,&nbsp;the&nbsp;highest-performing&nbsp;microprocessors&nbsp;each&nbsp;year&nbsp;since&nbsp;2008&nbsp;have&nbsp;all&nbsp;offered&nbsp;temporary&nbsp;overclocking&nbsp;of&nbsp;about&nbsp;10%&nbsp;over&nbsp;the&nbsp;nominal&nbsp;clock&nbsp;rate.&nbsp;For&nbsp;single&nbsp;threaded&nbsp;code,&nbsp;these&nbsp;microprocessors&nbsp;can&nbsp;turn&nbsp;off&nbsp;all&nbsp;cores&nbsp;but&nbsp;one&nbsp;and&nbsp;run&nbsp;it&nbsp;at&nbsp;an&nbsp;even&nbsp;higher&nbsp;clock&nbsp;rate.&nbsp;Note&nbsp;that&nbsp;while&nbsp;the&nbsp;operating&nbsp;system&nbsp;can&nbsp;turn&nbsp;off&nbsp;Turbo&nbsp;mode&nbsp;there&nbsp;is&nbsp;no&nbsp;notification&nbsp;once&nbsp;it&nbsp;is&nbsp;enabled,&nbsp;so&nbsp;the&nbsp;programmers&nbsp;may&nbsp;be&nbsp;surprised&nbsp;to&nbsp;see&nbsp;their&nbsp;programs&nbsp;vary&nbsp;in&nbsp;performance&nbsp;due&nbsp;to&nbsp;room&nbsp;temperature!</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:13pt;font-family:'MyriadMM-700-600-';">Quantitative&nbsp;Principles&nbsp;of&nbsp;Computer&nbsp;Design</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Now&nbsp;that&nbsp;we&nbsp;have&nbsp;seen&nbsp;how&nbsp;to&nbsp;define,&nbsp;measure,&nbsp;and&nbsp;summarize&nbsp;performance,&nbsp;cost,&nbsp;dependability,&nbsp;energy,&nbsp;and&nbsp;power,&nbsp;we&nbsp;can&nbsp;explore&nbsp;guidelines&nbsp;and&nbsp;principles&nbsp;that&nbsp;are&nbsp;useful&nbsp;in&nbsp;the&nbsp;design&nbsp;and&nbsp;analysis&nbsp;of&nbsp;computers.&nbsp;Here&nbsp;we&nbsp;introduce&nbsp;important&nbsp;observations&nbsp;about&nbsp;design,&nbsp;as&nbsp;well&nbsp;as&nbsp;two&nbsp;equations&nbsp;to&nbsp;evaluate&nbsp;alternatives.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Take&nbsp;Advantage&nbsp;of&nbsp;Parallelism</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Taking&nbsp;advantage&nbsp;of&nbsp;parallelism&nbsp;is&nbsp;one&nbsp;of&nbsp;the&nbsp;most&nbsp;important&nbsp;methods&nbsp;for&nbsp;improving&nbsp;performance.&nbsp;We&nbsp;give&nbsp;three&nbsp;brief&nbsp;examples&nbsp;here.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Our&nbsp;first&nbsp;example&nbsp;is&nbsp;the&nbsp;use&nbsp;of&nbsp;parallelism&nbsp;at&nbsp;the&nbsp;system&nbsp;level.&nbsp;To&nbsp;improve&nbsp;the&nbsp;throughput&nbsp;performance&nbsp;on&nbsp;a&nbsp;typical&nbsp;server&nbsp;benchmark,&nbsp;such&nbsp;as&nbsp;SPECWeb&nbsp;or&nbsp;TPC-C,&nbsp;multiple&nbsp;processors&nbsp;and&nbsp;multiple&nbsp;disks&nbsp;can&nbsp;be&nbsp;used.&nbsp;The&nbsp;workload&nbsp;of&nbsp;handling&nbsp;requests&nbsp;can&nbsp;then&nbsp;be&nbsp;spread&nbsp;among&nbsp;the&nbsp;processors&nbsp;and&nbsp;disks,&nbsp;resulting&nbsp;in&nbsp;improved&nbsp;throughput.&nbsp;Being&nbsp;able&nbsp;to&nbsp;expand&nbsp;memory&nbsp;and&nbsp;the&nbsp;number&nbsp;of&nbsp;processors&nbsp;and&nbsp;disks&nbsp;is&nbsp;called&nbsp;</span><span style="font-style:italic;font-size:12pt;">scalability</span><span style="font-size:12pt;">,&nbsp;and&nbsp;it&nbsp;is&nbsp;a&nbsp;valuable&nbsp;asset&nbsp;for&nbsp;servers.&nbsp;Spreading&nbsp;of&nbsp;data&nbsp;across&nbsp;many&nbsp;disks&nbsp;for&nbsp;parallel&nbsp;reads&nbsp;and&nbsp;writes&nbsp;enables&nbsp;data-level&nbsp;parallelism.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">SPECWeb&nbsp;also&nbsp;relies&nbsp;on&nbsp;request-level&nbsp;parallelism&nbsp;to&nbsp;use&nbsp;many&nbsp;processors&nbsp;while&nbsp;TPC-C&nbsp;uses&nbsp;thread-level&nbsp;parallelism&nbsp;for&nbsp;faster&nbsp;processing&nbsp;of&nbsp;database&nbsp;queries.&nbsp;At&nbsp;the&nbsp;level&nbsp;of&nbsp;an&nbsp;individual&nbsp;processor,&nbsp;taking&nbsp;advantage&nbsp;of&nbsp;parallelism&nbsp;among&nbsp;instructions&nbsp;is&nbsp;critical&nbsp;to&nbsp;achieving&nbsp;high&nbsp;performance.&nbsp;One&nbsp;of&nbsp;the&nbsp;simplest&nbsp;ways&nbsp;to&nbsp;do&nbsp;this&nbsp;is&nbsp;through&nbsp;pipelining.&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">The&nbsp;basic&nbsp;idea&nbsp;behind&nbsp;pipelining&nbsp;is&nbsp;to&nbsp;overlap&nbsp;instruction&nbsp;execution&nbsp;to&nbsp;reduce&nbsp;the&nbsp;total&nbsp;time&nbsp;to&nbsp;complete&nbsp;an&nbsp;instruction&nbsp;sequence.&nbsp;A&nbsp;key&nbsp;insight&nbsp;that&nbsp;allows&nbsp;pipelining&nbsp;to&nbsp;work&nbsp;is&nbsp;that&nbsp;not&nbsp;every&nbsp;instruction&nbsp;depends&nbsp;on&nbsp;its&nbsp;immediate&nbsp;predecessor,&nbsp;so&nbsp;executing&nbsp;the&nbsp;instructions&nbsp;completely&nbsp;or&nbsp;partially&nbsp;in&nbsp;parallel&nbsp;may&nbsp;be&nbsp;possible.&nbsp;Pipelining&nbsp;is&nbsp;the&nbsp;best-known&nbsp;example&nbsp;of&nbsp;instruction-level&nbsp;parallelism.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Parallelism&nbsp;can&nbsp;also&nbsp;be&nbsp;exploited&nbsp;at&nbsp;the&nbsp;level&nbsp;of&nbsp;detailed&nbsp;digital&nbsp;design.&nbsp;For&nbsp;example,&nbsp;set-associative&nbsp;caches&nbsp;use&nbsp;multiple&nbsp;banks&nbsp;of&nbsp;memory&nbsp;that&nbsp;are&nbsp;typically&nbsp;searched&nbsp;in&nbsp;parallel&nbsp;to&nbsp;find&nbsp;a&nbsp;desired&nbsp;item.&nbsp;Modern&nbsp;ALUs&nbsp;(arithmetic-logical&nbsp;units)&nbsp;use&nbsp;carry-lookahead,&nbsp;which&nbsp;uses&nbsp;parallelism&nbsp;to&nbsp;speed&nbsp;the&nbsp;process&nbsp;of&nbsp;computing&nbsp;sums&nbsp;from&nbsp;linear&nbsp;to&nbsp;logarithmic&nbsp;in&nbsp;the&nbsp;number&nbsp;of&nbsp;bits&nbsp;per&nbsp;operand.&nbsp;These&nbsp;are&nbsp;more&nbsp;examples&nbsp;of&nbsp;data-level&nbsp;parallelism.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Principle&nbsp;of&nbsp;Locality</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Important&nbsp;fundamental&nbsp;observations&nbsp;have&nbsp;come&nbsp;from&nbsp;properties&nbsp;of&nbsp;programs.&nbsp;The&nbsp;most&nbsp;important&nbsp;program&nbsp;property&nbsp;that&nbsp;we&nbsp;regularly&nbsp;exploit&nbsp;is&nbsp;the&nbsp;</span><span style="font-weight:bold;font-style:italic;font-size:12pt;">principle&nbsp;of</span><span style="font-weight:bold;font-size:12pt;">&nbsp;</span><span style="font-weight:bold;font-style:italic;font-size:12pt;">locality</span><span style="font-weight:bold;font-size:12pt;">:&nbsp;Programs&nbsp;tend&nbsp;to&nbsp;reuse&nbsp;data&nbsp;and&nbsp;instructions&nbsp;they&nbsp;have&nbsp;used&nbsp;recently.</span><span style="font-size:12pt;">&nbsp;A&nbsp;widely&nbsp;held&nbsp;rule&nbsp;of&nbsp;thumb&nbsp;is&nbsp;that&nbsp;a&nbsp;program&nbsp;spends&nbsp;90%&nbsp;of&nbsp;its&nbsp;execution&nbsp;time&nbsp;in&nbsp;only&nbsp;10%&nbsp;of&nbsp;the&nbsp;code.&nbsp;An&nbsp;implication&nbsp;of&nbsp;locality&nbsp;is&nbsp;that&nbsp;we&nbsp;can&nbsp;predict&nbsp;with&nbsp;reasonable&nbsp;accuracy&nbsp;what&nbsp;instructions&nbsp;and&nbsp;data&nbsp;a&nbsp;program&nbsp;will&nbsp;use&nbsp;in&nbsp;the&nbsp;near&nbsp;future&nbsp;based&nbsp;on&nbsp;its&nbsp;accesses&nbsp;in&nbsp;the&nbsp;recent&nbsp;past.&nbsp;The&nbsp;principle&nbsp;of&nbsp;locality&nbsp;also&nbsp;applies&nbsp;to&nbsp;data&nbsp;accesses,&nbsp;though&nbsp;not&nbsp;as&nbsp;strongly&nbsp;as&nbsp;to&nbsp;code&nbsp;accesses.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Two&nbsp;different&nbsp;types&nbsp;of&nbsp;locality&nbsp;have&nbsp;been&nbsp;observed.&nbsp;</span>
</p>

<p class="p0" style="margin-left:36pt;text-indent:-18pt;margin-bottom:0pt;margin-top:0pt;">
  <span style="font-style:italic;font-size:12pt;">i.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Temporal&nbsp;locality&nbsp;</span><span style="font-size:12pt;">states&nbsp;that&nbsp;recently&nbsp;accessed&nbsp;items&nbsp;are&nbsp;likely&nbsp;to&nbsp;be&nbsp;accessed&nbsp;in&nbsp;the&nbsp;near&nbsp;future.&nbsp;</span>
</p>

<p class="p0" style="margin-left:36pt;text-indent:-18pt;margin-bottom:0pt;margin-top:0pt;">
  <span style="font-style:italic;font-size:12pt;">ii.&nbsp;</span><span style="font-style:italic;font-size:12pt;">Spatial</span><span style="font-size:12pt;">&nbsp;</span><span style="font-style:italic;font-size:12pt;">locality&nbsp;</span><span style="font-size:12pt;">says&nbsp;that&nbsp;items&nbsp;whose&nbsp;addresses&nbsp;are&nbsp;near&nbsp;one&nbsp;another&nbsp;tend&nbsp;to&nbsp;be&nbsp;referenced&nbsp;close&nbsp;together&nbsp;in&nbsp;time.&nbsp;</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-weight:bold;font-size:12pt;">Focus&nbsp;on&nbsp;the&nbsp;Common&nbsp;Case</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Perhaps&nbsp;the&nbsp;most&nbsp;important&nbsp;and&nbsp;pervasive&nbsp;principle&nbsp;of&nbsp;computer&nbsp;design&nbsp;is&nbsp;to&nbsp;focus&nbsp;on&nbsp;the&nbsp;common&nbsp;case:&nbsp;</span><span style="font-weight:bold;font-size:12pt;">In&nbsp;making&nbsp;a&nbsp;design&nbsp;trade-off,&nbsp;favor&nbsp;the&nbsp;frequent&nbsp;case&nbsp;over&nbsp;the&nbsp;infrequent&nbsp;case.</span><span style="font-size:12pt;">&nbsp;This&nbsp;principle&nbsp;applies&nbsp;when&nbsp;determining&nbsp;how&nbsp;to&nbsp;spend&nbsp;resources,&nbsp;since&nbsp;the&nbsp;impact&nbsp;of&nbsp;the&nbsp;improvement&nbsp;is&nbsp;higher&nbsp;if&nbsp;the&nbsp;occurrence&nbsp;is&nbsp;frequent.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">Focusing&nbsp;on&nbsp;the&nbsp;common&nbsp;case&nbsp;works&nbsp;for&nbsp;power&nbsp;as&nbsp;well&nbsp;as&nbsp;for&nbsp;resource&nbsp;allocation&nbsp;and&nbsp;performance.&nbsp;The&nbsp;instruction&nbsp;fetch&nbsp;and&nbsp;decode&nbsp;unit&nbsp;of&nbsp;a&nbsp;processor&nbsp;may&nbsp;be&nbsp;used&nbsp;much&nbsp;more&nbsp;frequently&nbsp;than&nbsp;a&nbsp;multiplier,&nbsp;so&nbsp;optimize&nbsp;it&nbsp;first.&nbsp;It&nbsp;works&nbsp;on&nbsp;dependability&nbsp;as&nbsp;well.&nbsp;If&nbsp;a&nbsp;database&nbsp;server&nbsp;has&nbsp;50&nbsp;disks&nbsp;for&nbsp;every&nbsp;processor,&nbsp;storage&nbsp;dependability&nbsp;will&nbsp;dominate&nbsp;system&nbsp;dependability.</span>
</p>

<p class="p0" style="margin-bottom:0pt;margin-top:0pt;">
  <span style="font-size:12pt;">In&nbsp;addition,&nbsp;the&nbsp;frequent&nbsp;case&nbsp;is&nbsp;often&nbsp;simpler&nbsp;and&nbsp;can&nbsp;be&nbsp;done&nbsp;faster&nbsp;than&nbsp;the&nbsp;infrequent&nbsp;case.&nbsp;For&nbsp;example,&nbsp;when&nbsp;adding&nbsp;two&nbsp;numbers&nbsp;in&nbsp;the&nbsp;processor,&nbsp;we&nbsp;can&nbsp;expect&nbsp;overflow&nbsp;to&nbsp;be&nbsp;a&nbsp;rare&nbsp;circumstance&nbsp;and&nbsp;can&nbsp;therefore&nbsp;improve&nbsp;performance&nbsp;by&nbsp;optimizing&nbsp;the&nbsp;more&nbsp;common&nbsp;case&nbsp;of&nbsp;no&nbsp;overflow.&nbsp;This&nbsp;emphasis&nbsp;may&nbsp;slow&nbsp;down&nbsp;the&nbsp;case&nbsp;when&nbsp;overflow&nbsp;occurs,&nbsp;but&nbsp;if&nbsp;that&nbsp;is&nbsp;rare&nbsp;then&nbsp;overall&nbsp;performance&nbsp;will&nbsp;be&nbsp;improved&nbsp;by&nbsp;optimizing&nbsp;for&nbsp;the&nbsp;normal&nbsp;case.</span>
</p>

<p class="p0" style="margin-bottom:0p">