digraph "CFG for '_Z11shared_multPiS_S_' function" {
	label="CFG for '_Z11shared_multPiS_S_' function";

	Node0x5476d50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %13\l  %15 = load i32, i32 addrspace(1)* %14, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %16 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %13\l  %17 = load i32, i32 addrspace(1)* %16, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %18 = mul nsw i32 %17, %15\l  %19 = getelementptr inbounds [32 x i32], [32 x i32] addrspace(3)*\l... @_ZZ11shared_multPiS_S_E3mem, i32 0, i32 %4\l  store i32 %18, i32 addrspace(3)* %19, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %20 = load i32, i32 addrspace(3)* %19, align 4, !tbaa !7\l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %13\l  store i32 %20, i32 addrspace(1)* %21, align 4, !tbaa !7\l  ret void\l}"];
}
