Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Jun 16 12:23:14 2024
| Host         : tony-ubuntu running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I_SoC_timing_summary_routed.rpt -pb RV32I_SoC_timing_summary_routed.pb -rpx RV32I_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_SoC
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
TIMING-20  Warning           Non-clocked latch                                                 36          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3395)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3395)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_125mhz (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.382        0.000                      0                 2318        0.167        0.000                      0                 2318        2.000        0.000                       0                  1183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
iPLL/inst/clk_in1     {0.000 4.000}        8.000           125.000         
  clk0_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clk180_clk_wiz_0    {50.000 100.000}     100.000         10.000          
  clk90_clk_wiz_0     {25.000 75.000}      100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iPLL/inst/clk_in1                                                                                                                                                       2.000        0.000                       0                     1  
  clk0_clk_wiz_0           74.772        0.000                      0                 1246        0.167        0.000                      0                 1246       49.500        0.000                       0                  1171  
  clk180_clk_wiz_0                                                                                                                                                     97.424        0.000                       0                     4  
  clk90_clk_wiz_0                                                                                                                                                      97.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk180_clk_wiz_0  clk0_clk_wiz_0         39.082        0.000                      0                  992       50.527        0.000                      0                  992  
clk90_clk_wiz_0   clk0_clk_wiz_0         45.829        0.000                      0                 2129       25.462        0.000                      0                 2129  
clk0_clk_wiz_0    clk180_clk_wiz_0       38.265        0.000                      0                   54       49.970        0.000                      0                   54  
clk90_clk_wiz_0   clk180_clk_wiz_0       10.382        0.000                      0                   58       75.405        0.000                      0                   58  
clk0_clk_wiz_0    clk90_clk_wiz_0        22.096        0.000                      0                   22       74.561        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk0_clk_wiz_0                          
(none)              clk90_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk0_clk_wiz_0      
(none)                                  clk180_clk_wiz_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iPLL/inst/clk_in1
  To Clock:  iPLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPLL/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       74.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.772ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x5_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.073ns  (logic 3.767ns (15.024%)  route 21.306ns (84.976%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 97.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iCPU/regfile_inst/clk0
    SLICE_X98Y74         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  iCPU/regfile_inst/x14_reg[3]/Q
                         net (fo=2, routed)           0.984    -0.900    iCPU/regfile_inst/x14_reg_n_1_[3]
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    -0.776 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    -0.776    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X98Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.562 f  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.824     0.262    iCPU/regfile_inst/iMEM_i_399_n_1
    SLICE_X98Y77         LUT6 (Prop_lut6_I5_O)        0.297     0.559 f  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=18, routed)          0.795     1.353    iCPU/regfile_inst/write_data[3]
    SLICE_X94Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.477 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=90, routed)          2.698     4.175    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.299 f  iCPU/regfile_inst/x1[26]_i_15/O
                         net (fo=4, routed)           1.697     5.996    iCPU/regfile_inst/x1[26]_i_15_n_1
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.120 r  iCPU/regfile_inst/x1[25]_i_10/O
                         net (fo=2, routed)           0.999     7.119    iCPU/regfile_inst/x1[25]_i_10_n_1
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.243 f  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=1, routed)           0.870     8.113    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.237 f  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=5, routed)           1.140     9.377    iCPU/regfile_inst/pc_next_reg[24]_i_6_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.501 r  iCPU/regfile_inst/cs_mem_reg_i_29/O
                         net (fo=2, routed)           0.658    10.159    iCPU/regfile_inst/cs_mem_reg_i_29_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.283 f  iCPU/regfile_inst/cs_mem_reg_i_13/O
                         net (fo=2, routed)           0.681    10.963    iCPU/regfile_inst/cs_mem_reg_i_13_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.087 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    11.664    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    12.562 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    14.761    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.911 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    16.359    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    16.685 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    17.889    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.013 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    19.362    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    19.486 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          3.186    22.671    iCPU/regfile_inst/rd_data[26]
    SLICE_X106Y92        FDRE                                         r  iCPU/regfile_inst/x5_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.682    97.132    iCPU/regfile_inst/clk0
    SLICE_X106Y92        FDRE                                         r  iCPU/regfile_inst/x5_reg[26]/C
                         clock pessimism              0.497    97.629    
                         clock uncertainty           -0.105    97.524    
    SLICE_X106Y92        FDRE (Setup_fdre_C_D)       -0.081    97.443    iCPU/regfile_inst/x5_reg[26]
  -------------------------------------------------------------------
                         required time                         97.443    
                         arrival time                         -22.671    
  -------------------------------------------------------------------
                         slack                                 74.772    

Slack (MET) :             74.801ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x15_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.062ns  (logic 3.767ns (15.031%)  route 21.295ns (84.969%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 97.136 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iCPU/regfile_inst/clk0
    SLICE_X98Y74         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  iCPU/regfile_inst/x14_reg[3]/Q
                         net (fo=2, routed)           0.984    -0.900    iCPU/regfile_inst/x14_reg_n_1_[3]
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    -0.776 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    -0.776    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X98Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.562 f  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.824     0.262    iCPU/regfile_inst/iMEM_i_399_n_1
    SLICE_X98Y77         LUT6 (Prop_lut6_I5_O)        0.297     0.559 f  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=18, routed)          0.795     1.353    iCPU/regfile_inst/write_data[3]
    SLICE_X94Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.477 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=90, routed)          2.698     4.175    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.299 f  iCPU/regfile_inst/x1[26]_i_15/O
                         net (fo=4, routed)           1.697     5.996    iCPU/regfile_inst/x1[26]_i_15_n_1
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.120 r  iCPU/regfile_inst/x1[25]_i_10/O
                         net (fo=2, routed)           0.999     7.119    iCPU/regfile_inst/x1[25]_i_10_n_1
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.243 f  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=1, routed)           0.870     8.113    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.237 f  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=5, routed)           1.140     9.377    iCPU/regfile_inst/pc_next_reg[24]_i_6_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.501 r  iCPU/regfile_inst/cs_mem_reg_i_29/O
                         net (fo=2, routed)           0.658    10.159    iCPU/regfile_inst/cs_mem_reg_i_29_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.283 f  iCPU/regfile_inst/cs_mem_reg_i_13/O
                         net (fo=2, routed)           0.681    10.963    iCPU/regfile_inst/cs_mem_reg_i_13_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.087 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    11.664    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    12.562 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    14.761    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.911 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    16.359    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    16.685 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    17.889    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.013 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    19.362    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    19.486 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          3.174    22.660    iCPU/regfile_inst/rd_data[26]
    SLICE_X111Y95        FDRE                                         r  iCPU/regfile_inst/x15_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.686    97.136    iCPU/regfile_inst/clk0
    SLICE_X111Y95        FDRE                                         r  iCPU/regfile_inst/x15_reg[26]/C
                         clock pessimism              0.497    97.633    
                         clock uncertainty           -0.105    97.528    
    SLICE_X111Y95        FDRE (Setup_fdre_C_D)       -0.067    97.461    iCPU/regfile_inst/x15_reg[26]
  -------------------------------------------------------------------
                         required time                         97.461    
                         arrival time                         -22.660    
  -------------------------------------------------------------------
                         slack                                 74.801    

Slack (MET) :             74.935ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.927ns  (logic 3.767ns (15.112%)  route 21.160ns (84.888%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.135 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iCPU/regfile_inst/clk0
    SLICE_X98Y74         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  iCPU/regfile_inst/x14_reg[3]/Q
                         net (fo=2, routed)           0.984    -0.900    iCPU/regfile_inst/x14_reg_n_1_[3]
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    -0.776 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    -0.776    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X98Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.562 f  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.824     0.262    iCPU/regfile_inst/iMEM_i_399_n_1
    SLICE_X98Y77         LUT6 (Prop_lut6_I5_O)        0.297     0.559 f  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=18, routed)          0.795     1.353    iCPU/regfile_inst/write_data[3]
    SLICE_X94Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.477 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=90, routed)          2.698     4.175    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.299 f  iCPU/regfile_inst/x1[26]_i_15/O
                         net (fo=4, routed)           1.697     5.996    iCPU/regfile_inst/x1[26]_i_15_n_1
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.120 r  iCPU/regfile_inst/x1[25]_i_10/O
                         net (fo=2, routed)           0.999     7.119    iCPU/regfile_inst/x1[25]_i_10_n_1
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.243 f  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=1, routed)           0.870     8.113    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.237 f  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=5, routed)           1.140     9.377    iCPU/regfile_inst/pc_next_reg[24]_i_6_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.501 r  iCPU/regfile_inst/cs_mem_reg_i_29/O
                         net (fo=2, routed)           0.658    10.159    iCPU/regfile_inst/cs_mem_reg_i_29_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.283 f  iCPU/regfile_inst/cs_mem_reg_i_13/O
                         net (fo=2, routed)           0.681    10.963    iCPU/regfile_inst/cs_mem_reg_i_13_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.087 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    11.664    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    12.562 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    14.761    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.911 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    16.359    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    16.685 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    17.889    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.013 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    19.362    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    19.486 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          3.039    22.525    iCPU/regfile_inst/rd_data[26]
    SLICE_X110Y92        FDRE                                         r  iCPU/regfile_inst/x21_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.685    97.135    iCPU/regfile_inst/clk0
    SLICE_X110Y92        FDRE                                         r  iCPU/regfile_inst/x21_reg[26]/C
                         clock pessimism              0.497    97.632    
                         clock uncertainty           -0.105    97.527    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)       -0.067    97.460    iCPU/regfile_inst/x21_reg[26]
  -------------------------------------------------------------------
                         required time                         97.460    
                         arrival time                         -22.525    
  -------------------------------------------------------------------
                         slack                                 74.935    

Slack (MET) :             75.049ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x9_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.820ns  (logic 3.767ns (15.177%)  route 21.053ns (84.823%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iCPU/regfile_inst/clk0
    SLICE_X98Y74         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  iCPU/regfile_inst/x14_reg[3]/Q
                         net (fo=2, routed)           0.984    -0.900    iCPU/regfile_inst/x14_reg_n_1_[3]
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    -0.776 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    -0.776    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X98Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.562 f  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.824     0.262    iCPU/regfile_inst/iMEM_i_399_n_1
    SLICE_X98Y77         LUT6 (Prop_lut6_I5_O)        0.297     0.559 f  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=18, routed)          0.795     1.353    iCPU/regfile_inst/write_data[3]
    SLICE_X94Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.477 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=90, routed)          2.698     4.175    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.299 f  iCPU/regfile_inst/x1[26]_i_15/O
                         net (fo=4, routed)           1.697     5.996    iCPU/regfile_inst/x1[26]_i_15_n_1
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.120 r  iCPU/regfile_inst/x1[25]_i_10/O
                         net (fo=2, routed)           0.999     7.119    iCPU/regfile_inst/x1[25]_i_10_n_1
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.243 f  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=1, routed)           0.870     8.113    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.237 f  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=5, routed)           1.140     9.377    iCPU/regfile_inst/pc_next_reg[24]_i_6_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.501 r  iCPU/regfile_inst/cs_mem_reg_i_29/O
                         net (fo=2, routed)           0.658    10.159    iCPU/regfile_inst/cs_mem_reg_i_29_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.283 f  iCPU/regfile_inst/cs_mem_reg_i_13/O
                         net (fo=2, routed)           0.681    10.963    iCPU/regfile_inst/cs_mem_reg_i_13_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.087 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    11.664    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    12.562 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    14.761    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.911 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    16.359    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    16.685 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    17.889    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.013 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    19.362    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    19.486 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.932    22.418    iCPU/regfile_inst/rd_data[26]
    SLICE_X107Y95        FDRE                                         r  iCPU/regfile_inst/x9_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X107Y95        FDRE                                         r  iCPU/regfile_inst/x9_reg[26]/C
                         clock pessimism              0.497    97.630    
                         clock uncertainty           -0.105    97.525    
    SLICE_X107Y95        FDRE (Setup_fdre_C_D)       -0.058    97.467    iCPU/regfile_inst/x9_reg[26]
  -------------------------------------------------------------------
                         required time                         97.467    
                         arrival time                         -22.418    
  -------------------------------------------------------------------
                         slack                                 75.049    

Slack (MET) :             75.092ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.771ns  (logic 3.767ns (15.207%)  route 21.004ns (84.793%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 97.136 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iCPU/regfile_inst/clk0
    SLICE_X98Y74         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  iCPU/regfile_inst/x14_reg[3]/Q
                         net (fo=2, routed)           0.984    -0.900    iCPU/regfile_inst/x14_reg_n_1_[3]
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    -0.776 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    -0.776    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X98Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.562 f  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.824     0.262    iCPU/regfile_inst/iMEM_i_399_n_1
    SLICE_X98Y77         LUT6 (Prop_lut6_I5_O)        0.297     0.559 f  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=18, routed)          0.795     1.353    iCPU/regfile_inst/write_data[3]
    SLICE_X94Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.477 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=90, routed)          2.698     4.175    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.299 f  iCPU/regfile_inst/x1[26]_i_15/O
                         net (fo=4, routed)           1.697     5.996    iCPU/regfile_inst/x1[26]_i_15_n_1
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.120 r  iCPU/regfile_inst/x1[25]_i_10/O
                         net (fo=2, routed)           0.999     7.119    iCPU/regfile_inst/x1[25]_i_10_n_1
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.243 f  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=1, routed)           0.870     8.113    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.237 f  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=5, routed)           1.140     9.377    iCPU/regfile_inst/pc_next_reg[24]_i_6_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.501 r  iCPU/regfile_inst/cs_mem_reg_i_29/O
                         net (fo=2, routed)           0.658    10.159    iCPU/regfile_inst/cs_mem_reg_i_29_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.283 f  iCPU/regfile_inst/cs_mem_reg_i_13/O
                         net (fo=2, routed)           0.681    10.963    iCPU/regfile_inst/cs_mem_reg_i_13_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.087 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    11.664    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    12.562 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    14.761    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.911 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    16.359    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    16.685 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    17.889    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.013 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    19.362    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    19.486 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.884    22.369    iCPU/regfile_inst/rd_data[26]
    SLICE_X111Y93        FDRE                                         r  iCPU/regfile_inst/x27_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.686    97.136    iCPU/regfile_inst/clk0
    SLICE_X111Y93        FDRE                                         r  iCPU/regfile_inst/x27_reg[26]/C
                         clock pessimism              0.497    97.633    
                         clock uncertainty           -0.105    97.528    
    SLICE_X111Y93        FDRE (Setup_fdre_C_D)       -0.067    97.461    iCPU/regfile_inst/x27_reg[26]
  -------------------------------------------------------------------
                         required time                         97.461    
                         arrival time                         -22.369    
  -------------------------------------------------------------------
                         slack                                 75.092    

Slack (MET) :             75.229ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x11_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.631ns  (logic 3.767ns (15.294%)  route 20.864ns (84.706%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iCPU/regfile_inst/clk0
    SLICE_X98Y74         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  iCPU/regfile_inst/x14_reg[3]/Q
                         net (fo=2, routed)           0.984    -0.900    iCPU/regfile_inst/x14_reg_n_1_[3]
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    -0.776 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    -0.776    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X98Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.562 f  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.824     0.262    iCPU/regfile_inst/iMEM_i_399_n_1
    SLICE_X98Y77         LUT6 (Prop_lut6_I5_O)        0.297     0.559 f  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=18, routed)          0.795     1.353    iCPU/regfile_inst/write_data[3]
    SLICE_X94Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.477 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=90, routed)          2.698     4.175    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.299 f  iCPU/regfile_inst/x1[26]_i_15/O
                         net (fo=4, routed)           1.697     5.996    iCPU/regfile_inst/x1[26]_i_15_n_1
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.120 r  iCPU/regfile_inst/x1[25]_i_10/O
                         net (fo=2, routed)           0.999     7.119    iCPU/regfile_inst/x1[25]_i_10_n_1
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.243 f  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=1, routed)           0.870     8.113    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.237 f  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=5, routed)           1.140     9.377    iCPU/regfile_inst/pc_next_reg[24]_i_6_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.501 r  iCPU/regfile_inst/cs_mem_reg_i_29/O
                         net (fo=2, routed)           0.658    10.159    iCPU/regfile_inst/cs_mem_reg_i_29_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.283 f  iCPU/regfile_inst/cs_mem_reg_i_13/O
                         net (fo=2, routed)           0.681    10.963    iCPU/regfile_inst/cs_mem_reg_i_13_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.087 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    11.664    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    12.562 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    14.761    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.911 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    16.359    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    16.685 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    17.889    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.013 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    19.362    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    19.486 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.743    22.229    iCPU/regfile_inst/rd_data[26]
    SLICE_X107Y96        FDRE                                         r  iCPU/regfile_inst/x11_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X107Y96        FDRE                                         r  iCPU/regfile_inst/x11_reg[26]/C
                         clock pessimism              0.497    97.630    
                         clock uncertainty           -0.105    97.525    
    SLICE_X107Y96        FDRE (Setup_fdre_C_D)       -0.067    97.458    iCPU/regfile_inst/x11_reg[26]
  -------------------------------------------------------------------
                         required time                         97.458    
                         arrival time                         -22.229    
  -------------------------------------------------------------------
                         slack                                 75.229    

Slack (MET) :             75.237ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.632ns  (logic 3.767ns (15.293%)  route 20.865ns (84.707%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iCPU/regfile_inst/clk0
    SLICE_X98Y74         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  iCPU/regfile_inst/x14_reg[3]/Q
                         net (fo=2, routed)           0.984    -0.900    iCPU/regfile_inst/x14_reg_n_1_[3]
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    -0.776 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    -0.776    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X98Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.562 f  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.824     0.262    iCPU/regfile_inst/iMEM_i_399_n_1
    SLICE_X98Y77         LUT6 (Prop_lut6_I5_O)        0.297     0.559 f  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=18, routed)          0.795     1.353    iCPU/regfile_inst/write_data[3]
    SLICE_X94Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.477 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=90, routed)          2.698     4.175    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.299 f  iCPU/regfile_inst/x1[26]_i_15/O
                         net (fo=4, routed)           1.697     5.996    iCPU/regfile_inst/x1[26]_i_15_n_1
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.120 r  iCPU/regfile_inst/x1[25]_i_10/O
                         net (fo=2, routed)           0.999     7.119    iCPU/regfile_inst/x1[25]_i_10_n_1
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.243 f  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=1, routed)           0.870     8.113    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.237 f  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=5, routed)           1.140     9.377    iCPU/regfile_inst/pc_next_reg[24]_i_6_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.501 r  iCPU/regfile_inst/cs_mem_reg_i_29/O
                         net (fo=2, routed)           0.658    10.159    iCPU/regfile_inst/cs_mem_reg_i_29_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.283 f  iCPU/regfile_inst/cs_mem_reg_i_13/O
                         net (fo=2, routed)           0.681    10.963    iCPU/regfile_inst/cs_mem_reg_i_13_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.087 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    11.664    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    12.562 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    14.761    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.911 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    16.359    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    16.685 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    17.889    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.013 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    19.362    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    19.486 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.745    22.230    iCPU/regfile_inst/rd_data[26]
    SLICE_X109Y93        FDRE                                         r  iCPU/regfile_inst/x29_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X109Y93        FDRE                                         r  iCPU/regfile_inst/x29_reg[26]/C
                         clock pessimism              0.497    97.630    
                         clock uncertainty           -0.105    97.525    
    SLICE_X109Y93        FDRE (Setup_fdre_C_D)       -0.058    97.467    iCPU/regfile_inst/x29_reg[26]
  -------------------------------------------------------------------
                         required time                         97.467    
                         arrival time                         -22.230    
  -------------------------------------------------------------------
                         slack                                 75.237    

Slack (MET) :             75.266ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.602ns  (logic 3.767ns (15.312%)  route 20.835ns (84.688%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 97.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iCPU/regfile_inst/clk0
    SLICE_X98Y74         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  iCPU/regfile_inst/x14_reg[3]/Q
                         net (fo=2, routed)           0.984    -0.900    iCPU/regfile_inst/x14_reg_n_1_[3]
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    -0.776 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    -0.776    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X98Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.562 f  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.824     0.262    iCPU/regfile_inst/iMEM_i_399_n_1
    SLICE_X98Y77         LUT6 (Prop_lut6_I5_O)        0.297     0.559 f  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=18, routed)          0.795     1.353    iCPU/regfile_inst/write_data[3]
    SLICE_X94Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.477 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=90, routed)          2.698     4.175    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.299 f  iCPU/regfile_inst/x1[26]_i_15/O
                         net (fo=4, routed)           1.697     5.996    iCPU/regfile_inst/x1[26]_i_15_n_1
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.120 r  iCPU/regfile_inst/x1[25]_i_10/O
                         net (fo=2, routed)           0.999     7.119    iCPU/regfile_inst/x1[25]_i_10_n_1
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.243 f  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=1, routed)           0.870     8.113    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.237 f  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=5, routed)           1.140     9.377    iCPU/regfile_inst/pc_next_reg[24]_i_6_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.501 r  iCPU/regfile_inst/cs_mem_reg_i_29/O
                         net (fo=2, routed)           0.658    10.159    iCPU/regfile_inst/cs_mem_reg_i_29_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.283 f  iCPU/regfile_inst/cs_mem_reg_i_13/O
                         net (fo=2, routed)           0.681    10.963    iCPU/regfile_inst/cs_mem_reg_i_13_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.087 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    11.664    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    12.562 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    14.761    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.911 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    16.359    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    16.685 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    17.889    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.013 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    19.362    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    19.486 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.714    22.200    iCPU/regfile_inst/rd_data[26]
    SLICE_X109Y92        FDRE                                         r  iCPU/regfile_inst/x19_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.682    97.132    iCPU/regfile_inst/clk0
    SLICE_X109Y92        FDRE                                         r  iCPU/regfile_inst/x19_reg[26]/C
                         clock pessimism              0.497    97.629    
                         clock uncertainty           -0.105    97.524    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)       -0.058    97.466    iCPU/regfile_inst/x19_reg[26]
  -------------------------------------------------------------------
                         required time                         97.466    
                         arrival time                         -22.200    
  -------------------------------------------------------------------
                         slack                                 75.266    

Slack (MET) :             75.397ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.469ns  (logic 3.767ns (15.395%)  route 20.702ns (84.605%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iCPU/regfile_inst/clk0
    SLICE_X98Y74         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  iCPU/regfile_inst/x14_reg[3]/Q
                         net (fo=2, routed)           0.984    -0.900    iCPU/regfile_inst/x14_reg_n_1_[3]
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    -0.776 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    -0.776    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X98Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.562 f  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.824     0.262    iCPU/regfile_inst/iMEM_i_399_n_1
    SLICE_X98Y77         LUT6 (Prop_lut6_I5_O)        0.297     0.559 f  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=18, routed)          0.795     1.353    iCPU/regfile_inst/write_data[3]
    SLICE_X94Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.477 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=90, routed)          2.698     4.175    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.299 f  iCPU/regfile_inst/x1[26]_i_15/O
                         net (fo=4, routed)           1.697     5.996    iCPU/regfile_inst/x1[26]_i_15_n_1
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.120 r  iCPU/regfile_inst/x1[25]_i_10/O
                         net (fo=2, routed)           0.999     7.119    iCPU/regfile_inst/x1[25]_i_10_n_1
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.243 f  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=1, routed)           0.870     8.113    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.237 f  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=5, routed)           1.140     9.377    iCPU/regfile_inst/pc_next_reg[24]_i_6_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.501 r  iCPU/regfile_inst/cs_mem_reg_i_29/O
                         net (fo=2, routed)           0.658    10.159    iCPU/regfile_inst/cs_mem_reg_i_29_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.283 f  iCPU/regfile_inst/cs_mem_reg_i_13/O
                         net (fo=2, routed)           0.681    10.963    iCPU/regfile_inst/cs_mem_reg_i_13_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.087 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    11.664    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    12.562 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    14.761    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.911 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    16.359    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    16.685 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    17.889    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.013 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    19.362    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    19.486 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.582    22.067    iCPU/regfile_inst/rd_data[26]
    SLICE_X107Y94        FDRE                                         r  iCPU/regfile_inst/x6_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X107Y94        FDRE                                         r  iCPU/regfile_inst/x6_reg[26]/C
                         clock pessimism              0.497    97.630    
                         clock uncertainty           -0.105    97.525    
    SLICE_X107Y94        FDRE (Setup_fdre_C_D)       -0.061    97.464    iCPU/regfile_inst/x6_reg[26]
  -------------------------------------------------------------------
                         required time                         97.464    
                         arrival time                         -22.067    
  -------------------------------------------------------------------
                         slack                                 75.397    

Slack (MET) :             75.424ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.436ns  (logic 3.767ns (15.416%)  route 20.669ns (84.584%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iCPU/regfile_inst/clk0
    SLICE_X98Y74         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  iCPU/regfile_inst/x14_reg[3]/Q
                         net (fo=2, routed)           0.984    -0.900    iCPU/regfile_inst/x14_reg_n_1_[3]
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    -0.776 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    -0.776    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X98Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.562 f  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.824     0.262    iCPU/regfile_inst/iMEM_i_399_n_1
    SLICE_X98Y77         LUT6 (Prop_lut6_I5_O)        0.297     0.559 f  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=18, routed)          0.795     1.353    iCPU/regfile_inst/write_data[3]
    SLICE_X94Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.477 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=90, routed)          2.698     4.175    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.299 f  iCPU/regfile_inst/x1[26]_i_15/O
                         net (fo=4, routed)           1.697     5.996    iCPU/regfile_inst/x1[26]_i_15_n_1
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.120 r  iCPU/regfile_inst/x1[25]_i_10/O
                         net (fo=2, routed)           0.999     7.119    iCPU/regfile_inst/x1[25]_i_10_n_1
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.243 f  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=1, routed)           0.870     8.113    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.237 f  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=5, routed)           1.140     9.377    iCPU/regfile_inst/pc_next_reg[24]_i_6_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.501 r  iCPU/regfile_inst/cs_mem_reg_i_29/O
                         net (fo=2, routed)           0.658    10.159    iCPU/regfile_inst/cs_mem_reg_i_29_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.283 f  iCPU/regfile_inst/cs_mem_reg_i_13/O
                         net (fo=2, routed)           0.681    10.963    iCPU/regfile_inst/cs_mem_reg_i_13_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.087 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    11.664    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    12.562 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    14.761    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.911 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    16.359    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    16.685 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    17.889    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.013 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    19.362    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    19.486 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.548    22.034    iCPU/regfile_inst/rd_data[26]
    SLICE_X106Y96        FDRE                                         r  iCPU/regfile_inst/x10_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X106Y96        FDRE                                         r  iCPU/regfile_inst/x10_reg[26]/C
                         clock pessimism              0.497    97.630    
                         clock uncertainty           -0.105    97.525    
    SLICE_X106Y96        FDRE (Setup_fdre_C_D)       -0.067    97.458    iCPU/regfile_inst/x10_reg[26]
  -------------------------------------------------------------------
                         required time                         97.458    
                         arrival time                         -22.034    
  -------------------------------------------------------------------
                         slack                                 75.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.998%)  route 0.109ns (37.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.608    -0.842    iUART/urx/clk0
    SLICE_X103Y95        FDCE                                         r  iUART/urx/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y95        FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  iUART/urx/FSM_onehot_state_reg[9]/Q
                         net (fo=1, routed)           0.109    -0.592    iUART/urx/FSM_onehot_state_reg_n_1_[9]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.045    -0.547 r  iUART/urx/FSM_onehot_state[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.547    iUART/urx/FSM_onehot_state[10]_i_1_n_1
    SLICE_X105Y94        FDCE                                         r  iUART/urx/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.879    -1.267    iUART/urx/clk0
    SLICE_X105Y94        FDCE                                         r  iUART/urx/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.462    -0.805    
    SLICE_X105Y94        FDCE (Hold_fdce_C_D)         0.091    -0.714    iUART/urx/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.597    -0.853    iUART/utx/clk0
    SLICE_X95Y71         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.712 r  iUART/utx/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.112    -0.600    iUART/utx/FSM_onehot_state_reg_n_1_[1]
    SLICE_X95Y72         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.864    -1.282    iUART/utx/clk0
    SLICE_X95Y72         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.442    -0.840    
    SLICE_X95Y72         FDCE (Hold_fdce_C_D)         0.070    -0.770    iUART/utx/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 iGPIO/button_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.600    -0.850    iGPIO/clk0
    SLICE_X96Y81         FDRE                                         r  iGPIO/button_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.686 r  iGPIO/button_reg_reg/Q
                         net (fo=1, routed)           0.112    -0.574    iGPIO/button_reg
    SLICE_X96Y80         LUT6 (Prop_lut6_I4_O)        0.045    -0.529 r  iGPIO/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.529    iGPIO/DataOut[0]_i_1_n_1
    SLICE_X96Y80         FDRE                                         r  iGPIO/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.867    -1.279    iGPIO/clk0
    SLICE_X96Y80         FDRE                                         r  iGPIO/DataOut_reg[0]/C
                         clock pessimism              0.442    -0.837    
    SLICE_X96Y80         FDRE (Hold_fdre_C_D)         0.120    -0.717    iGPIO/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.594    -0.856    iUART/utx/clk0
    SLICE_X94Y74         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.692 r  iUART/utx/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.093    -0.599    iUART/utx/FSM_onehot_state_reg_n_1_[10]
    SLICE_X95Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.554 r  iUART/utx/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.554    iUART/utx/FSM_onehot_state[0]_i_1__0_n_1
    SLICE_X95Y74         FDPE                                         r  iUART/utx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.861    -1.285    iUART/utx/clk0
    SLICE_X95Y74         FDPE                                         r  iUART/utx/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.442    -0.843    
    SLICE_X95Y74         FDPE (Hold_fdpe_C_D)         0.091    -0.752    iUART/utx/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.813%)  route 0.074ns (33.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.594    -0.856    iUART/utx/clk0
    SLICE_X94Y74         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDCE (Prop_fdce_C_Q)         0.148    -0.708 r  iUART/utx/FSM_onehot_state_reg[9]/Q
                         net (fo=2, routed)           0.074    -0.635    iUART/utx/FSM_onehot_state_reg_n_1_[9]
    SLICE_X94Y74         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.861    -1.285    iUART/utx/clk0
    SLICE_X94Y74         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.429    -0.856    
    SLICE_X94Y74         FDCE (Hold_fdce_C_D)         0.022    -0.834    iUART/utx/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.834    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.595    -0.855    iUART/utx/clk0
    SLICE_X94Y73         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  iUART/utx/FSM_onehot_state_reg[5]/Q
                         net (fo=2, routed)           0.123    -0.568    iUART/utx/FSM_onehot_state_reg_n_1_[5]
    SLICE_X94Y74         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.861    -1.285    iUART/utx/clk0
    SLICE_X94Y74         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.442    -0.843    
    SLICE_X94Y74         FDCE (Hold_fdce_C_D)         0.052    -0.791    iUART/utx/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.594    -0.856    iUART/utx/clk0
    SLICE_X94Y74         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDCE (Prop_fdce_C_Q)         0.164    -0.692 r  iUART/utx/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.121    -0.571    iUART/utx/FSM_onehot_state_reg_n_1_[8]
    SLICE_X94Y74         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.861    -1.285    iUART/utx/clk0
    SLICE_X94Y74         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.429    -0.856    
    SLICE_X94Y74         FDCE (Hold_fdce_C_D)         0.060    -0.796    iUART/utx/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.608    -0.842    iUART/urx/clk0
    SLICE_X105Y94        FDCE                                         r  iUART/urx/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  iUART/urx/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.147    -0.554    iUART/urx/FSM_onehot_state_reg_n_1_[10]
    SLICE_X105Y94        LUT4 (Prop_lut4_I3_O)        0.045    -0.509 r  iUART/urx/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.509    iUART/urx/FSM_onehot_state[0]_i_1_n_1
    SLICE_X105Y94        FDPE                                         r  iUART/urx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.879    -1.267    iUART/urx/clk0
    SLICE_X105Y94        FDPE                                         r  iUART/urx/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.425    -0.842    
    SLICE_X105Y94        FDPE (Hold_fdpe_C_D)         0.092    -0.750    iUART/urx/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.608    -0.842    iUART/urx/clk0
    SLICE_X105Y93        FDCE                                         r  iUART/urx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  iUART/urx/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.168    -0.533    iUART/urx/FSM_onehot_state_reg_n_1_[1]
    SLICE_X105Y93        LUT3 (Prop_lut3_I0_O)        0.042    -0.491 r  iUART/urx/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.491    iUART/urx/FSM_onehot_state[2]_i_1_n_1
    SLICE_X105Y93        FDCE                                         r  iUART/urx/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.879    -1.267    iUART/urx/clk0
    SLICE_X105Y93        FDCE                                         r  iUART/urx/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.425    -0.842    
    SLICE_X105Y93        FDCE (Hold_fdce_C_D)         0.107    -0.735    iUART/urx/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.437%)  route 0.209ns (52.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.608    -0.842    iUART/urx/clk0
    SLICE_X105Y94        FDPE                                         r  iUART/urx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDPE (Prop_fdpe_C_Q)         0.141    -0.701 f  iUART/urx/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.209    -0.492    iUART/urx/FSM_onehot_state_reg_n_1_[0]
    SLICE_X104Y94        LUT3 (Prop_lut3_I2_O)        0.048    -0.444 r  iUART/urx/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.444    iUART/urx/count[5]
    SLICE_X104Y94        FDCE                                         r  iUART/urx/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.879    -1.267    iUART/urx/clk0
    SLICE_X104Y94        FDCE                                         r  iUART/urx/count_reg[5]/C
                         clock pessimism              0.438    -0.829    
    SLICE_X104Y94        FDCE (Hold_fdce_C_D)         0.131    -0.698    iUART/urx/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   iPLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X93Y80     iCPU/pc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y81     iCPU/pc_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y81     iCPU/pc_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y81     iCPU/pc_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y82     iCPU/pc_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y82     iCPU/pc_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y82     iCPU/pc_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X91Y82     iCPU/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X93Y80     iCPU/pc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X93Y80     iCPU/pc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y81     iCPU/pc_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y81     iCPU/pc_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y81     iCPU/pc_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y81     iCPU/pc_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y81     iCPU/pc_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y81     iCPU/pc_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y82     iCPU/pc_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y82     iCPU/pc_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X93Y80     iCPU/pc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X93Y80     iCPU/pc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y81     iCPU/pc_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y81     iCPU/pc_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y81     iCPU/pc_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y81     iCPU/pc_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y81     iCPU/pc_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y81     iCPU/pc_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y82     iCPU/pc_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X91Y82     iCPU/pc_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk180_clk_wiz_0
Waveform(ns):       { 50.000 100.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y15     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y16     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   iPLL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_clk_wiz_0
Waveform(ns):       { 25.000 75.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y15     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y16     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   iPLL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   iPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.527ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.082ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x5_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        10.284ns  (logic 2.826ns (27.478%)  route 7.458ns (72.522%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 97.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.805    47.638    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.092 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=10, routed)          1.720    51.812    iDec/doutb[4]
    SLICE_X93Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.936 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    53.141    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    54.613    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    54.737 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          3.186    57.923    iCPU/regfile_inst/rd_data[26]
    SLICE_X106Y92        FDRE                                         r  iCPU/regfile_inst/x5_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.682    97.132    iCPU/regfile_inst/clk0
    SLICE_X106Y92        FDRE                                         r  iCPU/regfile_inst/x5_reg[26]/C
                         clock pessimism              0.178    97.311    
                         clock uncertainty           -0.225    97.086    
    SLICE_X106Y92        FDRE (Setup_fdre_C_D)       -0.081    97.005    iCPU/regfile_inst/x5_reg[26]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                         -57.923    
  -------------------------------------------------------------------
                         slack                                 39.082    

Slack (MET) :             39.112ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x15_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        10.273ns  (logic 2.826ns (27.510%)  route 7.447ns (72.490%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 97.136 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.805    47.638    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.092 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=10, routed)          1.720    51.812    iDec/doutb[4]
    SLICE_X93Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.936 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    53.141    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    54.613    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    54.737 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          3.174    57.911    iCPU/regfile_inst/rd_data[26]
    SLICE_X111Y95        FDRE                                         r  iCPU/regfile_inst/x15_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.686    97.136    iCPU/regfile_inst/clk0
    SLICE_X111Y95        FDRE                                         r  iCPU/regfile_inst/x15_reg[26]/C
                         clock pessimism              0.178    97.315    
                         clock uncertainty           -0.225    97.090    
    SLICE_X111Y95        FDRE (Setup_fdre_C_D)       -0.067    97.023    iCPU/regfile_inst/x15_reg[26]
  -------------------------------------------------------------------
                         required time                         97.023    
                         arrival time                         -57.911    
  -------------------------------------------------------------------
                         slack                                 39.112    

Slack (MET) :             39.245ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        10.138ns  (logic 2.826ns (27.875%)  route 7.312ns (72.125%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.135 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.805    47.638    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.092 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=10, routed)          1.720    51.812    iDec/doutb[4]
    SLICE_X93Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.936 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    53.141    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    54.613    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    54.737 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          3.039    57.777    iCPU/regfile_inst/rd_data[26]
    SLICE_X110Y92        FDRE                                         r  iCPU/regfile_inst/x21_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.685    97.135    iCPU/regfile_inst/clk0
    SLICE_X110Y92        FDRE                                         r  iCPU/regfile_inst/x21_reg[26]/C
                         clock pessimism              0.178    97.314    
                         clock uncertainty           -0.225    97.089    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)       -0.067    97.022    iCPU/regfile_inst/x21_reg[26]
  -------------------------------------------------------------------
                         required time                         97.022    
                         arrival time                         -57.777    
  -------------------------------------------------------------------
                         slack                                 39.245    

Slack (MET) :             39.359ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x9_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        10.031ns  (logic 2.826ns (28.172%)  route 7.205ns (71.828%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.805    47.638    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.092 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=10, routed)          1.720    51.812    iDec/doutb[4]
    SLICE_X93Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.936 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    53.141    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    54.613    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    54.737 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.932    57.670    iCPU/regfile_inst/rd_data[26]
    SLICE_X107Y95        FDRE                                         r  iCPU/regfile_inst/x9_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X107Y95        FDRE                                         r  iCPU/regfile_inst/x9_reg[26]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X107Y95        FDRE (Setup_fdre_C_D)       -0.058    97.029    iCPU/regfile_inst/x9_reg[26]
  -------------------------------------------------------------------
                         required time                         97.029    
                         arrival time                         -57.670    
  -------------------------------------------------------------------
                         slack                                 39.359    

Slack (MET) :             39.402ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        9.983ns  (logic 2.826ns (28.309%)  route 7.157ns (71.691%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 97.136 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.805    47.638    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.092 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=10, routed)          1.720    51.812    iDec/doutb[4]
    SLICE_X93Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.936 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    53.141    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    54.613    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    54.737 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.884    57.621    iCPU/regfile_inst/rd_data[26]
    SLICE_X111Y93        FDRE                                         r  iCPU/regfile_inst/x27_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.686    97.136    iCPU/regfile_inst/clk0
    SLICE_X111Y93        FDRE                                         r  iCPU/regfile_inst/x27_reg[26]/C
                         clock pessimism              0.178    97.315    
                         clock uncertainty           -0.225    97.090    
    SLICE_X111Y93        FDRE (Setup_fdre_C_D)       -0.067    97.023    iCPU/regfile_inst/x27_reg[26]
  -------------------------------------------------------------------
                         required time                         97.023    
                         arrival time                         -57.621    
  -------------------------------------------------------------------
                         slack                                 39.402    

Slack (MET) :             39.540ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x11_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        9.842ns  (logic 2.826ns (28.714%)  route 7.016ns (71.286%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.805    47.638    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.092 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=10, routed)          1.720    51.812    iDec/doutb[4]
    SLICE_X93Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.936 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    53.141    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    54.613    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    54.737 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.743    57.480    iCPU/regfile_inst/rd_data[26]
    SLICE_X107Y96        FDRE                                         r  iCPU/regfile_inst/x11_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X107Y96        FDRE                                         r  iCPU/regfile_inst/x11_reg[26]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X107Y96        FDRE (Setup_fdre_C_D)       -0.067    97.020    iCPU/regfile_inst/x11_reg[26]
  -------------------------------------------------------------------
                         required time                         97.020    
                         arrival time                         -57.480    
  -------------------------------------------------------------------
                         slack                                 39.540    

Slack (MET) :             39.547ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        9.844ns  (logic 2.826ns (28.709%)  route 7.018ns (71.291%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.805    47.638    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.092 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=10, routed)          1.720    51.812    iDec/doutb[4]
    SLICE_X93Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.936 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    53.141    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    54.613    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    54.737 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.745    57.482    iCPU/regfile_inst/rd_data[26]
    SLICE_X109Y93        FDRE                                         r  iCPU/regfile_inst/x29_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X109Y93        FDRE                                         r  iCPU/regfile_inst/x29_reg[26]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X109Y93        FDRE (Setup_fdre_C_D)       -0.058    97.029    iCPU/regfile_inst/x29_reg[26]
  -------------------------------------------------------------------
                         required time                         97.029    
                         arrival time                         -57.482    
  -------------------------------------------------------------------
                         slack                                 39.547    

Slack (MET) :             39.576ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        9.813ns  (logic 2.826ns (28.798%)  route 6.987ns (71.202%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 97.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.805    47.638    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.092 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=10, routed)          1.720    51.812    iDec/doutb[4]
    SLICE_X93Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.936 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    53.141    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    54.613    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    54.737 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.714    57.452    iCPU/regfile_inst/rd_data[26]
    SLICE_X109Y92        FDRE                                         r  iCPU/regfile_inst/x19_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.682    97.132    iCPU/regfile_inst/clk0
    SLICE_X109Y92        FDRE                                         r  iCPU/regfile_inst/x19_reg[26]/C
                         clock pessimism              0.178    97.311    
                         clock uncertainty           -0.225    97.086    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)       -0.058    97.028    iCPU/regfile_inst/x19_reg[26]
  -------------------------------------------------------------------
                         required time                         97.028    
                         arrival time                         -57.452    
  -------------------------------------------------------------------
                         slack                                 39.576    

Slack (MET) :             39.707ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        9.680ns  (logic 2.826ns (29.193%)  route 6.854ns (70.807%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.805    47.638    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.092 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=10, routed)          1.720    51.812    iDec/doutb[4]
    SLICE_X93Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.936 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    53.141    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    54.613    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    54.737 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.582    57.319    iCPU/regfile_inst/rd_data[26]
    SLICE_X107Y94        FDRE                                         r  iCPU/regfile_inst/x6_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X107Y94        FDRE                                         r  iCPU/regfile_inst/x6_reg[26]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X107Y94        FDRE (Setup_fdre_C_D)       -0.061    97.026    iCPU/regfile_inst/x6_reg[26]
  -------------------------------------------------------------------
                         required time                         97.026    
                         arrival time                         -57.319    
  -------------------------------------------------------------------
                         slack                                 39.707    

Slack (MET) :             39.734ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        9.647ns  (logic 2.826ns (29.294%)  route 6.821ns (70.706%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.362ns = ( 47.638 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.805    47.638    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.092 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=10, routed)          1.720    51.812    iDec/doutb[4]
    SLICE_X93Y83         LUT6 (Prop_lut6_I1_O)        0.124    51.936 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    53.141    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    54.613    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    54.737 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.548    57.286    iCPU/regfile_inst/rd_data[26]
    SLICE_X106Y96        FDRE                                         r  iCPU/regfile_inst/x10_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X106Y96        FDRE                                         r  iCPU/regfile_inst/x10_reg[26]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X106Y96        FDRE (Setup_fdre_C_D)       -0.067    97.020    iCPU/regfile_inst/x10_reg[26]
  -------------------------------------------------------------------
                         required time                         97.020    
                         arrival time                         -57.286    
  -------------------------------------------------------------------
                         slack                                 39.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.527ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.096ns  (logic 0.630ns (57.456%)  route 0.466ns (42.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.814ns = ( 49.186 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.636    49.186    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.771 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.235    50.007    iCPU/regfile_inst/doutb[2]
    SLICE_X90Y77         LUT6 (Prop_lut6_I1_O)        0.045    50.052 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.231    50.283    iCPU/regfile_inst/rd_data[6]
    SLICE_X90Y77         FDRE                                         r  iCPU/regfile_inst/x31_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.863    -1.283    iCPU/regfile_inst/clk0
    SLICE_X90Y77         FDRE                                         r  iCPU/regfile_inst/x31_reg[6]/C
                         clock pessimism              0.755    -0.528    
                         clock uncertainty            0.225    -0.303    
    SLICE_X90Y77         FDRE (Hold_fdre_C_D)         0.059    -0.244    iCPU/regfile_inst/x31_reg[6]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          50.283    
  -------------------------------------------------------------------
                         slack                                 50.527    

Slack (MET) :             50.587ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x24_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.144ns  (logic 0.630ns (55.084%)  route 0.514ns (44.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    -0.814ns = ( 49.186 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.636    49.186    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.771 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.235    50.007    iCPU/regfile_inst/doutb[2]
    SLICE_X90Y77         LUT6 (Prop_lut6_I1_O)        0.045    50.052 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.278    50.330    iCPU/regfile_inst/rd_data[6]
    SLICE_X84Y76         FDRE                                         r  iCPU/regfile_inst/x24_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.837    -1.309    iCPU/regfile_inst/clk0
    SLICE_X84Y76         FDRE                                         r  iCPU/regfile_inst/x24_reg[6]/C
                         clock pessimism              0.755    -0.554    
                         clock uncertainty            0.225    -0.329    
    SLICE_X84Y76         FDRE (Hold_fdre_C_D)         0.072    -0.257    iCPU/regfile_inst/x24_reg[6]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          50.330    
  -------------------------------------------------------------------
                         slack                                 50.587    

Slack (MET) :             50.588ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.167ns  (logic 0.630ns (53.995%)  route 0.537ns (46.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.814ns = ( 49.186 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.636    49.186    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.771 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.235    50.007    iCPU/regfile_inst/doutb[2]
    SLICE_X90Y77         LUT6 (Prop_lut6_I1_O)        0.045    50.052 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.301    50.353    iCPU/regfile_inst/rd_data[6]
    SLICE_X91Y75         FDRE                                         r  iCPU/regfile_inst/x3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.860    -1.286    iCPU/regfile_inst/clk0
    SLICE_X91Y75         FDRE                                         r  iCPU/regfile_inst/x3_reg[6]/C
                         clock pessimism              0.755    -0.531    
                         clock uncertainty            0.225    -0.306    
    SLICE_X91Y75         FDRE (Hold_fdre_C_D)         0.071    -0.235    iCPU/regfile_inst/x3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          50.353    
  -------------------------------------------------------------------
                         slack                                 50.588    

Slack (MET) :             50.592ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.146ns  (logic 0.630ns (54.963%)  route 0.516ns (45.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    -0.814ns = ( 49.186 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.636    49.186    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.771 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.235    50.007    iCPU/regfile_inst/doutb[2]
    SLICE_X90Y77         LUT6 (Prop_lut6_I1_O)        0.045    50.052 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.281    50.332    iCPU/regfile_inst/rd_data[6]
    SLICE_X88Y75         FDRE                                         r  iCPU/regfile_inst/x17_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.837    -1.309    iCPU/regfile_inst/clk0
    SLICE_X88Y75         FDRE                                         r  iCPU/regfile_inst/x17_reg[6]/C
                         clock pessimism              0.755    -0.554    
                         clock uncertainty            0.225    -0.329    
    SLICE_X88Y75         FDRE (Hold_fdre_C_D)         0.070    -0.259    iCPU/regfile_inst/x17_reg[6]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          50.332    
  -------------------------------------------------------------------
                         slack                                 50.592    

Slack (MET) :             50.617ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.198ns  (logic 0.630ns (52.594%)  route 0.568ns (47.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.814ns = ( 49.186 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.636    49.186    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    49.771 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=10, routed)          0.568    50.339    iCPU/regfile_inst/doutb[3]
    SLICE_X88Y80         LUT6 (Prop_lut6_I1_O)        0.045    50.384 r  iCPU/regfile_inst/x1[7]_i_1/O
                         net (fo=31, routed)          0.000    50.384    iCPU/regfile_inst/rd_data[7]
    SLICE_X88Y80         FDRE                                         r  iCPU/regfile_inst/x17_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.843    -1.303    iCPU/regfile_inst/clk0
    SLICE_X88Y80         FDRE                                         r  iCPU/regfile_inst/x17_reg[7]/C
                         clock pessimism              0.755    -0.548    
                         clock uncertainty            0.225    -0.323    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.091    -0.232    iCPU/regfile_inst/x17_reg[7]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          50.384    
  -------------------------------------------------------------------
                         slack                                 50.617    

Slack (MET) :             50.653ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x22_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.238ns  (logic 0.630ns (50.888%)  route 0.608ns (49.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.814ns = ( 49.186 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.636    49.186    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.771 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.329    50.100    iCPU/regfile_inst/doutb[0]
    SLICE_X90Y77         LUT6 (Prop_lut6_I1_O)        0.045    50.145 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.279    50.424    iCPU/regfile_inst/rd_data[4]
    SLICE_X99Y78         FDRE                                         r  iCPU/regfile_inst/x22_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.866    -1.280    iCPU/regfile_inst/clk0
    SLICE_X99Y78         FDRE                                         r  iCPU/regfile_inst/x22_reg[4]/C
                         clock pessimism              0.755    -0.525    
                         clock uncertainty            0.225    -0.300    
    SLICE_X99Y78         FDRE (Hold_fdre_C_D)         0.072    -0.228    iCPU/regfile_inst/x22_reg[4]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          50.424    
  -------------------------------------------------------------------
                         slack                                 50.653    

Slack (MET) :             50.656ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.206ns  (logic 0.630ns (52.218%)  route 0.576ns (47.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    -0.814ns = ( 49.186 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.636    49.186    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.771 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.235    50.007    iCPU/regfile_inst/doutb[2]
    SLICE_X90Y77         LUT6 (Prop_lut6_I1_O)        0.045    50.052 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.341    50.393    iCPU/regfile_inst/rd_data[6]
    SLICE_X89Y75         FDRE                                         r  iCPU/regfile_inst/x25_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.837    -1.309    iCPU/regfile_inst/clk0
    SLICE_X89Y75         FDRE                                         r  iCPU/regfile_inst/x25_reg[6]/C
                         clock pessimism              0.755    -0.554    
                         clock uncertainty            0.225    -0.329    
    SLICE_X89Y75         FDRE (Hold_fdre_C_D)         0.066    -0.263    iCPU/regfile_inst/x25_reg[6]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          50.393    
  -------------------------------------------------------------------
                         slack                                 50.656    

Slack (MET) :             50.683ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.219ns  (logic 0.630ns (51.690%)  route 0.589ns (48.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    -0.814ns = ( 49.186 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.636    49.186    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.771 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.235    50.007    iCPU/regfile_inst/doutb[2]
    SLICE_X90Y77         LUT6 (Prop_lut6_I1_O)        0.045    50.052 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.353    50.405    iCPU/regfile_inst/rd_data[6]
    SLICE_X86Y75         FDRE                                         r  iCPU/regfile_inst/x7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.837    -1.309    iCPU/regfile_inst/clk0
    SLICE_X86Y75         FDRE                                         r  iCPU/regfile_inst/x7_reg[6]/C
                         clock pessimism              0.755    -0.554    
                         clock uncertainty            0.225    -0.329    
    SLICE_X86Y75         FDRE (Hold_fdre_C_D)         0.052    -0.277    iCPU/regfile_inst/x7_reg[6]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          50.405    
  -------------------------------------------------------------------
                         slack                                 50.683    

Slack (MET) :             50.714ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.300ns  (logic 0.630ns (48.473%)  route 0.670ns (51.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.814ns = ( 49.186 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.636    49.186    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.585    49.771 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           0.278    50.050    iCPU/regfile_inst/doutb[1]
    SLICE_X93Y78         LUT6 (Prop_lut6_I1_O)        0.045    50.095 r  iCPU/regfile_inst/x1[5]_i_1/O
                         net (fo=31, routed)          0.391    50.486    iCPU/regfile_inst/rd_data[5]
    SLICE_X105Y79        FDRE                                         r  iCPU/regfile_inst/x6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.868    -1.278    iCPU/regfile_inst/clk0
    SLICE_X105Y79        FDRE                                         r  iCPU/regfile_inst/x6_reg[5]/C
                         clock pessimism              0.755    -0.523    
                         clock uncertainty            0.225    -0.298    
    SLICE_X105Y79        FDRE (Hold_fdre_C_D)         0.070    -0.228    iCPU/regfile_inst/x6_reg[5]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          50.486    
  -------------------------------------------------------------------
                         slack                                 50.714    

Slack (MET) :             50.721ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x15_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.287ns  (logic 0.630ns (48.939%)  route 0.657ns (51.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.814ns = ( 49.186 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.636    49.186    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.771 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.235    50.007    iCPU/regfile_inst/doutb[2]
    SLICE_X90Y77         LUT6 (Prop_lut6_I1_O)        0.045    50.052 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.422    50.474    iCPU/regfile_inst/rd_data[6]
    SLICE_X90Y75         FDRE                                         r  iCPU/regfile_inst/x15_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.860    -1.286    iCPU/regfile_inst/clk0
    SLICE_X90Y75         FDRE                                         r  iCPU/regfile_inst/x15_reg[6]/C
                         clock pessimism              0.755    -0.531    
                         clock uncertainty            0.225    -0.306    
    SLICE_X90Y75         FDRE (Hold_fdre_C_D)         0.059    -0.247    iCPU/regfile_inst/x15_reg[6]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          50.474    
  -------------------------------------------------------------------
                         slack                                 50.721    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       45.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.829ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x5_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.528ns  (logic 5.703ns (19.991%)  route 22.825ns (80.009%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 97.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.052    35.824    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT6 (Prop_lut6_I4_O)        0.124    35.948 r  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           1.008    36.956    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X100Y88        LUT6 (Prop_lut6_I5_O)        0.124    37.080 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=7, routed)           1.212    38.292    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X94Y87         LUT6 (Prop_lut6_I3_O)        0.124    38.416 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.052    39.468    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I4_O)        0.124    39.592 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    40.169    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    41.067 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    43.266    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    43.416 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    44.864    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    45.190 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    46.394    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    46.518 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    47.867    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    47.991 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          3.186    51.176    iCPU/regfile_inst/rd_data[26]
    SLICE_X106Y92        FDRE                                         r  iCPU/regfile_inst/x5_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.682    97.132    iCPU/regfile_inst/clk0
    SLICE_X106Y92        FDRE                                         r  iCPU/regfile_inst/x5_reg[26]/C
                         clock pessimism              0.178    97.311    
                         clock uncertainty           -0.225    97.086    
    SLICE_X106Y92        FDRE (Setup_fdre_C_D)       -0.081    97.005    iCPU/regfile_inst/x5_reg[26]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                         -51.176    
  -------------------------------------------------------------------
                         slack                                 45.829    

Slack (MET) :             45.858ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x15_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.516ns  (logic 5.703ns (19.999%)  route 22.813ns (80.001%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 97.136 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.052    35.824    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT6 (Prop_lut6_I4_O)        0.124    35.948 r  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           1.008    36.956    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X100Y88        LUT6 (Prop_lut6_I5_O)        0.124    37.080 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=7, routed)           1.212    38.292    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X94Y87         LUT6 (Prop_lut6_I3_O)        0.124    38.416 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.052    39.468    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I4_O)        0.124    39.592 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    40.169    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    41.067 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    43.266    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    43.416 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    44.864    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    45.190 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    46.394    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    46.518 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    47.867    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    47.991 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          3.174    51.164    iCPU/regfile_inst/rd_data[26]
    SLICE_X111Y95        FDRE                                         r  iCPU/regfile_inst/x15_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.686    97.136    iCPU/regfile_inst/clk0
    SLICE_X111Y95        FDRE                                         r  iCPU/regfile_inst/x15_reg[26]/C
                         clock pessimism              0.178    97.315    
                         clock uncertainty           -0.225    97.090    
    SLICE_X111Y95        FDRE (Setup_fdre_C_D)       -0.067    97.023    iCPU/regfile_inst/x15_reg[26]
  -------------------------------------------------------------------
                         required time                         97.023    
                         arrival time                         -51.164    
  -------------------------------------------------------------------
                         slack                                 45.858    

Slack (MET) :             45.992ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.381ns  (logic 5.703ns (20.094%)  route 22.678ns (79.906%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.135 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.052    35.824    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT6 (Prop_lut6_I4_O)        0.124    35.948 r  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           1.008    36.956    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X100Y88        LUT6 (Prop_lut6_I5_O)        0.124    37.080 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=7, routed)           1.212    38.292    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X94Y87         LUT6 (Prop_lut6_I3_O)        0.124    38.416 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.052    39.468    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I4_O)        0.124    39.592 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    40.169    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    41.067 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    43.266    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    43.416 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    44.864    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    45.190 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    46.394    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    46.518 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    47.867    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    47.991 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          3.039    51.030    iCPU/regfile_inst/rd_data[26]
    SLICE_X110Y92        FDRE                                         r  iCPU/regfile_inst/x21_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.685    97.135    iCPU/regfile_inst/clk0
    SLICE_X110Y92        FDRE                                         r  iCPU/regfile_inst/x21_reg[26]/C
                         clock pessimism              0.178    97.314    
                         clock uncertainty           -0.225    97.089    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)       -0.067    97.022    iCPU/regfile_inst/x21_reg[26]
  -------------------------------------------------------------------
                         required time                         97.022    
                         arrival time                         -51.030    
  -------------------------------------------------------------------
                         slack                                 45.992    

Slack (MET) :             46.106ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x9_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.274ns  (logic 5.703ns (20.170%)  route 22.571ns (79.830%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.052    35.824    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT6 (Prop_lut6_I4_O)        0.124    35.948 r  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           1.008    36.956    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X100Y88        LUT6 (Prop_lut6_I5_O)        0.124    37.080 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=7, routed)           1.212    38.292    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X94Y87         LUT6 (Prop_lut6_I3_O)        0.124    38.416 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.052    39.468    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I4_O)        0.124    39.592 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    40.169    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    41.067 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    43.266    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    43.416 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    44.864    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    45.190 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    46.394    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    46.518 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    47.867    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    47.991 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.932    50.923    iCPU/regfile_inst/rd_data[26]
    SLICE_X107Y95        FDRE                                         r  iCPU/regfile_inst/x9_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X107Y95        FDRE                                         r  iCPU/regfile_inst/x9_reg[26]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X107Y95        FDRE (Setup_fdre_C_D)       -0.058    97.029    iCPU/regfile_inst/x9_reg[26]
  -------------------------------------------------------------------
                         required time                         97.029    
                         arrival time                         -50.923    
  -------------------------------------------------------------------
                         slack                                 46.106    

Slack (MET) :             46.149ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.226ns  (logic 5.703ns (20.205%)  route 22.523ns (79.795%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 97.136 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.052    35.824    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT6 (Prop_lut6_I4_O)        0.124    35.948 r  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           1.008    36.956    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X100Y88        LUT6 (Prop_lut6_I5_O)        0.124    37.080 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=7, routed)           1.212    38.292    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X94Y87         LUT6 (Prop_lut6_I3_O)        0.124    38.416 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.052    39.468    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I4_O)        0.124    39.592 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    40.169    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    41.067 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    43.266    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    43.416 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    44.864    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    45.190 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    46.394    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    46.518 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    47.867    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    47.991 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.884    50.874    iCPU/regfile_inst/rd_data[26]
    SLICE_X111Y93        FDRE                                         r  iCPU/regfile_inst/x27_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.686    97.136    iCPU/regfile_inst/clk0
    SLICE_X111Y93        FDRE                                         r  iCPU/regfile_inst/x27_reg[26]/C
                         clock pessimism              0.178    97.315    
                         clock uncertainty           -0.225    97.090    
    SLICE_X111Y93        FDRE (Setup_fdre_C_D)       -0.067    97.023    iCPU/regfile_inst/x27_reg[26]
  -------------------------------------------------------------------
                         required time                         97.023    
                         arrival time                         -50.874    
  -------------------------------------------------------------------
                         slack                                 46.149    

Slack (MET) :             46.286ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x11_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.085ns  (logic 5.703ns (20.306%)  route 22.382ns (79.694%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.052    35.824    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT6 (Prop_lut6_I4_O)        0.124    35.948 r  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           1.008    36.956    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X100Y88        LUT6 (Prop_lut6_I5_O)        0.124    37.080 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=7, routed)           1.212    38.292    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X94Y87         LUT6 (Prop_lut6_I3_O)        0.124    38.416 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.052    39.468    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I4_O)        0.124    39.592 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    40.169    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    41.067 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    43.266    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    43.416 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    44.864    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    45.190 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    46.394    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    46.518 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    47.867    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    47.991 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.743    50.734    iCPU/regfile_inst/rd_data[26]
    SLICE_X107Y96        FDRE                                         r  iCPU/regfile_inst/x11_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X107Y96        FDRE                                         r  iCPU/regfile_inst/x11_reg[26]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X107Y96        FDRE (Setup_fdre_C_D)       -0.067    97.020    iCPU/regfile_inst/x11_reg[26]
  -------------------------------------------------------------------
                         required time                         97.020    
                         arrival time                         -50.734    
  -------------------------------------------------------------------
                         slack                                 46.286    

Slack (MET) :             46.294ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.087ns  (logic 5.703ns (20.305%)  route 22.384ns (79.695%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.052    35.824    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT6 (Prop_lut6_I4_O)        0.124    35.948 r  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           1.008    36.956    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X100Y88        LUT6 (Prop_lut6_I5_O)        0.124    37.080 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=7, routed)           1.212    38.292    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X94Y87         LUT6 (Prop_lut6_I3_O)        0.124    38.416 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.052    39.468    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I4_O)        0.124    39.592 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    40.169    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    41.067 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    43.266    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    43.416 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    44.864    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    45.190 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    46.394    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    46.518 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    47.867    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    47.991 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.745    50.735    iCPU/regfile_inst/rd_data[26]
    SLICE_X109Y93        FDRE                                         r  iCPU/regfile_inst/x29_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X109Y93        FDRE                                         r  iCPU/regfile_inst/x29_reg[26]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X109Y93        FDRE (Setup_fdre_C_D)       -0.058    97.029    iCPU/regfile_inst/x29_reg[26]
  -------------------------------------------------------------------
                         required time                         97.029    
                         arrival time                         -50.735    
  -------------------------------------------------------------------
                         slack                                 46.294    

Slack (MET) :             46.323ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        28.056ns  (logic 5.703ns (20.327%)  route 22.353ns (79.673%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 97.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.052    35.824    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT6 (Prop_lut6_I4_O)        0.124    35.948 r  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           1.008    36.956    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X100Y88        LUT6 (Prop_lut6_I5_O)        0.124    37.080 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=7, routed)           1.212    38.292    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X94Y87         LUT6 (Prop_lut6_I3_O)        0.124    38.416 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.052    39.468    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I4_O)        0.124    39.592 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    40.169    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    41.067 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    43.266    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    43.416 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    44.864    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    45.190 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    46.394    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    46.518 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    47.867    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    47.991 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.714    50.705    iCPU/regfile_inst/rd_data[26]
    SLICE_X109Y92        FDRE                                         r  iCPU/regfile_inst/x19_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.682    97.132    iCPU/regfile_inst/clk0
    SLICE_X109Y92        FDRE                                         r  iCPU/regfile_inst/x19_reg[26]/C
                         clock pessimism              0.178    97.311    
                         clock uncertainty           -0.225    97.086    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)       -0.058    97.028    iCPU/regfile_inst/x19_reg[26]
  -------------------------------------------------------------------
                         required time                         97.028    
                         arrival time                         -50.705    
  -------------------------------------------------------------------
                         slack                                 46.323    

Slack (MET) :             46.454ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.924ns  (logic 5.703ns (20.424%)  route 22.221ns (79.576%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.052    35.824    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT6 (Prop_lut6_I4_O)        0.124    35.948 r  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           1.008    36.956    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X100Y88        LUT6 (Prop_lut6_I5_O)        0.124    37.080 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=7, routed)           1.212    38.292    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X94Y87         LUT6 (Prop_lut6_I3_O)        0.124    38.416 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.052    39.468    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I4_O)        0.124    39.592 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    40.169    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    41.067 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    43.266    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    43.416 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    44.864    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    45.190 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    46.394    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    46.518 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    47.867    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    47.991 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.582    50.572    iCPU/regfile_inst/rd_data[26]
    SLICE_X107Y94        FDRE                                         r  iCPU/regfile_inst/x6_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X107Y94        FDRE                                         r  iCPU/regfile_inst/x6_reg[26]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X107Y94        FDRE (Setup_fdre_C_D)       -0.061    97.026    iCPU/regfile_inst/x6_reg[26]
  -------------------------------------------------------------------
                         required time                         97.026    
                         arrival time                         -50.572    
  -------------------------------------------------------------------
                         slack                                 46.454    

Slack (MET) :             46.481ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.890ns  (logic 5.703ns (20.448%)  route 22.187ns (79.552%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.133 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.052    35.824    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT6 (Prop_lut6_I4_O)        0.124    35.948 r  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           1.008    36.956    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X100Y88        LUT6 (Prop_lut6_I5_O)        0.124    37.080 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=7, routed)           1.212    38.292    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X94Y87         LUT6 (Prop_lut6_I3_O)        0.124    38.416 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.052    39.468    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I4_O)        0.124    39.592 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    40.169    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE (SetClr_ldce_CLR_Q)     0.898    41.067 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199    43.266    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150    43.416 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448    44.864    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326    45.190 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205    46.394    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124    46.518 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348    47.867    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124    47.991 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.548    50.539    iCPU/regfile_inst/rd_data[26]
    SLICE_X106Y96        FDRE                                         r  iCPU/regfile_inst/x10_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    97.133    iCPU/regfile_inst/clk0
    SLICE_X106Y96        FDRE                                         r  iCPU/regfile_inst/x10_reg[26]/C
                         clock pessimism              0.178    97.312    
                         clock uncertainty           -0.225    97.087    
    SLICE_X106Y96        FDRE (Setup_fdre_C_D)       -0.067    97.020    iCPU/regfile_inst/x10_reg[26]
  -------------------------------------------------------------------
                         required time                         97.020    
                         arrival time                         -50.539    
  -------------------------------------------------------------------
                         slack                                 46.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.462ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.064ns  (logic 0.675ns (63.446%)  route 0.389ns (36.554%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.812ns = ( 24.188 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.638    24.188    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585    24.773 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=34, routed)          0.325    25.098    iCPU/inst0/douta[2]
    SLICE_X93Y80         LUT5 (Prop_lut5_I1_O)        0.045    25.143 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.064    25.207    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X93Y80         LUT3 (Prop_lut3_I1_O)        0.045    25.252 r  iCPU/inst0/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    25.252    iCPU/inst0_n_5
    SLICE_X93Y80         FDCE                                         r  iCPU/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.866    -1.280    iCPU/clk0
    SLICE_X93Y80         FDCE                                         r  iCPU/pc_reg[0]/C
                         clock pessimism              0.755    -0.525    
                         clock uncertainty            0.225    -0.300    
    SLICE_X93Y80         FDCE (Hold_fdce_C_D)         0.091    -0.209    iCPU/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          25.252    
  -------------------------------------------------------------------
                         slack                                 25.462    

Slack (MET) :             25.607ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.166ns  (logic 0.630ns (54.037%)  route 0.536ns (45.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    24.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=36, routed)          0.351    25.130    iDec/douta[16]
    SLICE_X88Y84         LUT6 (Prop_lut6_I2_O)        0.045    25.175 r  iDec/x1[19]_i_1/O
                         net (fo=31, routed)          0.185    25.359    iCPU/regfile_inst/x31_reg[30]_0[2]
    SLICE_X89Y87         FDRE                                         r  iCPU/regfile_inst/x21_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.849    -1.297    iCPU/regfile_inst/clk0
    SLICE_X89Y87         FDRE                                         r  iCPU/regfile_inst/x21_reg[19]/C
                         clock pessimism              0.755    -0.542    
                         clock uncertainty            0.225    -0.317    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.070    -0.247    iCPU/regfile_inst/x21_reg[19]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          25.359    
  -------------------------------------------------------------------
                         slack                                 25.607    

Slack (MET) :             25.612ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.228ns  (logic 0.740ns (60.283%)  route 0.488ns (39.717%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.812ns = ( 24.188 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.638    24.188    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585    24.773 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=34, routed)          0.325    25.098    iCPU/inst0/douta[2]
    SLICE_X93Y80         LUT5 (Prop_lut5_I1_O)        0.045    25.143 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.162    25.306    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X91Y79         LUT3 (Prop_lut3_I2_O)        0.045    25.351 r  iCPU/inst0/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    25.351    iCPU/inst0/pc[1]_i_4_n_1
    SLICE_X91Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    25.416 r  iCPU/inst0/pc_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000    25.416    iCPU/inst0_n_8
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.865    -1.281    iCPU/clk0
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[2]/C
                         clock pessimism              0.755    -0.526    
                         clock uncertainty            0.225    -0.301    
    SLICE_X91Y79         FDCE (Hold_fdce_C_D)         0.105    -0.196    iCPU/pc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          25.416    
  -------------------------------------------------------------------
                         slack                                 25.612    

Slack (MET) :             25.618ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.234ns  (logic 0.745ns (60.395%)  route 0.489ns (39.604%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.812ns = ( 24.188 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.638    24.188    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585    24.773 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=34, routed)          0.325    25.098    iCPU/inst0/douta[2]
    SLICE_X93Y80         LUT5 (Prop_lut5_I1_O)        0.045    25.143 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.163    25.307    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X91Y79         LUT3 (Prop_lut3_I1_O)        0.045    25.352 r  iCPU/inst0/pc[1]_i_5/O
                         net (fo=1, routed)           0.000    25.352    iCPU/inst0/pc[1]_i_5_n_1
    SLICE_X91Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    25.422 r  iCPU/inst0/pc_reg[1]_i_1/O[0]
                         net (fo=1, routed)           0.000    25.422    iCPU/inst0_n_9
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.865    -1.281    iCPU/clk0
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[1]/C
                         clock pessimism              0.755    -0.526    
                         clock uncertainty            0.225    -0.301    
    SLICE_X91Y79         FDCE (Hold_fdce_C_D)         0.105    -0.196    iCPU/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          25.422    
  -------------------------------------------------------------------
                         slack                                 25.618    

Slack (MET) :             25.620ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.171ns  (logic 0.675ns (57.639%)  route 0.496ns (42.361%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.812ns = ( 24.188 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.638    24.188    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.585    24.773 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=37, routed)          0.324    25.098    iDec/douta[10]
    SLICE_X88Y80         LUT6 (Prop_lut6_I2_O)        0.045    25.143 r  iDec/x1[11]_i_2/O
                         net (fo=1, routed)           0.058    25.201    iCPU/regfile_inst/x31_reg[11]_0
    SLICE_X88Y80         LUT5 (Prop_lut5_I1_O)        0.045    25.246 r  iCPU/regfile_inst/x1[11]_i_1/O
                         net (fo=31, routed)          0.114    25.359    iCPU/regfile_inst/rd_data[11]
    SLICE_X86Y80         FDRE                                         r  iCPU/regfile_inst/x28_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.843    -1.303    iCPU/regfile_inst/clk0
    SLICE_X86Y80         FDRE                                         r  iCPU/regfile_inst/x28_reg[11]/C
                         clock pessimism              0.755    -0.548    
                         clock uncertainty            0.225    -0.323    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.063    -0.260    iCPU/regfile_inst/x28_reg[11]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          25.359    
  -------------------------------------------------------------------
                         slack                                 25.620    

Slack (MET) :             25.657ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.219ns  (logic 0.630ns (51.678%)  route 0.589ns (48.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    24.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=36, routed)          0.351    25.130    iDec/douta[16]
    SLICE_X88Y84         LUT6 (Prop_lut6_I2_O)        0.045    25.175 r  iDec/x1[19]_i_1/O
                         net (fo=31, routed)          0.238    25.412    iCPU/regfile_inst/x31_reg[30]_0[2]
    SLICE_X88Y91         FDRE                                         r  iCPU/regfile_inst/x10_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.852    -1.294    iCPU/regfile_inst/clk0
    SLICE_X88Y91         FDRE                                         r  iCPU/regfile_inst/x10_reg[19]/C
                         clock pessimism              0.755    -0.539    
                         clock uncertainty            0.225    -0.314    
    SLICE_X88Y91         FDRE (Hold_fdre_C_D)         0.070    -0.244    iCPU/regfile_inst/x10_reg[19]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          25.412    
  -------------------------------------------------------------------
                         slack                                 25.657    

Slack (MET) :             25.658ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.202ns  (logic 0.630ns (52.403%)  route 0.572ns (47.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    24.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=36, routed)          0.351    25.130    iDec/douta[16]
    SLICE_X88Y84         LUT6 (Prop_lut6_I2_O)        0.045    25.175 r  iDec/x1[19]_i_1/O
                         net (fo=31, routed)          0.221    25.396    iCPU/regfile_inst/x31_reg[30]_0[2]
    SLICE_X86Y90         FDRE                                         r  iCPU/regfile_inst/x19_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.852    -1.294    iCPU/regfile_inst/clk0
    SLICE_X86Y90         FDRE                                         r  iCPU/regfile_inst/x19_reg[19]/C
                         clock pessimism              0.755    -0.539    
                         clock uncertainty            0.225    -0.314    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.052    -0.262    iCPU/regfile_inst/x19_reg[19]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          25.396    
  -------------------------------------------------------------------
                         slack                                 25.658    

Slack (MET) :             25.694ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.310ns  (logic 0.821ns (62.694%)  route 0.489ns (37.306%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.812ns = ( 24.188 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.638    24.188    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585    24.773 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=34, routed)          0.325    25.098    iCPU/inst0/douta[2]
    SLICE_X93Y80         LUT5 (Prop_lut5_I1_O)        0.045    25.143 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.163    25.307    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X91Y79         LUT3 (Prop_lut3_I1_O)        0.045    25.352 r  iCPU/inst0/pc[1]_i_5/O
                         net (fo=1, routed)           0.000    25.352    iCPU/inst0/pc[1]_i_5_n_1
    SLICE_X91Y79         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    25.498 r  iCPU/inst0/pc_reg[1]_i_1/O[2]
                         net (fo=1, routed)           0.000    25.498    iCPU/inst0_n_7
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.865    -1.281    iCPU/clk0
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[3]/C
                         clock pessimism              0.755    -0.526    
                         clock uncertainty            0.225    -0.301    
    SLICE_X91Y79         FDCE (Hold_fdce_C_D)         0.105    -0.196    iCPU/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          25.498    
  -------------------------------------------------------------------
                         slack                                 25.694    

Slack (MET) :             25.707ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x8_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.267ns  (logic 0.675ns (53.263%)  route 0.592ns (46.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.812ns = ( 24.188 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.638    24.188    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.585    24.773 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=37, routed)          0.324    25.098    iDec/douta[10]
    SLICE_X88Y80         LUT6 (Prop_lut6_I2_O)        0.045    25.143 r  iDec/x1[11]_i_2/O
                         net (fo=1, routed)           0.058    25.201    iCPU/regfile_inst/x31_reg[11]_0
    SLICE_X88Y80         LUT5 (Prop_lut5_I1_O)        0.045    25.246 r  iCPU/regfile_inst/x1[11]_i_1/O
                         net (fo=31, routed)          0.210    25.456    iCPU/regfile_inst/rd_data[11]
    SLICE_X84Y81         FDRE                                         r  iCPU/regfile_inst/x8_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.843    -1.303    iCPU/regfile_inst/clk0
    SLICE_X84Y81         FDRE                                         r  iCPU/regfile_inst/x8_reg[11]/C
                         clock pessimism              0.755    -0.548    
                         clock uncertainty            0.225    -0.323    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.072    -0.251    iCPU/regfile_inst/x8_reg[11]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          25.456    
  -------------------------------------------------------------------
                         slack                                 25.707    

Slack (MET) :             25.714ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.330ns  (logic 0.841ns (63.255%)  route 0.489ns (36.745%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.812ns = ( 24.188 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.638    24.188    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585    24.773 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=34, routed)          0.325    25.098    iCPU/inst0/douta[2]
    SLICE_X93Y80         LUT5 (Prop_lut5_I1_O)        0.045    25.143 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.163    25.307    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X91Y79         LUT3 (Prop_lut3_I1_O)        0.045    25.352 r  iCPU/inst0/pc[1]_i_5/O
                         net (fo=1, routed)           0.000    25.352    iCPU/inst0/pc[1]_i_5_n_1
    SLICE_X91Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166    25.518 r  iCPU/inst0/pc_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000    25.518    iCPU/inst0_n_6
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.865    -1.281    iCPU/clk0
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[4]/C
                         clock pessimism              0.755    -0.526    
                         clock uncertainty            0.225    -0.301    
    SLICE_X91Y79         FDCE (Hold_fdce_C_D)         0.105    -0.196    iCPU/pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          25.518    
  -------------------------------------------------------------------
                         slack                                 25.714    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.265ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x21_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.671ns  (logic 2.231ns (20.908%)  route 8.440ns (79.092%))
  Logic Levels:           9  (LUT3=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.460ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.707    -2.460    iCPU/regfile_inst/clk0
    SLICE_X85Y78         FDRE                                         r  iCPU/regfile_inst/x21_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.041 r  iCPU/regfile_inst/x21_reg[8]/Q
                         net (fo=2, routed)           1.342    -0.699    iCPU/regfile_inst/x21_reg_n_1_[8]
    SLICE_X88Y74         LUT6 (Prop_lut6_I3_O)        0.297    -0.402 r  iCPU/regfile_inst/iMEM_i_791/O
                         net (fo=1, routed)           0.000    -0.402    iCPU/regfile_inst/iMEM_i_791_n_1
    SLICE_X88Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.157 r  iCPU/regfile_inst/iMEM_i_726/O
                         net (fo=1, routed)           0.000    -0.157    iCPU/regfile_inst/iMEM_i_726_n_1
    SLICE_X88Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.053 r  iCPU/regfile_inst/iMEM_i_459/O
                         net (fo=1, routed)           0.681     0.629    iCPU/regfile_inst/iMEM_i_459_n_1
    SLICE_X91Y76         LUT6 (Prop_lut6_I0_O)        0.316     0.945 r  iCPU/regfile_inst/iMEM_i_191/O
                         net (fo=10, routed)          1.597     2.541    iCPU/regfile_inst/iMEM_i_191_n_1
    SLICE_X105Y84        LUT3 (Prop_lut3_I0_O)        0.152     2.693 f  iCPU/regfile_inst/iMEM_i_493/O
                         net (fo=3, routed)           1.194     3.887    iCPU/regfile_inst/iMEM_i_493_n_1
    SLICE_X107Y84        LUT3 (Prop_lut3_I0_O)        0.326     4.213 f  iCPU/regfile_inst/iMEM_i_237/O
                         net (fo=2, routed)           0.420     4.633    iCPU/regfile_inst/iMEM_i_237_n_1
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.124     4.757 r  iCPU/regfile_inst/iMEM_i_255/O
                         net (fo=2, routed)           0.657     5.414    iCPU/regfile_inst/iMEM_i_255_n_1
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     5.538 f  iCPU/regfile_inst/iMEM_i_98/O
                         net (fo=1, routed)           0.343     5.881    iCPU/regfile_inst/iMEM_i_98_n_1
    SLICE_X107Y81        LUT6 (Prop_lut6_I5_O)        0.124     6.005 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=15, routed)          2.205     8.211    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                 38.265    

Slack (MET) :             38.517ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x21_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.413ns  (logic 2.231ns (21.425%)  route 8.182ns (78.575%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 47.083 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.460ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.707    -2.460    iCPU/regfile_inst/clk0
    SLICE_X85Y78         FDRE                                         r  iCPU/regfile_inst/x21_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.041 r  iCPU/regfile_inst/x21_reg[8]/Q
                         net (fo=2, routed)           1.342    -0.699    iCPU/regfile_inst/x21_reg_n_1_[8]
    SLICE_X88Y74         LUT6 (Prop_lut6_I3_O)        0.297    -0.402 r  iCPU/regfile_inst/iMEM_i_791/O
                         net (fo=1, routed)           0.000    -0.402    iCPU/regfile_inst/iMEM_i_791_n_1
    SLICE_X88Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.157 r  iCPU/regfile_inst/iMEM_i_726/O
                         net (fo=1, routed)           0.000    -0.157    iCPU/regfile_inst/iMEM_i_726_n_1
    SLICE_X88Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.053 r  iCPU/regfile_inst/iMEM_i_459/O
                         net (fo=1, routed)           0.681     0.629    iCPU/regfile_inst/iMEM_i_459_n_1
    SLICE_X91Y76         LUT6 (Prop_lut6_I0_O)        0.316     0.945 r  iCPU/regfile_inst/iMEM_i_191/O
                         net (fo=10, routed)          1.597     2.541    iCPU/regfile_inst/iMEM_i_191_n_1
    SLICE_X105Y84        LUT3 (Prop_lut3_I0_O)        0.152     2.693 f  iCPU/regfile_inst/iMEM_i_493/O
                         net (fo=3, routed)           1.194     3.887    iCPU/regfile_inst/iMEM_i_493_n_1
    SLICE_X107Y84        LUT3 (Prop_lut3_I0_O)        0.326     4.213 f  iCPU/regfile_inst/iMEM_i_237/O
                         net (fo=2, routed)           0.733     4.946    iCPU/regfile_inst/iMEM_i_237_n_1
    SLICE_X107Y82        LUT6 (Prop_lut6_I1_O)        0.124     5.070 f  iCPU/regfile_inst/iMEM_i_87/O
                         net (fo=2, routed)           0.591     5.661    iCPU/regfile_inst/iMEM_i_87_n_1
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     5.785 r  iCPU/regfile_inst/iMEM_i_92/O
                         net (fo=2, routed)           0.665     6.451    iCPU/regfile_inst/iMEM_i_92_n_1
    SLICE_X103Y80        LUT5 (Prop_lut5_I3_O)        0.124     6.575 r  iCPU/regfile_inst/iMEM_i_13/O
                         net (fo=11, routed)          1.379     7.953    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.632    47.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.261    
                         clock uncertainty           -0.225    47.036    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    46.470    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.470    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                 38.517    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x23_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.346ns  (logic 2.331ns (22.530%)  route 8.015ns (77.470%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 47.083 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.718    -2.449    iCPU/regfile_inst/clk0
    SLICE_X84Y88         FDRE                                         r  iCPU/regfile_inst/x23_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  iCPU/regfile_inst/x23_reg[20]/Q
                         net (fo=2, routed)           1.271    -0.722    iCPU/regfile_inst/x23_reg_n_1_[20]
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.124    -0.598 r  iCPU/regfile_inst/x1[21]_i_51/O
                         net (fo=1, routed)           0.000    -0.598    iCPU/regfile_inst/x1[21]_i_51_n_1
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.353 r  iCPU/regfile_inst/x1_reg[21]_i_38/O
                         net (fo=1, routed)           0.000    -0.353    iCPU/regfile_inst/x1_reg[21]_i_38_n_1
    SLICE_X81Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.249 r  iCPU/regfile_inst/x1_reg[21]_i_32/O
                         net (fo=1, routed)           0.987     0.738    iCPU/regfile_inst/x1_reg[21]_i_32_n_1
    SLICE_X89Y87         LUT6 (Prop_lut6_I0_O)        0.316     1.054 r  iCPU/regfile_inst/x1[21]_i_18/O
                         net (fo=10, routed)          1.686     2.740    iCPU/regfile_inst/x1[21]_i_18_n_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I1_O)        0.152     2.892 r  iCPU/regfile_inst/iMEM_i_700/O
                         net (fo=7, routed)           1.088     3.980    iCPU/regfile_inst/iMEM_i_700_n_1
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.360     4.340 f  iCPU/regfile_inst/iMEM_i_427/O
                         net (fo=2, routed)           0.584     4.924    iCPU/regfile_inst/iMEM_i_427_n_1
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.326     5.250 r  iCPU/regfile_inst/iMEM_i_164/O
                         net (fo=2, routed)           0.788     6.038    iCPU/regfile_inst/iMEM_i_164_n_1
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.162 f  iCPU/regfile_inst/iMEM_i_51/O
                         net (fo=1, routed)           0.753     6.915    iCPU/regfile_inst/iMEM_i_51_n_1
    SLICE_X96Y81         LUT6 (Prop_lut6_I3_O)        0.124     7.039 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=6, routed)           0.858     7.897    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.632    47.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.261    
                         clock uncertainty           -0.225    47.036    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.470    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.470    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.598ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x21_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.333ns  (logic 2.231ns (21.592%)  route 8.102ns (78.408%))
  Logic Levels:           9  (LUT3=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 47.083 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.460ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.707    -2.460    iCPU/regfile_inst/clk0
    SLICE_X85Y78         FDRE                                         r  iCPU/regfile_inst/x21_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.041 r  iCPU/regfile_inst/x21_reg[8]/Q
                         net (fo=2, routed)           1.342    -0.699    iCPU/regfile_inst/x21_reg_n_1_[8]
    SLICE_X88Y74         LUT6 (Prop_lut6_I3_O)        0.297    -0.402 r  iCPU/regfile_inst/iMEM_i_791/O
                         net (fo=1, routed)           0.000    -0.402    iCPU/regfile_inst/iMEM_i_791_n_1
    SLICE_X88Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.157 r  iCPU/regfile_inst/iMEM_i_726/O
                         net (fo=1, routed)           0.000    -0.157    iCPU/regfile_inst/iMEM_i_726_n_1
    SLICE_X88Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.053 r  iCPU/regfile_inst/iMEM_i_459/O
                         net (fo=1, routed)           0.681     0.629    iCPU/regfile_inst/iMEM_i_459_n_1
    SLICE_X91Y76         LUT6 (Prop_lut6_I0_O)        0.316     0.945 r  iCPU/regfile_inst/iMEM_i_191/O
                         net (fo=10, routed)          1.597     2.541    iCPU/regfile_inst/iMEM_i_191_n_1
    SLICE_X105Y84        LUT3 (Prop_lut3_I0_O)        0.152     2.693 f  iCPU/regfile_inst/iMEM_i_493/O
                         net (fo=3, routed)           1.194     3.887    iCPU/regfile_inst/iMEM_i_493_n_1
    SLICE_X107Y84        LUT3 (Prop_lut3_I0_O)        0.326     4.213 f  iCPU/regfile_inst/iMEM_i_237/O
                         net (fo=2, routed)           0.420     4.633    iCPU/regfile_inst/iMEM_i_237_n_1
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.124     4.757 r  iCPU/regfile_inst/iMEM_i_255/O
                         net (fo=2, routed)           0.657     5.414    iCPU/regfile_inst/iMEM_i_255_n_1
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     5.538 f  iCPU/regfile_inst/iMEM_i_98/O
                         net (fo=1, routed)           0.343     5.881    iCPU/regfile_inst/iMEM_i_98_n_1
    SLICE_X107Y81        LUT6 (Prop_lut6_I5_O)        0.124     6.005 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=15, routed)          1.867     7.873    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.632    47.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.261    
                         clock uncertainty           -0.225    47.036    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    46.470    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.470    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                 38.598    

Slack (MET) :             38.608ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x23_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.312ns  (logic 2.331ns (22.605%)  route 7.981ns (77.395%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 47.083 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.718    -2.449    iCPU/regfile_inst/clk0
    SLICE_X84Y88         FDRE                                         r  iCPU/regfile_inst/x23_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  iCPU/regfile_inst/x23_reg[20]/Q
                         net (fo=2, routed)           1.271    -0.722    iCPU/regfile_inst/x23_reg_n_1_[20]
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.124    -0.598 r  iCPU/regfile_inst/x1[21]_i_51/O
                         net (fo=1, routed)           0.000    -0.598    iCPU/regfile_inst/x1[21]_i_51_n_1
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.353 r  iCPU/regfile_inst/x1_reg[21]_i_38/O
                         net (fo=1, routed)           0.000    -0.353    iCPU/regfile_inst/x1_reg[21]_i_38_n_1
    SLICE_X81Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.249 r  iCPU/regfile_inst/x1_reg[21]_i_32/O
                         net (fo=1, routed)           0.987     0.738    iCPU/regfile_inst/x1_reg[21]_i_32_n_1
    SLICE_X89Y87         LUT6 (Prop_lut6_I0_O)        0.316     1.054 r  iCPU/regfile_inst/x1[21]_i_18/O
                         net (fo=10, routed)          1.686     2.740    iCPU/regfile_inst/x1[21]_i_18_n_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I1_O)        0.152     2.892 r  iCPU/regfile_inst/iMEM_i_700/O
                         net (fo=7, routed)           1.088     3.980    iCPU/regfile_inst/iMEM_i_700_n_1
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.360     4.340 f  iCPU/regfile_inst/iMEM_i_427/O
                         net (fo=2, routed)           0.587     4.927    iCPU/regfile_inst/iMEM_i_427_n_1
    SLICE_X105Y84        LUT6 (Prop_lut6_I3_O)        0.326     5.253 r  iCPU/regfile_inst/iMEM_i_193/O
                         net (fo=2, routed)           0.877     6.130    iCPU/regfile_inst/iMEM_i_193_n_1
    SLICE_X101Y82        LUT6 (Prop_lut6_I5_O)        0.124     6.254 f  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=1, routed)           0.296     6.550    iCPU/regfile_inst/iMEM_i_67_n_1
    SLICE_X99Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.674 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=7, routed)           1.189     7.863    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.632    47.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.261    
                         clock uncertainty           -0.225    47.036    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.470    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.470    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 38.608    

Slack (MET) :             38.621ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x23_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 2.331ns (22.624%)  route 7.972ns (77.376%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.718    -2.449    iCPU/regfile_inst/clk0
    SLICE_X84Y88         FDRE                                         r  iCPU/regfile_inst/x23_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  iCPU/regfile_inst/x23_reg[20]/Q
                         net (fo=2, routed)           1.271    -0.722    iCPU/regfile_inst/x23_reg_n_1_[20]
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.124    -0.598 r  iCPU/regfile_inst/x1[21]_i_51/O
                         net (fo=1, routed)           0.000    -0.598    iCPU/regfile_inst/x1[21]_i_51_n_1
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.353 r  iCPU/regfile_inst/x1_reg[21]_i_38/O
                         net (fo=1, routed)           0.000    -0.353    iCPU/regfile_inst/x1_reg[21]_i_38_n_1
    SLICE_X81Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.249 r  iCPU/regfile_inst/x1_reg[21]_i_32/O
                         net (fo=1, routed)           0.987     0.738    iCPU/regfile_inst/x1_reg[21]_i_32_n_1
    SLICE_X89Y87         LUT6 (Prop_lut6_I0_O)        0.316     1.054 r  iCPU/regfile_inst/x1[21]_i_18/O
                         net (fo=10, routed)          1.686     2.740    iCPU/regfile_inst/x1[21]_i_18_n_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I1_O)        0.152     2.892 r  iCPU/regfile_inst/iMEM_i_700/O
                         net (fo=7, routed)           1.088     3.980    iCPU/regfile_inst/iMEM_i_700_n_1
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.360     4.340 f  iCPU/regfile_inst/iMEM_i_427/O
                         net (fo=2, routed)           0.584     4.924    iCPU/regfile_inst/iMEM_i_427_n_1
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.326     5.250 r  iCPU/regfile_inst/iMEM_i_164/O
                         net (fo=2, routed)           0.788     6.038    iCPU/regfile_inst/iMEM_i_164_n_1
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.162 f  iCPU/regfile_inst/iMEM_i_51/O
                         net (fo=1, routed)           0.753     6.915    iCPU/regfile_inst/iMEM_i_51_n_1
    SLICE_X96Y81         LUT6 (Prop_lut6_I3_O)        0.124     7.039 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=6, routed)           0.815     7.854    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                 38.621    

Slack (MET) :             38.632ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x23_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.287ns  (logic 2.331ns (22.659%)  route 7.956ns (77.341%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 47.083 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.718    -2.449    iCPU/regfile_inst/clk0
    SLICE_X84Y88         FDRE                                         r  iCPU/regfile_inst/x23_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  iCPU/regfile_inst/x23_reg[20]/Q
                         net (fo=2, routed)           1.271    -0.722    iCPU/regfile_inst/x23_reg_n_1_[20]
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.124    -0.598 r  iCPU/regfile_inst/x1[21]_i_51/O
                         net (fo=1, routed)           0.000    -0.598    iCPU/regfile_inst/x1[21]_i_51_n_1
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.353 r  iCPU/regfile_inst/x1_reg[21]_i_38/O
                         net (fo=1, routed)           0.000    -0.353    iCPU/regfile_inst/x1_reg[21]_i_38_n_1
    SLICE_X81Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.249 r  iCPU/regfile_inst/x1_reg[21]_i_32/O
                         net (fo=1, routed)           0.987     0.738    iCPU/regfile_inst/x1_reg[21]_i_32_n_1
    SLICE_X89Y87         LUT6 (Prop_lut6_I0_O)        0.316     1.054 r  iCPU/regfile_inst/x1[21]_i_18/O
                         net (fo=10, routed)          1.686     2.740    iCPU/regfile_inst/x1[21]_i_18_n_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I1_O)        0.152     2.892 r  iCPU/regfile_inst/iMEM_i_700/O
                         net (fo=7, routed)           1.088     3.980    iCPU/regfile_inst/iMEM_i_700_n_1
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.360     4.340 f  iCPU/regfile_inst/iMEM_i_427/O
                         net (fo=2, routed)           0.587     4.927    iCPU/regfile_inst/iMEM_i_427_n_1
    SLICE_X105Y84        LUT6 (Prop_lut6_I3_O)        0.326     5.253 r  iCPU/regfile_inst/iMEM_i_193/O
                         net (fo=2, routed)           0.760     6.013    iCPU/regfile_inst/iMEM_i_193_n_1
    SLICE_X100Y82        LUT6 (Prop_lut6_I2_O)        0.124     6.137 r  iCPU/regfile_inst/iMEM_i_62/O
                         net (fo=1, routed)           0.295     6.432    iCPU/regfile_inst/iMEM_i_62_n_1
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     6.556 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=7, routed)           1.282     7.838    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.632    47.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.261    
                         clock uncertainty           -0.225    47.036    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.470    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.470    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 38.632    

Slack (MET) :             38.676ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x21_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.231ns (21.745%)  route 8.029ns (78.255%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.460ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.707    -2.460    iCPU/regfile_inst/clk0
    SLICE_X85Y78         FDRE                                         r  iCPU/regfile_inst/x21_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.041 r  iCPU/regfile_inst/x21_reg[8]/Q
                         net (fo=2, routed)           1.342    -0.699    iCPU/regfile_inst/x21_reg_n_1_[8]
    SLICE_X88Y74         LUT6 (Prop_lut6_I3_O)        0.297    -0.402 r  iCPU/regfile_inst/iMEM_i_791/O
                         net (fo=1, routed)           0.000    -0.402    iCPU/regfile_inst/iMEM_i_791_n_1
    SLICE_X88Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.157 r  iCPU/regfile_inst/iMEM_i_726/O
                         net (fo=1, routed)           0.000    -0.157    iCPU/regfile_inst/iMEM_i_726_n_1
    SLICE_X88Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.053 r  iCPU/regfile_inst/iMEM_i_459/O
                         net (fo=1, routed)           0.681     0.629    iCPU/regfile_inst/iMEM_i_459_n_1
    SLICE_X91Y76         LUT6 (Prop_lut6_I0_O)        0.316     0.945 r  iCPU/regfile_inst/iMEM_i_191/O
                         net (fo=10, routed)          1.597     2.541    iCPU/regfile_inst/iMEM_i_191_n_1
    SLICE_X105Y84        LUT3 (Prop_lut3_I0_O)        0.152     2.693 f  iCPU/regfile_inst/iMEM_i_493/O
                         net (fo=3, routed)           1.029     3.722    iCPU/regfile_inst/iMEM_i_493_n_1
    SLICE_X107Y84        LUT6 (Prop_lut6_I0_O)        0.326     4.048 f  iCPU/regfile_inst/iMEM_i_463/O
                         net (fo=3, routed)           0.913     4.962    iCPU/regfile_inst/iMEM_i_463_n_1
    SLICE_X107Y81        LUT5 (Prop_lut5_I4_O)        0.124     5.086 f  iCPU/regfile_inst/iMEM_i_219/O
                         net (fo=2, routed)           0.675     5.760    iCPU/regfile_inst/iMEM_i_219_n_1
    SLICE_X104Y80        LUT6 (Prop_lut6_I5_O)        0.124     5.884 f  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=1, routed)           0.432     6.316    iCPU/regfile_inst/iMEM_i_83_n_1
    SLICE_X104Y79        LUT6 (Prop_lut6_I5_O)        0.124     6.440 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=13, routed)          1.359     7.800    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                 38.676    

Slack (MET) :             38.860ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x21_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 2.231ns (22.143%)  route 7.844ns (77.857%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.460ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.707    -2.460    iCPU/regfile_inst/clk0
    SLICE_X85Y78         FDRE                                         r  iCPU/regfile_inst/x21_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.041 r  iCPU/regfile_inst/x21_reg[8]/Q
                         net (fo=2, routed)           1.342    -0.699    iCPU/regfile_inst/x21_reg_n_1_[8]
    SLICE_X88Y74         LUT6 (Prop_lut6_I3_O)        0.297    -0.402 r  iCPU/regfile_inst/iMEM_i_791/O
                         net (fo=1, routed)           0.000    -0.402    iCPU/regfile_inst/iMEM_i_791_n_1
    SLICE_X88Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.157 r  iCPU/regfile_inst/iMEM_i_726/O
                         net (fo=1, routed)           0.000    -0.157    iCPU/regfile_inst/iMEM_i_726_n_1
    SLICE_X88Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.053 r  iCPU/regfile_inst/iMEM_i_459/O
                         net (fo=1, routed)           0.681     0.629    iCPU/regfile_inst/iMEM_i_459_n_1
    SLICE_X91Y76         LUT6 (Prop_lut6_I0_O)        0.316     0.945 r  iCPU/regfile_inst/iMEM_i_191/O
                         net (fo=10, routed)          1.597     2.541    iCPU/regfile_inst/iMEM_i_191_n_1
    SLICE_X105Y84        LUT3 (Prop_lut3_I0_O)        0.152     2.693 f  iCPU/regfile_inst/iMEM_i_493/O
                         net (fo=3, routed)           1.194     3.887    iCPU/regfile_inst/iMEM_i_493_n_1
    SLICE_X107Y84        LUT3 (Prop_lut3_I0_O)        0.326     4.213 f  iCPU/regfile_inst/iMEM_i_237/O
                         net (fo=2, routed)           0.733     4.946    iCPU/regfile_inst/iMEM_i_237_n_1
    SLICE_X107Y82        LUT6 (Prop_lut6_I1_O)        0.124     5.070 f  iCPU/regfile_inst/iMEM_i_87/O
                         net (fo=2, routed)           0.591     5.661    iCPU/regfile_inst/iMEM_i_87_n_1
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     5.785 r  iCPU/regfile_inst/iMEM_i_92/O
                         net (fo=2, routed)           0.665     6.451    iCPU/regfile_inst/iMEM_i_92_n_1
    SLICE_X103Y80        LUT5 (Prop_lut5_I3_O)        0.124     6.575 r  iCPU/regfile_inst/iMEM_i_13/O
                         net (fo=11, routed)          1.041     7.615    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                 38.860    

Slack (MET) :             38.975ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x23_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.949ns  (logic 2.331ns (23.429%)  route 7.618ns (76.571%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.718    -2.449    iCPU/regfile_inst/clk0
    SLICE_X84Y88         FDRE                                         r  iCPU/regfile_inst/x23_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  iCPU/regfile_inst/x23_reg[20]/Q
                         net (fo=2, routed)           1.271    -0.722    iCPU/regfile_inst/x23_reg_n_1_[20]
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.124    -0.598 r  iCPU/regfile_inst/x1[21]_i_51/O
                         net (fo=1, routed)           0.000    -0.598    iCPU/regfile_inst/x1[21]_i_51_n_1
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.353 r  iCPU/regfile_inst/x1_reg[21]_i_38/O
                         net (fo=1, routed)           0.000    -0.353    iCPU/regfile_inst/x1_reg[21]_i_38_n_1
    SLICE_X81Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.249 r  iCPU/regfile_inst/x1_reg[21]_i_32/O
                         net (fo=1, routed)           0.987     0.738    iCPU/regfile_inst/x1_reg[21]_i_32_n_1
    SLICE_X89Y87         LUT6 (Prop_lut6_I0_O)        0.316     1.054 r  iCPU/regfile_inst/x1[21]_i_18/O
                         net (fo=10, routed)          1.686     2.740    iCPU/regfile_inst/x1[21]_i_18_n_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I1_O)        0.152     2.892 r  iCPU/regfile_inst/iMEM_i_700/O
                         net (fo=7, routed)           1.088     3.980    iCPU/regfile_inst/iMEM_i_700_n_1
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.360     4.340 f  iCPU/regfile_inst/iMEM_i_427/O
                         net (fo=2, routed)           0.587     4.927    iCPU/regfile_inst/iMEM_i_427_n_1
    SLICE_X105Y84        LUT6 (Prop_lut6_I3_O)        0.326     5.253 r  iCPU/regfile_inst/iMEM_i_193/O
                         net (fo=2, routed)           0.760     6.013    iCPU/regfile_inst/iMEM_i_193_n_1
    SLICE_X100Y82        LUT6 (Prop_lut6_I2_O)        0.124     6.137 r  iCPU/regfile_inst/iMEM_i_62/O
                         net (fo=1, routed)           0.295     6.432    iCPU/regfile_inst/iMEM_i_62_n_1
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124     6.556 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=7, routed)           0.944     7.500    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 38.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.970ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x17_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.883ns  (logic 0.356ns (40.312%)  route 0.527ns (59.688%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 99.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.570    99.120    iCPU/regfile_inst/clk0
    SLICE_X88Y75         FDRE                                         r  iCPU/regfile_inst/x17_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.141    99.261 r  iCPU/regfile_inst/x17_reg[6]/Q
                         net (fo=2, routed)           0.114    99.375    iCPU/regfile_inst/x17_reg_n_1_[6]
    SLICE_X86Y76         LUT6 (Prop_lut6_I3_O)        0.045    99.420 r  iCPU/regfile_inst/iMEM_i_374/O
                         net (fo=1, routed)           0.000    99.420    iCPU/regfile_inst/iMEM_i_374_n_1
    SLICE_X86Y76         MUXF7 (Prop_muxf7_I0_O)      0.062    99.482 r  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=1, routed)           0.141    99.623    iCPU/regfile_inst/iMEM_i_137_n_1
    SLICE_X86Y76         LUT6 (Prop_lut6_I1_O)        0.108    99.731 r  iCPU/regfile_inst/iMEM_i_40/O
                         net (fo=10, routed)          0.271   100.003    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[6]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         100.003    
  -------------------------------------------------------------------
                         slack                                 49.970    

Slack (MET) :             49.995ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x20_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.881ns  (logic 0.359ns (40.733%)  route 0.522ns (59.267%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 99.147 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.597    99.147    iCPU/regfile_inst/clk0
    SLICE_X97Y78         FDRE                                         r  iCPU/regfile_inst/x20_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78         FDRE (Prop_fdre_C_Q)         0.141    99.288 r  iCPU/regfile_inst/x20_reg[12]/Q
                         net (fo=2, routed)           0.138    99.426    iCPU/regfile_inst/x20_reg_n_1_[12]
    SLICE_X95Y78         LUT6 (Prop_lut6_I5_O)        0.045    99.471 r  iCPU/regfile_inst/iMEM_i_657/O
                         net (fo=1, routed)           0.000    99.471    iCPU/regfile_inst/iMEM_i_657_n_1
    SLICE_X95Y78         MUXF7 (Prop_muxf7_I1_O)      0.065    99.536 r  iCPU/regfile_inst/iMEM_i_332/O
                         net (fo=1, routed)           0.114    99.650    iCPU/regfile_inst/iMEM_i_332_n_1
    SLICE_X95Y76         LUT6 (Prop_lut6_I0_O)        0.108    99.758 r  iCPU/regfile_inst/iMEM_i_118/O
                         net (fo=3, routed)           0.270   100.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[12]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         100.028    
  -------------------------------------------------------------------
                         slack                                 49.995    

Slack (MET) :             50.019ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x10_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.927ns  (logic 0.356ns (38.386%)  route 0.571ns (61.614%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.575    99.125    iCPU/regfile_inst/clk0
    SLICE_X85Y80         FDRE                                         r  iCPU/regfile_inst/x10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.141    99.266 r  iCPU/regfile_inst/x10_reg[7]/Q
                         net (fo=2, routed)           0.136    99.402    iCPU/regfile_inst/x10_reg_n_1_[7]
    SLICE_X83Y80         LUT6 (Prop_lut6_I1_O)        0.045    99.447 r  iCPU/regfile_inst/iMEM_i_368/O
                         net (fo=1, routed)           0.000    99.447    iCPU/regfile_inst/iMEM_i_368_n_1
    SLICE_X83Y80         MUXF7 (Prop_muxf7_I0_O)      0.062    99.509 r  iCPU/regfile_inst/iMEM_i_134/O
                         net (fo=2, routed)           0.099    99.608    iCPU/regfile_inst/iMEM_i_134_n_1
    SLICE_X85Y79         LUT6 (Prop_lut6_I3_O)        0.108    99.716 r  iCPU/regfile_inst/iMEM_i_39/O
                         net (fo=2, routed)           0.336   100.052    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[7]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         100.052    
  -------------------------------------------------------------------
                         slack                                 50.019    

Slack (MET) :             50.021ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.931ns  (logic 0.368ns (39.536%)  route 0.563ns (60.464%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 99.123 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.573    99.123    iCPU/regfile_inst/clk0
    SLICE_X87Y77         FDRE                                         r  iCPU/regfile_inst/x22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.141    99.264 r  iCPU/regfile_inst/x22_reg[0]/Q
                         net (fo=2, routed)           0.113    99.377    iCPU/regfile_inst/x22_reg_n_1_[0]
    SLICE_X88Y77         LUT6 (Prop_lut6_I1_O)        0.045    99.422 r  iCPU/regfile_inst/iMEM_i_411/O
                         net (fo=1, routed)           0.000    99.422    iCPU/regfile_inst/iMEM_i_411_n_1
    SLICE_X88Y77         MUXF7 (Prop_muxf7_I1_O)      0.074    99.496 r  iCPU/regfile_inst/iMEM_i_152/O
                         net (fo=2, routed)           0.098    99.594    iCPU/regfile_inst/iMEM_i_152_n_1
    SLICE_X87Y77         LUT6 (Prop_lut6_I1_O)        0.108    99.702 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=9, routed)           0.352   100.054    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[0]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         100.054    
  -------------------------------------------------------------------
                         slack                                 50.021    

Slack (MET) :             50.023ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x6_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.912ns  (logic 0.392ns (42.969%)  route 0.520ns (57.031%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 99.144 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.594    99.144    iCPU/regfile_inst/clk0
    SLICE_X90Y76         FDRE                                         r  iCPU/regfile_inst/x6_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.164    99.308 r  iCPU/regfile_inst/x6_reg[8]/Q
                         net (fo=2, routed)           0.125    99.433    iCPU/regfile_inst/x6_reg_n_1_[8]
    SLICE_X92Y76         LUT6 (Prop_lut6_I1_O)        0.045    99.478 r  iCPU/regfile_inst/iMEM_i_363/O
                         net (fo=1, routed)           0.000    99.478    iCPU/regfile_inst/iMEM_i_363_n_1
    SLICE_X92Y76         MUXF7 (Prop_muxf7_I1_O)      0.075    99.553 r  iCPU/regfile_inst/iMEM_i_131/O
                         net (fo=2, routed)           0.287    99.840    iCPU/regfile_inst/iMEM_i_131_n_1
    SLICE_X90Y76         LUT6 (Prop_lut6_I5_O)        0.108    99.948 r  iCPU/regfile_inst/iMEM_i_38/O
                         net (fo=1, routed)           0.108   100.056    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         100.056    
  -------------------------------------------------------------------
                         slack                                 50.023    

Slack (MET) :             50.030ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x14_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.937ns  (logic 0.358ns (38.216%)  route 0.579ns (61.784%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 99.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.582    99.132    iCPU/regfile_inst/clk0
    SLICE_X84Y90         FDRE                                         r  iCPU/regfile_inst/x14_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_fdre_C_Q)         0.141    99.273 r  iCPU/regfile_inst/x14_reg[22]/Q
                         net (fo=2, routed)           0.128    99.401    iCPU/regfile_inst/x14_reg_n_1_[22]
    SLICE_X86Y89         LUT6 (Prop_lut6_I1_O)        0.045    99.446 r  iCPU/regfile_inst/iMEM_i_583/O
                         net (fo=1, routed)           0.000    99.446    iCPU/regfile_inst/iMEM_i_583_n_1
    SLICE_X86Y89         MUXF7 (Prop_muxf7_I1_O)      0.064    99.510 r  iCPU/regfile_inst/iMEM_i_295/O
                         net (fo=1, routed)           0.109    99.618    iCPU/regfile_inst/iMEM_i_295_n_1
    SLICE_X87Y88         LUT6 (Prop_lut6_I5_O)        0.108    99.726 r  iCPU/regfile_inst/iMEM_i_108/O
                         net (fo=4, routed)           0.342   100.069    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[6]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         100.069    
  -------------------------------------------------------------------
                         slack                                 50.030    

Slack (MET) :             50.040ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x7_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.925ns  (logic 0.359ns (38.812%)  route 0.566ns (61.188%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 99.154 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.604    99.154    iCPU/regfile_inst/clk0
    SLICE_X91Y89         FDRE                                         r  iCPU/regfile_inst/x7_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.141    99.295 r  iCPU/regfile_inst/x7_reg[28]/Q
                         net (fo=2, routed)           0.118    99.413    iCPU/regfile_inst/x7_reg_n_1_[28]
    SLICE_X91Y88         LUT6 (Prop_lut6_I0_O)        0.045    99.458 r  iCPU/regfile_inst/iMEM_i_533/O
                         net (fo=1, routed)           0.000    99.458    iCPU/regfile_inst/iMEM_i_533_n_1
    SLICE_X91Y88         MUXF7 (Prop_muxf7_I1_O)      0.065    99.523 r  iCPU/regfile_inst/iMEM_i_270/O
                         net (fo=1, routed)           0.114    99.637    iCPU/regfile_inst/iMEM_i_270_n_1
    SLICE_X93Y89         LUT6 (Prop_lut6_I3_O)        0.108    99.745 r  iCPU/regfile_inst/iMEM_i_102/O
                         net (fo=3, routed)           0.334   100.079    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[12]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         100.079    
  -------------------------------------------------------------------
                         slack                                 50.040    

Slack (MET) :             50.043ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x30_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.951ns  (logic 0.382ns (40.169%)  route 0.569ns (59.831%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 99.131 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.581    99.131    iCPU/regfile_inst/clk0
    SLICE_X86Y89         FDRE                                         r  iCPU/regfile_inst/x30_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.164    99.295 r  iCPU/regfile_inst/x30_reg[30]/Q
                         net (fo=2, routed)           0.063    99.358    iCPU/regfile_inst/x30_reg_n_1_[30]
    SLICE_X87Y89         LUT6 (Prop_lut6_I1_O)        0.045    99.403 r  iCPU/regfile_inst/iMEM_i_513/O
                         net (fo=1, routed)           0.000    99.403    iCPU/regfile_inst/iMEM_i_513_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I1_O)      0.065    99.468 r  iCPU/regfile_inst/iMEM_i_260/O
                         net (fo=1, routed)           0.247    99.715    iCPU/regfile_inst/iMEM_i_260_n_1
    SLICE_X90Y90         LUT6 (Prop_lut6_I0_O)        0.108    99.823 r  iCPU/regfile_inst/iMEM_i_100/O
                         net (fo=5, routed)           0.258   100.082    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[14]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         100.082    
  -------------------------------------------------------------------
                         slack                                 50.043    

Slack (MET) :             50.052ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x4_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.965ns  (logic 0.368ns (38.143%)  route 0.597ns (61.857%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 99.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.570    99.120    iCPU/regfile_inst/clk0
    SLICE_X84Y75         FDRE                                         r  iCPU/regfile_inst/x4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDRE (Prop_fdre_C_Q)         0.141    99.261 r  iCPU/regfile_inst/x4_reg[10]/Q
                         net (fo=2, routed)           0.175    99.436    iCPU/regfile_inst/x4_reg_n_1_[10]
    SLICE_X84Y75         LUT6 (Prop_lut6_I5_O)        0.045    99.481 r  iCPU/regfile_inst/iMEM_i_347/O
                         net (fo=1, routed)           0.000    99.481    iCPU/regfile_inst/iMEM_i_347_n_1
    SLICE_X84Y75         MUXF7 (Prop_muxf7_I1_O)      0.074    99.555 r  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=2, routed)           0.156    99.711    iCPU/regfile_inst/iMEM_i_123_n_1
    SLICE_X84Y76         LUT6 (Prop_lut6_I5_O)        0.108    99.819 r  iCPU/regfile_inst/iMEM_i_36/O
                         net (fo=1, routed)           0.266   100.085    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         100.085    
  -------------------------------------------------------------------
                         slack                                 50.052    

Slack (MET) :             50.054ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x9_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.960ns  (logic 0.356ns (37.069%)  route 0.604ns (62.931%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 99.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.577    99.127    iCPU/regfile_inst/clk0
    SLICE_X83Y82         FDRE                                         r  iCPU/regfile_inst/x9_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    99.268 r  iCPU/regfile_inst/x9_reg[11]/Q
                         net (fo=2, routed)           0.119    99.387    iCPU/regfile_inst/x9_reg_n_1_[11]
    SLICE_X83Y81         LUT6 (Prop_lut6_I3_O)        0.045    99.432 r  iCPU/regfile_inst/iMEM_i_668/O
                         net (fo=1, routed)           0.000    99.432    iCPU/regfile_inst/iMEM_i_668_n_1
    SLICE_X83Y81         MUXF7 (Prop_muxf7_I0_O)      0.062    99.494 r  iCPU/regfile_inst/iMEM_i_338/O
                         net (fo=1, routed)           0.139    99.634    iCPU/regfile_inst/iMEM_i_338_n_1
    SLICE_X83Y81         LUT6 (Prop_lut6_I3_O)        0.108    99.742 r  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=3, routed)           0.346   100.087    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         100.087    
  -------------------------------------------------------------------
                         slack                                 50.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       75.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.382ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.451ns  (logic 3.552ns (26.407%)  route 9.899ns (73.593%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 22.642 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.809    22.642    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.096 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=17, routed)          1.248    26.344    iCPU/regfile_inst/douta[1]
    SLICE_X93Y80         LUT2 (Prop_lut2_I1_O)        0.124    26.468 r  iCPU/regfile_inst/n_0_28_BUFG_inst_i_2/O
                         net (fo=13, routed)          0.604    27.072    iDec/b_true_reg_i_12
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    27.196 f  iDec/b_true_reg_i_46/O
                         net (fo=32, routed)          1.648    28.845    iCPU/regfile_inst/DataOut[3]_i_4_1
    SLICE_X91Y90         LUT6 (Prop_lut6_I5_O)        0.124    28.969 f  iCPU/regfile_inst/pc_next_reg[19]_i_10/O
                         net (fo=9, routed)           2.547    31.515    iCPU/regfile_inst/pc_next_reg[19]_i_10_n_1
    SLICE_X106Y86        LUT4 (Prop_lut4_I1_O)        0.152    31.667 f  iCPU/regfile_inst/iMEM_i_500/O
                         net (fo=1, routed)           0.981    32.649    iCPU/regfile_inst/iMEM_i_500_n_1
    SLICE_X106Y82        LUT4 (Prop_lut4_I0_O)        0.326    32.975 f  iCPU/regfile_inst/iMEM_i_250/O
                         net (fo=3, routed)           0.322    33.297    iCPU/regfile_inst/iMEM_i_250_n_1
    SLICE_X106Y81        LUT6 (Prop_lut6_I4_O)        0.124    33.421 f  iCPU/regfile_inst/iMEM_i_98/O
                         net (fo=1, routed)           0.343    33.764    iCPU/regfile_inst/iMEM_i_98_n_1
    SLICE_X107Y81        LUT6 (Prop_lut6_I5_O)        0.124    33.888 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=15, routed)          2.205    36.093    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                         -36.093    
  -------------------------------------------------------------------
                         slack                                 10.382    

Slack (MET) :             10.637ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.185ns  (logic 4.322ns (32.780%)  route 8.863ns (67.220%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 47.083 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=260, routed)         2.119    27.221    iCPU/regfile_inst/douta[16]
    SLICE_X81Y90         LUT6 (Prop_lut6_I2_O)        0.124    27.345 r  iCPU/regfile_inst/x1[21]_i_50/O
                         net (fo=1, routed)           0.000    27.345    iCPU/regfile_inst/x1[21]_i_50_n_1
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    27.583 r  iCPU/regfile_inst/x1_reg[21]_i_38/O
                         net (fo=1, routed)           0.000    27.583    iCPU/regfile_inst/x1_reg[21]_i_38_n_1
    SLICE_X81Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    27.687 r  iCPU/regfile_inst/x1_reg[21]_i_32/O
                         net (fo=1, routed)           0.987    28.674    iCPU/regfile_inst/x1_reg[21]_i_32_n_1
    SLICE_X89Y87         LUT6 (Prop_lut6_I0_O)        0.316    28.990 r  iCPU/regfile_inst/x1[21]_i_18/O
                         net (fo=10, routed)          1.686    30.676    iCPU/regfile_inst/x1[21]_i_18_n_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I1_O)        0.152    30.828 r  iCPU/regfile_inst/iMEM_i_700/O
                         net (fo=7, routed)           1.088    31.916    iCPU/regfile_inst/iMEM_i_700_n_1
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.360    32.276 f  iCPU/regfile_inst/iMEM_i_427/O
                         net (fo=2, routed)           0.584    32.860    iCPU/regfile_inst/iMEM_i_427_n_1
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.326    33.186 r  iCPU/regfile_inst/iMEM_i_164/O
                         net (fo=2, routed)           0.788    33.974    iCPU/regfile_inst/iMEM_i_164_n_1
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.124    34.098 f  iCPU/regfile_inst/iMEM_i_51/O
                         net (fo=1, routed)           0.753    34.852    iCPU/regfile_inst/iMEM_i_51_n_1
    SLICE_X96Y81         LUT6 (Prop_lut6_I3_O)        0.124    34.976 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=6, routed)           0.858    35.833    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.632    47.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.261    
                         clock uncertainty           -0.225    47.036    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.470    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.470    
                         arrival time                         -35.833    
  -------------------------------------------------------------------
                         slack                                 10.637    

Slack (MET) :             10.648ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.180ns  (logic 3.676ns (27.892%)  route 9.504ns (72.108%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 47.083 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 22.642 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.809    22.642    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.096 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=17, routed)          1.248    26.344    iCPU/regfile_inst/douta[1]
    SLICE_X93Y80         LUT2 (Prop_lut2_I1_O)        0.124    26.468 r  iCPU/regfile_inst/n_0_28_BUFG_inst_i_2/O
                         net (fo=13, routed)          0.604    27.072    iDec/b_true_reg_i_12
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    27.196 f  iDec/b_true_reg_i_46/O
                         net (fo=32, routed)          1.883    29.079    iCPU/regfile_inst/DataOut[3]_i_4_1
    SLICE_X94Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.203 f  iCPU/regfile_inst/x1[25]_i_13/O
                         net (fo=11, routed)          1.207    30.410    iCPU/regfile_inst/x1[25]_i_13_n_1
    SLICE_X105Y84        LUT3 (Prop_lut3_I1_O)        0.152    30.562 f  iCPU/regfile_inst/iMEM_i_493/O
                         net (fo=3, routed)           1.194    31.756    iCPU/regfile_inst/iMEM_i_493_n_1
    SLICE_X107Y84        LUT3 (Prop_lut3_I0_O)        0.326    32.082 f  iCPU/regfile_inst/iMEM_i_237/O
                         net (fo=2, routed)           0.733    32.815    iCPU/regfile_inst/iMEM_i_237_n_1
    SLICE_X107Y82        LUT6 (Prop_lut6_I1_O)        0.124    32.939 f  iCPU/regfile_inst/iMEM_i_87/O
                         net (fo=2, routed)           0.591    33.530    iCPU/regfile_inst/iMEM_i_87_n_1
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124    33.654 r  iCPU/regfile_inst/iMEM_i_92/O
                         net (fo=2, routed)           0.665    34.319    iCPU/regfile_inst/iMEM_i_92_n_1
    SLICE_X103Y80        LUT5 (Prop_lut5_I3_O)        0.124    34.443 r  iCPU/regfile_inst/iMEM_i_13/O
                         net (fo=11, routed)          1.379    35.822    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.632    47.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.261    
                         clock uncertainty           -0.225    47.036    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    46.470    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.470    
                         arrival time                         -35.822    
  -------------------------------------------------------------------
                         slack                                 10.648    

Slack (MET) :             10.672ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.150ns  (logic 4.322ns (32.866%)  route 8.828ns (67.134%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 47.083 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=260, routed)         2.119    27.221    iCPU/regfile_inst/douta[16]
    SLICE_X81Y90         LUT6 (Prop_lut6_I2_O)        0.124    27.345 r  iCPU/regfile_inst/x1[21]_i_50/O
                         net (fo=1, routed)           0.000    27.345    iCPU/regfile_inst/x1[21]_i_50_n_1
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    27.583 r  iCPU/regfile_inst/x1_reg[21]_i_38/O
                         net (fo=1, routed)           0.000    27.583    iCPU/regfile_inst/x1_reg[21]_i_38_n_1
    SLICE_X81Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    27.687 r  iCPU/regfile_inst/x1_reg[21]_i_32/O
                         net (fo=1, routed)           0.987    28.674    iCPU/regfile_inst/x1_reg[21]_i_32_n_1
    SLICE_X89Y87         LUT6 (Prop_lut6_I0_O)        0.316    28.990 r  iCPU/regfile_inst/x1[21]_i_18/O
                         net (fo=10, routed)          1.686    30.676    iCPU/regfile_inst/x1[21]_i_18_n_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I1_O)        0.152    30.828 r  iCPU/regfile_inst/iMEM_i_700/O
                         net (fo=7, routed)           1.088    31.916    iCPU/regfile_inst/iMEM_i_700_n_1
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.360    32.276 f  iCPU/regfile_inst/iMEM_i_427/O
                         net (fo=2, routed)           0.587    32.863    iCPU/regfile_inst/iMEM_i_427_n_1
    SLICE_X105Y84        LUT6 (Prop_lut6_I3_O)        0.326    33.189 r  iCPU/regfile_inst/iMEM_i_193/O
                         net (fo=2, routed)           0.877    34.066    iCPU/regfile_inst/iMEM_i_193_n_1
    SLICE_X101Y82        LUT6 (Prop_lut6_I5_O)        0.124    34.190 f  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=1, routed)           0.296    34.486    iCPU/regfile_inst/iMEM_i_67_n_1
    SLICE_X99Y81         LUT6 (Prop_lut6_I5_O)        0.124    34.610 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=7, routed)           1.189    35.799    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.632    47.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.261    
                         clock uncertainty           -0.225    47.036    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.470    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.470    
                         arrival time                         -35.799    
  -------------------------------------------------------------------
                         slack                                 10.672    

Slack (MET) :             10.685ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.142ns  (logic 4.322ns (32.888%)  route 8.820ns (67.113%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=260, routed)         2.119    27.221    iCPU/regfile_inst/douta[16]
    SLICE_X81Y90         LUT6 (Prop_lut6_I2_O)        0.124    27.345 r  iCPU/regfile_inst/x1[21]_i_50/O
                         net (fo=1, routed)           0.000    27.345    iCPU/regfile_inst/x1[21]_i_50_n_1
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    27.583 r  iCPU/regfile_inst/x1_reg[21]_i_38/O
                         net (fo=1, routed)           0.000    27.583    iCPU/regfile_inst/x1_reg[21]_i_38_n_1
    SLICE_X81Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    27.687 r  iCPU/regfile_inst/x1_reg[21]_i_32/O
                         net (fo=1, routed)           0.987    28.674    iCPU/regfile_inst/x1_reg[21]_i_32_n_1
    SLICE_X89Y87         LUT6 (Prop_lut6_I0_O)        0.316    28.990 r  iCPU/regfile_inst/x1[21]_i_18/O
                         net (fo=10, routed)          1.686    30.676    iCPU/regfile_inst/x1[21]_i_18_n_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I1_O)        0.152    30.828 r  iCPU/regfile_inst/iMEM_i_700/O
                         net (fo=7, routed)           1.088    31.916    iCPU/regfile_inst/iMEM_i_700_n_1
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.360    32.276 f  iCPU/regfile_inst/iMEM_i_427/O
                         net (fo=2, routed)           0.584    32.860    iCPU/regfile_inst/iMEM_i_427_n_1
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.326    33.186 r  iCPU/regfile_inst/iMEM_i_164/O
                         net (fo=2, routed)           0.788    33.974    iCPU/regfile_inst/iMEM_i_164_n_1
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.124    34.098 f  iCPU/regfile_inst/iMEM_i_51/O
                         net (fo=1, routed)           0.753    34.852    iCPU/regfile_inst/iMEM_i_51_n_1
    SLICE_X96Y81         LUT6 (Prop_lut6_I3_O)        0.124    34.976 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=6, routed)           0.815    35.790    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                         -35.790    
  -------------------------------------------------------------------
                         slack                                 10.685    

Slack (MET) :             10.696ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.126ns  (logic 4.322ns (32.927%)  route 8.804ns (67.073%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 47.083 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=260, routed)         2.119    27.221    iCPU/regfile_inst/douta[16]
    SLICE_X81Y90         LUT6 (Prop_lut6_I2_O)        0.124    27.345 r  iCPU/regfile_inst/x1[21]_i_50/O
                         net (fo=1, routed)           0.000    27.345    iCPU/regfile_inst/x1[21]_i_50_n_1
    SLICE_X81Y90         MUXF7 (Prop_muxf7_I0_O)      0.238    27.583 r  iCPU/regfile_inst/x1_reg[21]_i_38/O
                         net (fo=1, routed)           0.000    27.583    iCPU/regfile_inst/x1_reg[21]_i_38_n_1
    SLICE_X81Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    27.687 r  iCPU/regfile_inst/x1_reg[21]_i_32/O
                         net (fo=1, routed)           0.987    28.674    iCPU/regfile_inst/x1_reg[21]_i_32_n_1
    SLICE_X89Y87         LUT6 (Prop_lut6_I0_O)        0.316    28.990 r  iCPU/regfile_inst/x1[21]_i_18/O
                         net (fo=10, routed)          1.686    30.676    iCPU/regfile_inst/x1[21]_i_18_n_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I1_O)        0.152    30.828 r  iCPU/regfile_inst/iMEM_i_700/O
                         net (fo=7, routed)           1.088    31.916    iCPU/regfile_inst/iMEM_i_700_n_1
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.360    32.276 f  iCPU/regfile_inst/iMEM_i_427/O
                         net (fo=2, routed)           0.587    32.863    iCPU/regfile_inst/iMEM_i_427_n_1
    SLICE_X105Y84        LUT6 (Prop_lut6_I3_O)        0.326    33.189 r  iCPU/regfile_inst/iMEM_i_193/O
                         net (fo=2, routed)           0.760    33.949    iCPU/regfile_inst/iMEM_i_193_n_1
    SLICE_X100Y82        LUT6 (Prop_lut6_I2_O)        0.124    34.073 r  iCPU/regfile_inst/iMEM_i_62/O
                         net (fo=1, routed)           0.295    34.368    iCPU/regfile_inst/iMEM_i_62_n_1
    SLICE_X98Y82         LUT6 (Prop_lut6_I4_O)        0.124    34.492 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=7, routed)           1.282    35.774    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.632    47.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.261    
                         clock uncertainty           -0.225    47.036    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.470    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.470    
                         arrival time                         -35.774    
  -------------------------------------------------------------------
                         slack                                 10.696    

Slack (MET) :             10.715ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.113ns  (logic 3.552ns (27.088%)  route 9.561ns (72.912%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 47.083 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 22.642 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.809    22.642    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.096 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=17, routed)          1.248    26.344    iCPU/regfile_inst/douta[1]
    SLICE_X93Y80         LUT2 (Prop_lut2_I1_O)        0.124    26.468 r  iCPU/regfile_inst/n_0_28_BUFG_inst_i_2/O
                         net (fo=13, routed)          0.604    27.072    iDec/b_true_reg_i_12
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    27.196 f  iDec/b_true_reg_i_46/O
                         net (fo=32, routed)          1.648    28.845    iCPU/regfile_inst/DataOut[3]_i_4_1
    SLICE_X91Y90         LUT6 (Prop_lut6_I5_O)        0.124    28.969 f  iCPU/regfile_inst/pc_next_reg[19]_i_10/O
                         net (fo=9, routed)           2.547    31.515    iCPU/regfile_inst/pc_next_reg[19]_i_10_n_1
    SLICE_X106Y86        LUT4 (Prop_lut4_I1_O)        0.152    31.667 f  iCPU/regfile_inst/iMEM_i_500/O
                         net (fo=1, routed)           0.981    32.649    iCPU/regfile_inst/iMEM_i_500_n_1
    SLICE_X106Y82        LUT4 (Prop_lut4_I0_O)        0.326    32.975 f  iCPU/regfile_inst/iMEM_i_250/O
                         net (fo=3, routed)           0.322    33.297    iCPU/regfile_inst/iMEM_i_250_n_1
    SLICE_X106Y81        LUT6 (Prop_lut6_I4_O)        0.124    33.421 f  iCPU/regfile_inst/iMEM_i_98/O
                         net (fo=1, routed)           0.343    33.764    iCPU/regfile_inst/iMEM_i_98_n_1
    SLICE_X107Y81        LUT6 (Prop_lut6_I5_O)        0.124    33.888 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=15, routed)          1.867    35.755    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.632    47.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.261    
                         clock uncertainty           -0.225    47.036    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    46.470    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.470    
                         arrival time                         -35.755    
  -------------------------------------------------------------------
                         slack                                 10.715    

Slack (MET) :             10.807ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.026ns  (logic 3.676ns (28.220%)  route 9.350ns (71.779%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 22.642 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.809    22.642    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.096 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=17, routed)          1.248    26.344    iCPU/regfile_inst/douta[1]
    SLICE_X93Y80         LUT2 (Prop_lut2_I1_O)        0.124    26.468 r  iCPU/regfile_inst/n_0_28_BUFG_inst_i_2/O
                         net (fo=13, routed)          0.604    27.072    iDec/b_true_reg_i_12
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    27.196 f  iDec/b_true_reg_i_46/O
                         net (fo=32, routed)          1.883    29.079    iCPU/regfile_inst/DataOut[3]_i_4_1
    SLICE_X94Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.203 f  iCPU/regfile_inst/x1[25]_i_13/O
                         net (fo=11, routed)          1.207    30.410    iCPU/regfile_inst/x1[25]_i_13_n_1
    SLICE_X105Y84        LUT3 (Prop_lut3_I1_O)        0.152    30.562 f  iCPU/regfile_inst/iMEM_i_493/O
                         net (fo=3, routed)           1.029    31.591    iCPU/regfile_inst/iMEM_i_493_n_1
    SLICE_X107Y84        LUT6 (Prop_lut6_I0_O)        0.326    31.917 f  iCPU/regfile_inst/iMEM_i_463/O
                         net (fo=3, routed)           0.913    32.831    iCPU/regfile_inst/iMEM_i_463_n_1
    SLICE_X107Y81        LUT5 (Prop_lut5_I4_O)        0.124    32.955 f  iCPU/regfile_inst/iMEM_i_219/O
                         net (fo=2, routed)           0.675    33.629    iCPU/regfile_inst/iMEM_i_219_n_1
    SLICE_X104Y80        LUT6 (Prop_lut6_I5_O)        0.124    33.753 f  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=1, routed)           0.432    34.185    iCPU/regfile_inst/iMEM_i_83_n_1
    SLICE_X104Y79        LUT6 (Prop_lut6_I5_O)        0.124    34.309 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=13, routed)          1.359    35.668    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                         -35.668    
  -------------------------------------------------------------------
                         slack                                 10.807    

Slack (MET) :             10.836ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        12.992ns  (logic 3.446ns (26.524%)  route 9.546ns (73.476%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.917ns = ( 47.083 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 22.642 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.809    22.642    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.096 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=17, routed)          1.248    26.344    iCPU/regfile_inst/douta[1]
    SLICE_X93Y80         LUT2 (Prop_lut2_I1_O)        0.124    26.468 r  iCPU/regfile_inst/n_0_28_BUFG_inst_i_2/O
                         net (fo=13, routed)          0.604    27.072    iDec/b_true_reg_i_12
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    27.196 f  iDec/b_true_reg_i_46/O
                         net (fo=32, routed)          2.065    29.262    iCPU/regfile_inst/DataOut[3]_i_4_1
    SLICE_X108Y84        LUT6 (Prop_lut6_I5_O)        0.124    29.386 r  iCPU/regfile_inst/x1[21]_i_10/O
                         net (fo=9, routed)           1.007    30.393    iCPU/regfile_inst/x1[21]_i_10_n_1
    SLICE_X102Y83        LUT2 (Prop_lut2_I1_O)        0.124    30.517 f  iCPU/regfile_inst/iMEM_i_698/O
                         net (fo=6, routed)           1.210    31.726    iCPU/regfile_inst/iMEM_i_698_n_1
    SLICE_X106Y84        LUT6 (Prop_lut6_I1_O)        0.124    31.850 r  iCPU/regfile_inst/iMEM_i_461/O
                         net (fo=3, routed)           0.987    32.838    iCPU/regfile_inst/iMEM_i_461_n_1
    SLICE_X103Y83        LUT5 (Prop_lut5_I0_O)        0.124    32.962 r  iCPU/regfile_inst/iMEM_i_196/O
                         net (fo=2, routed)           0.748    33.710    iCPU/regfile_inst/iMEM_i_196_n_1
    SLICE_X101Y82        LUT5 (Prop_lut5_I4_O)        0.124    33.834 f  iCPU/regfile_inst/iMEM_i_71/O
                         net (fo=1, routed)           0.526    34.360    iCPU/regfile_inst/iMEM_i_71_n_1
    SLICE_X100Y82        LUT6 (Prop_lut6_I5_O)        0.124    34.484 r  iCPU/regfile_inst/iMEM_i_8/O
                         net (fo=7, routed)           1.151    35.634    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.632    47.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.261    
                         clock uncertainty           -0.225    47.036    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    46.470    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.470    
                         arrival time                         -35.634    
  -------------------------------------------------------------------
                         slack                                 10.836    

Slack (MET) :             10.991ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        12.842ns  (logic 3.676ns (28.626%)  route 9.166ns (71.374%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 22.642 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.809    22.642    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.096 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=17, routed)          1.248    26.344    iCPU/regfile_inst/douta[1]
    SLICE_X93Y80         LUT2 (Prop_lut2_I1_O)        0.124    26.468 r  iCPU/regfile_inst/n_0_28_BUFG_inst_i_2/O
                         net (fo=13, routed)          0.604    27.072    iDec/b_true_reg_i_12
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.124    27.196 f  iDec/b_true_reg_i_46/O
                         net (fo=32, routed)          1.883    29.079    iCPU/regfile_inst/DataOut[3]_i_4_1
    SLICE_X94Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.203 f  iCPU/regfile_inst/x1[25]_i_13/O
                         net (fo=11, routed)          1.207    30.410    iCPU/regfile_inst/x1[25]_i_13_n_1
    SLICE_X105Y84        LUT3 (Prop_lut3_I1_O)        0.152    30.562 f  iCPU/regfile_inst/iMEM_i_493/O
                         net (fo=3, routed)           1.194    31.756    iCPU/regfile_inst/iMEM_i_493_n_1
    SLICE_X107Y84        LUT3 (Prop_lut3_I0_O)        0.326    32.082 f  iCPU/regfile_inst/iMEM_i_237/O
                         net (fo=2, routed)           0.733    32.815    iCPU/regfile_inst/iMEM_i_237_n_1
    SLICE_X107Y82        LUT6 (Prop_lut6_I1_O)        0.124    32.939 f  iCPU/regfile_inst/iMEM_i_87/O
                         net (fo=2, routed)           0.591    33.530    iCPU/regfile_inst/iMEM_i_87_n_1
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124    33.654 r  iCPU/regfile_inst/iMEM_i_92/O
                         net (fo=2, routed)           0.665    34.319    iCPU/regfile_inst/iMEM_i_92_n_1
    SLICE_X103Y80        LUT5 (Prop_lut5_I3_O)        0.124    34.443 r  iCPU/regfile_inst/iMEM_i_13/O
                         net (fo=11, routed)          1.041    35.484    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                         -35.484    
  -------------------------------------------------------------------
                         slack                                 10.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.405ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.245ns  (logic 0.630ns (50.593%)  route 0.615ns (49.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 124.193 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643   124.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=42, routed)          0.507   125.285    iCPU/regfile_inst/douta[24]
    SLICE_X90Y76         LUT6 (Prop_lut6_I2_O)        0.045   125.330 r  iCPU/regfile_inst/iMEM_i_38/O
                         net (fo=1, routed)           0.108   125.438    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         125.439    
  -------------------------------------------------------------------
                         slack                                 75.405    

Slack (MET) :             75.547ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.185ns  (logic 0.630ns (53.179%)  route 0.555ns (46.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 124.188 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.638   124.188    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.585   124.773 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=36, routed)          0.319   125.092    inst[14]
    SLICE_X90Y78         LUT4 (Prop_lut4_I0_O)        0.045   125.137 r  iMEM_i_2/O
                         net (fo=1, routed)           0.235   125.373    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[1]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                      0.089    49.826    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.826    
                         arrival time                         125.373    
  -------------------------------------------------------------------
                         slack                                 75.547    

Slack (MET) :             75.626ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.466ns  (logic 0.630ns (42.973%)  route 0.836ns (57.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 124.193 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643   124.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=42, routed)          0.570   125.349    iCPU/regfile_inst/douta[24]
    SLICE_X84Y76         LUT6 (Prop_lut6_I2_O)        0.045   125.394 r  iCPU/regfile_inst/iMEM_i_36/O
                         net (fo=1, routed)           0.266   125.659    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         125.659    
  -------------------------------------------------------------------
                         slack                                 75.626    

Slack (MET) :             75.674ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.514ns  (logic 0.630ns (41.604%)  route 0.884ns (58.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 124.193 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643   124.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=52, routed)          0.532   125.311    iCPU/regfile_inst/douta[23]
    SLICE_X87Y77         LUT6 (Prop_lut6_I4_O)        0.045   125.356 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=9, routed)           0.352   125.708    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[0]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         125.708    
  -------------------------------------------------------------------
                         slack                                 75.674    

Slack (MET) :             75.691ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.531ns  (logic 0.630ns (41.154%)  route 0.901ns (58.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 124.193 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643   124.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=42, routed)          0.555   125.333    iCPU/regfile_inst/douta[24]
    SLICE_X83Y81         LUT6 (Prop_lut6_I2_O)        0.045   125.378 r  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=3, routed)           0.346   125.724    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         125.724    
  -------------------------------------------------------------------
                         slack                                 75.691    

Slack (MET) :             75.697ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.536ns  (logic 0.630ns (41.008%)  route 0.906ns (58.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 124.193 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643   124.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=42, routed)          0.570   125.348    iCPU/regfile_inst/douta[24]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.045   125.393 r  iCPU/regfile_inst/iMEM_i_39/O
                         net (fo=2, routed)           0.336   125.730    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[7]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         125.730    
  -------------------------------------------------------------------
                         slack                                 75.697    

Slack (MET) :             75.726ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.565ns  (logic 0.630ns (40.243%)  route 0.935ns (59.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 124.193 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643   124.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=42, routed)          0.664   125.442    iCPU/regfile_inst/douta[24]
    SLICE_X86Y76         LUT6 (Prop_lut6_I2_O)        0.045   125.487 r  iCPU/regfile_inst/iMEM_i_40/O
                         net (fo=10, routed)          0.271   125.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[6]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         125.759    
  -------------------------------------------------------------------
                         slack                                 75.726    

Slack (MET) :             75.731ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.571ns  (logic 0.630ns (40.107%)  route 0.941ns (59.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 48.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 124.193 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643   124.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=52, routed)          0.671   125.449    iCPU/regfile_inst/douta[23]
    SLICE_X95Y76         LUT6 (Prop_lut6_I4_O)        0.045   125.494 r  iCPU/regfile_inst/iMEM_i_118/O
                         net (fo=3, routed)           0.270   125.764    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[12]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.512    
                         clock uncertainty            0.225    49.737    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.033    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.033    
                         arrival time                         125.764    
  -------------------------------------------------------------------
                         slack                                 75.731    

Slack (MET) :             75.747ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.593ns  (logic 0.630ns (39.558%)  route 0.963ns (60.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 124.193 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643   124.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=52, routed)          0.629   125.407    iCPU/regfile_inst/douta[23]
    SLICE_X93Y89         LUT6 (Prop_lut6_I4_O)        0.045   125.452 r  iCPU/regfile_inst/iMEM_i_102/O
                         net (fo=3, routed)           0.334   125.786    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[12]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         125.786    
  -------------------------------------------------------------------
                         slack                                 75.747    

Slack (MET) :             75.777ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.622ns  (logic 0.630ns (38.829%)  route 0.992ns (61.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 124.193 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643   124.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=52, routed)          0.699   125.477    iCPU/regfile_inst/douta[23]
    SLICE_X90Y93         LUT6 (Prop_lut6_I4_O)        0.045   125.522 r  iCPU/regfile_inst/iMEM_i_112/O
                         net (fo=4, routed)           0.293   125.816    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         125.816    
  -------------------------------------------------------------------
                         slack                                 75.777    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.096ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.456ns (25.599%)  route 1.325ns (74.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.909ns = ( 22.091 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.768    -2.399    iCPU/clk0
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           1.325    -0.618    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.269    
                         clock uncertainty           -0.225    22.044    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.478    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.478    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                 22.096    

Slack (MET) :             22.177ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.897%)  route 1.239ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 22.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.768    -2.399    iCPU/clk0
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  iCPU/pc_reg[3]/Q
                         net (fo=7, routed)           1.239    -0.704    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.264    
                         clock uncertainty           -0.225    22.039    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.473    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.473    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                 22.177    

Slack (MET) :             22.177ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.456ns (26.918%)  route 1.238ns (73.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 22.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.769    -2.398    iCPU/clk0
    SLICE_X91Y80         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.942 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           1.238    -0.704    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.264    
                         clock uncertainty           -0.225    22.039    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.473    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.473    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                 22.177    

Slack (MET) :             22.250ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.456ns (28.144%)  route 1.164ns (71.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 22.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.770    -2.397    iCPU/clk0
    SLICE_X91Y81         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.941 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           1.164    -0.777    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.264    
                         clock uncertainty           -0.225    22.039    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.473    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.473    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                 22.250    

Slack (MET) :             22.295ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.456ns (28.906%)  route 1.122ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 22.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.768    -2.399    iCPU/clk0
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           1.122    -0.821    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.264    
                         clock uncertainty           -0.225    22.039    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.473    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.473    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                 22.295    

Slack (MET) :             22.306ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.456ns (29.131%)  route 1.109ns (70.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 22.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.769    -2.398    iCPU/clk0
    SLICE_X91Y80         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.942 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           1.109    -0.833    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.264    
                         clock uncertainty           -0.225    22.039    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.473    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.473    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                 22.306    

Slack (MET) :             22.424ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.456ns (31.511%)  route 0.991ns (68.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 22.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.769    -2.398    iCPU/clk0
    SLICE_X91Y80         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.942 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           0.991    -0.951    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.264    
                         clock uncertainty           -0.225    22.039    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.473    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.473    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                 22.424    

Slack (MET) :             22.429ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.456ns (31.595%)  route 0.987ns (68.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 22.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.768    -2.399    iCPU/clk0
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           0.987    -0.956    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.264    
                         clock uncertainty           -0.225    22.039    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.473    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.473    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                 22.429    

Slack (MET) :             22.430ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.456ns (31.661%)  route 0.984ns (68.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 22.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.770    -2.397    iCPU/clk0
    SLICE_X91Y81         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.941 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           0.984    -0.957    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.264    
                         clock uncertainty           -0.225    22.039    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.473    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.473    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                 22.430    

Slack (MET) :             22.439ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.456ns (31.867%)  route 0.975ns (68.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 22.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.770    -2.397    iCPU/clk0
    SLICE_X91Y81         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.941 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           0.975    -0.966    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.264    
                         clock uncertainty           -0.225    22.039    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    21.473    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.473    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                 22.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.561ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.382%)  route 0.200ns (58.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 99.149 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.599    99.149    iCPU/clk0
    SLICE_X91Y81         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDCE (Prop_fdce_C_Q)         0.141    99.290 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           0.200    99.490    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.490    
  -------------------------------------------------------------------
                         slack                                 74.561    

Slack (MET) :             74.608ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.293%)  route 0.248ns (63.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.852ns = ( 99.148 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.598    99.148    iCPU/clk0
    SLICE_X91Y80         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDCE (Prop_fdce_C_Q)         0.141    99.289 r  iCPU/pc_reg[5]/Q
                         net (fo=7, routed)           0.248    99.536    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.536    
  -------------------------------------------------------------------
                         slack                                 74.608    

Slack (MET) :             74.611ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.120%)  route 0.249ns (63.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 99.149 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.599    99.149    iCPU/clk0
    SLICE_X91Y81         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDCE (Prop_fdce_C_Q)         0.141    99.290 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           0.249    99.539    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.539    
  -------------------------------------------------------------------
                         slack                                 74.611    

Slack (MET) :             74.626ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.718%)  route 0.265ns (65.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.852ns = ( 99.148 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.598    99.148    iCPU/clk0
    SLICE_X91Y80         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDCE (Prop_fdce_C_Q)         0.141    99.289 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           0.265    99.554    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.554    
  -------------------------------------------------------------------
                         slack                                 74.626    

Slack (MET) :             74.640ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.596%)  route 0.279ns (66.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 99.149 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.599    99.149    iCPU/clk0
    SLICE_X91Y81         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDCE (Prop_fdce_C_Q)         0.141    99.290 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           0.279    99.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.568    
  -------------------------------------------------------------------
                         slack                                 74.640    

Slack (MET) :             74.668ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.405%)  route 0.308ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 99.147 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.597    99.147    iCPU/clk0
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDCE (Prop_fdce_C_Q)         0.141    99.288 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           0.308    99.596    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.596    
  -------------------------------------------------------------------
                         slack                                 74.668    

Slack (MET) :             74.672ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.563%)  route 0.306ns (68.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 23.760 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 99.149 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.599    99.149    iCPU/clk0
    SLICE_X91Y81         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDCE (Prop_fdce_C_Q)         0.141    99.290 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           0.306    99.596    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.906    23.760    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.515    
                         clock uncertainty            0.225    24.740    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    24.923    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.923    
                         arrival time                          99.596    
  -------------------------------------------------------------------
                         slack                                 74.672    

Slack (MET) :             74.677ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.868%)  route 0.316ns (69.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.852ns = ( 99.148 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.598    99.148    iCPU/clk0
    SLICE_X91Y80         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDCE (Prop_fdce_C_Q)         0.141    99.289 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           0.316    99.605    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.605    
  -------------------------------------------------------------------
                         slack                                 74.677    

Slack (MET) :             74.687ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.243%)  route 0.325ns (69.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 99.149 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.599    99.149    iCPU/clk0
    SLICE_X91Y81         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDCE (Prop_fdce_C_Q)         0.141    99.290 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           0.325    99.615    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.615    
  -------------------------------------------------------------------
                         slack                                 74.687    

Slack (MET) :             74.716ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.402%)  route 0.355ns (71.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.852ns = ( 99.148 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.598    99.148    iCPU/clk0
    SLICE_X91Y80         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDCE (Prop_fdce_C_Q)         0.141    99.289 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           0.355    99.644    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.644    
  -------------------------------------------------------------------
                         slack                                 74.716    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.102ns  (logic 1.693ns (54.586%)  route 1.409ns (45.414%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btn_IBUF_inst/O
                         net (fo=2, routed)           1.409     2.978    btn_IBUF
    SLICE_X113Y96        LUT2 (Prop_lut2_I0_O)        0.124     3.102 r  rst_i_1/O
                         net (fo=1, routed)           0.000     3.102    rst_i_1_n_1
    SLICE_X113Y96        FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.045ns (9.703%)  route 0.419ns (90.297%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  iPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.419     0.419    locked
    SLICE_X113Y96        LUT2 (Prop_lut2_I1_O)        0.045     0.464 r  rst_i_1/O
                         net (fo=1, routed)           0.000     0.464    rst_i_1_n_1
    SLICE_X113Y96        FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk0_clk_wiz_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/regfile_inst/x24_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.424ns  (logic 2.658ns (17.233%)  route 12.766ns (82.767%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.720    -2.447    iCPU/regfile_inst/clk0
    SLICE_X88Y90         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  iCPU/regfile_inst/x24_reg[20]/Q
                         net (fo=2, routed)           1.143    -0.848    iCPU/regfile_inst/x24_reg_n_1_[20]
    SLICE_X82Y90         LUT6 (Prop_lut6_I5_O)        0.124    -0.724 f  iCPU/regfile_inst/iMEM_i_592/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_592_n_1
    SLICE_X82Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_300/O
                         net (fo=1, routed)           0.934     0.418    iCPU/regfile_inst/iMEM_i_300_n_1
    SLICE_X84Y90         LUT6 (Prop_lut6_I0_O)        0.297     0.715 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=4, routed)           1.446     2.161    iCPU/regfile_inst/write_data[19]
    SLICE_X95Y85         LUT4 (Prop_lut4_I3_O)        0.150     2.311 r  iCPU/regfile_inst/x1[21]_i_19/O
                         net (fo=5, routed)           1.037     3.348    iCPU/regfile_inst/x1[21]_i_19_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I2_O)        0.326     3.674 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184     4.857    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.981 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777     5.759    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124     5.883 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.185     7.068    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT4 (Prop_lut4_I2_O)        0.148     7.216 f  iCPU/regfile_inst/x1[26]_i_8/O
                         net (fo=2, routed)           0.973     8.188    iCPU/regfile_inst/x1[26]_i_8_n_1
    SLICE_X98Y88         LUT6 (Prop_lut6_I5_O)        0.328     8.516 f  iCPU/regfile_inst/x1[26]_i_3/O
                         net (fo=7, routed)           1.011     9.527    iCPU/regfile_inst/x1[26]_i_3_n_1
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.651 f  iCPU/regfile_inst/cs_mem_reg_i_16/O
                         net (fo=1, routed)           1.170    10.822    iCPU/regfile_inst/cs_mem_reg_i_16_n_1
    SLICE_X92Y87         LUT6 (Prop_lut6_I2_O)        0.124    10.946 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=4, routed)           1.907    12.853    iDec/cs_mem_reg/PRE
    SLICE_X87Y84         LUT3 (Prop_lut3_I0_O)        0.124    12.977 r  iDec/cs_mem_reg/L3_1/O
                         net (fo=1, routed)           0.000    12.977    iDec/cs_mem_reg/D0
    SLICE_X87Y84         LDCE                                         r  iDec/cs_mem_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x24_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.732ns  (logic 2.658ns (18.043%)  route 12.074ns (81.957%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.720    -2.447    iCPU/regfile_inst/clk0
    SLICE_X88Y90         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  iCPU/regfile_inst/x24_reg[20]/Q
                         net (fo=2, routed)           1.143    -0.848    iCPU/regfile_inst/x24_reg_n_1_[20]
    SLICE_X82Y90         LUT6 (Prop_lut6_I5_O)        0.124    -0.724 f  iCPU/regfile_inst/iMEM_i_592/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_592_n_1
    SLICE_X82Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_300/O
                         net (fo=1, routed)           0.934     0.418    iCPU/regfile_inst/iMEM_i_300_n_1
    SLICE_X84Y90         LUT6 (Prop_lut6_I0_O)        0.297     0.715 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=4, routed)           1.446     2.161    iCPU/regfile_inst/write_data[19]
    SLICE_X95Y85         LUT4 (Prop_lut4_I3_O)        0.150     2.311 r  iCPU/regfile_inst/x1[21]_i_19/O
                         net (fo=5, routed)           1.037     3.348    iCPU/regfile_inst/x1[21]_i_19_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I2_O)        0.326     3.674 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184     4.857    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.981 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777     5.759    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124     5.883 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.185     7.068    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT4 (Prop_lut4_I2_O)        0.148     7.216 r  iCPU/regfile_inst/x1[26]_i_8/O
                         net (fo=2, routed)           0.973     8.188    iCPU/regfile_inst/x1[26]_i_8_n_1
    SLICE_X98Y88         LUT6 (Prop_lut6_I5_O)        0.328     8.516 r  iCPU/regfile_inst/x1[26]_i_3/O
                         net (fo=7, routed)           1.011     9.527    iCPU/regfile_inst/x1[26]_i_3_n_1
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124     9.651 r  iCPU/regfile_inst/cs_mem_reg_i_16/O
                         net (fo=1, routed)           1.170    10.822    iCPU/regfile_inst/cs_mem_reg_i_16_n_1
    SLICE_X92Y87         LUT6 (Prop_lut6_I2_O)        0.124    10.946 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=4, routed)           1.215    12.161    iDec/cs_gpio_reg/CLR
    SLICE_X87Y85         LUT3 (Prop_lut3_I1_O)        0.124    12.285 r  iDec/cs_gpio_reg/L3_1/O
                         net (fo=1, routed)           0.000    12.285    iDec/cs_gpio_reg/D0
    SLICE_X87Y85         LDCE                                         r  iDec/cs_gpio_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_uart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.066ns  (logic 2.145ns (15.250%)  route 11.921ns (84.750%))
  Logic Levels:           11  (LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iCPU/regfile_inst/clk0
    SLICE_X98Y74         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  iCPU/regfile_inst/x14_reg[3]/Q
                         net (fo=2, routed)           0.984    -0.900    iCPU/regfile_inst/x14_reg_n_1_[3]
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    -0.776 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    -0.776    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X98Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.562 f  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.824     0.262    iCPU/regfile_inst/iMEM_i_399_n_1
    SLICE_X98Y77         LUT6 (Prop_lut6_I5_O)        0.297     0.559 f  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=18, routed)          0.795     1.353    iCPU/regfile_inst/write_data[3]
    SLICE_X94Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.477 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=90, routed)          2.698     4.175    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.299 r  iCPU/regfile_inst/x1[26]_i_15/O
                         net (fo=4, routed)           1.697     5.996    iCPU/regfile_inst/x1[26]_i_15_n_1
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.120 f  iCPU/regfile_inst/x1[25]_i_10/O
                         net (fo=2, routed)           0.999     7.119    iCPU/regfile_inst/x1[25]_i_10_n_1
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.243 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=1, routed)           0.870     8.113    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.237 r  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=5, routed)           1.140     9.377    iCPU/regfile_inst/pc_next_reg[24]_i_6_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.501 f  iCPU/regfile_inst/cs_mem_reg_i_29/O
                         net (fo=2, routed)           0.658    10.159    iCPU/regfile_inst/cs_mem_reg_i_29_n_1
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.283 r  iCPU/regfile_inst/cs_mem_reg_i_13/O
                         net (fo=2, routed)           0.681    10.963    iCPU/regfile_inst/cs_mem_reg_i_13_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.087 f  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    11.664    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE                                         f  iDec/cs_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x24_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.493ns  (logic 2.306ns (17.090%)  route 11.187ns (82.910%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.720    -2.447    iCPU/regfile_inst/clk0
    SLICE_X88Y90         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  iCPU/regfile_inst/x24_reg[20]/Q
                         net (fo=2, routed)           1.143    -0.848    iCPU/regfile_inst/x24_reg_n_1_[20]
    SLICE_X82Y90         LUT6 (Prop_lut6_I5_O)        0.124    -0.724 f  iCPU/regfile_inst/iMEM_i_592/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_592_n_1
    SLICE_X82Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_300/O
                         net (fo=1, routed)           0.934     0.418    iCPU/regfile_inst/iMEM_i_300_n_1
    SLICE_X84Y90         LUT6 (Prop_lut6_I0_O)        0.297     0.715 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=4, routed)           1.446     2.161    iCPU/regfile_inst/write_data[19]
    SLICE_X95Y85         LUT4 (Prop_lut4_I3_O)        0.150     2.311 r  iCPU/regfile_inst/x1[21]_i_19/O
                         net (fo=5, routed)           1.037     3.348    iCPU/regfile_inst/x1[21]_i_19_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I2_O)        0.326     3.674 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184     4.857    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.981 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777     5.759    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124     5.883 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.061     6.944    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.068 r  iCPU/regfile_inst/x1[28]_i_6/O
                         net (fo=5, routed)           0.820     7.888    iCPU/regfile_inst/x1[28]_i_6_n_1
    SLICE_X95Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.012 r  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=1, routed)           0.517     8.529    iCPU/regfile_inst/x1[31]_i_14_n_1
    SLICE_X94Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.653 f  iCPU/regfile_inst/x1[31]_i_4/O
                         net (fo=3, routed)           1.396    10.049    iCPU/regfile_inst/x1[31]_i_4_n_1
    SLICE_X88Y86         LUT4 (Prop_lut4_I0_O)        0.124    10.173 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.873    11.046    iCPU/regfile_inst_n_9
    SLICE_X89Y86         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x24_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.334ns  (logic 2.534ns (19.004%)  route 10.800ns (80.996%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.720    -2.447    iCPU/regfile_inst/clk0
    SLICE_X88Y90         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  iCPU/regfile_inst/x24_reg[20]/Q
                         net (fo=2, routed)           1.143    -0.848    iCPU/regfile_inst/x24_reg_n_1_[20]
    SLICE_X82Y90         LUT6 (Prop_lut6_I5_O)        0.124    -0.724 f  iCPU/regfile_inst/iMEM_i_592/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_592_n_1
    SLICE_X82Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_300/O
                         net (fo=1, routed)           0.934     0.418    iCPU/regfile_inst/iMEM_i_300_n_1
    SLICE_X84Y90         LUT6 (Prop_lut6_I0_O)        0.297     0.715 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=4, routed)           1.446     2.161    iCPU/regfile_inst/write_data[19]
    SLICE_X95Y85         LUT4 (Prop_lut4_I3_O)        0.150     2.311 r  iCPU/regfile_inst/x1[21]_i_19/O
                         net (fo=5, routed)           1.037     3.348    iCPU/regfile_inst/x1[21]_i_19_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I2_O)        0.326     3.674 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184     4.857    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.981 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777     5.759    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124     5.883 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.185     7.068    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT4 (Prop_lut4_I2_O)        0.148     7.216 r  iCPU/regfile_inst/x1[26]_i_8/O
                         net (fo=2, routed)           1.439     8.655    iCPU/regfile_inst/x1[26]_i_8_n_1
    SLICE_X96Y86         LUT6 (Prop_lut6_I1_O)        0.328     8.983 r  iCPU/regfile_inst/b_true_reg_i_21/O
                         net (fo=1, routed)           0.286     9.269    iCPU/regfile_inst/b_true_reg_i_21_n_1
    SLICE_X96Y86         LUT6 (Prop_lut6_I4_O)        0.124     9.393 r  iCPU/regfile_inst/b_true_reg_i_5/O
                         net (fo=1, routed)           0.734    10.127    iCPU/regfile_inst/b_true_reg_i_5_n_1
    SLICE_X96Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.251 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.636    10.887    iCPU/inst0/b_true__0
    SLICE_X93Y81         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x24_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.289ns  (logic 2.306ns (17.352%)  route 10.983ns (82.648%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.720    -2.447    iCPU/regfile_inst/clk0
    SLICE_X88Y90         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  iCPU/regfile_inst/x24_reg[20]/Q
                         net (fo=2, routed)           1.143    -0.848    iCPU/regfile_inst/x24_reg_n_1_[20]
    SLICE_X82Y90         LUT6 (Prop_lut6_I5_O)        0.124    -0.724 f  iCPU/regfile_inst/iMEM_i_592/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_592_n_1
    SLICE_X82Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_300/O
                         net (fo=1, routed)           0.934     0.418    iCPU/regfile_inst/iMEM_i_300_n_1
    SLICE_X84Y90         LUT6 (Prop_lut6_I0_O)        0.297     0.715 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=4, routed)           1.446     2.161    iCPU/regfile_inst/write_data[19]
    SLICE_X95Y85         LUT4 (Prop_lut4_I3_O)        0.150     2.311 r  iCPU/regfile_inst/x1[21]_i_19/O
                         net (fo=5, routed)           1.037     3.348    iCPU/regfile_inst/x1[21]_i_19_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I2_O)        0.326     3.674 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184     4.857    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.981 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777     5.759    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124     5.883 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.053     6.936    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X97Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.060 f  iCPU/regfile_inst/b_true_reg_i_3/O
                         net (fo=3, routed)           1.175     8.235    iCPU/regfile_inst/b_true_reg_i_3_n_1
    SLICE_X101Y81        LUT6 (Prop_lut6_I1_O)        0.124     8.359 r  iCPU/regfile_inst/x1[0]_i_6/O
                         net (fo=4, routed)           0.941     9.300    iCPU/regfile_inst/x1[0]_i_6_n_1
    SLICE_X96Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.424 r  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=2, routed)           0.793    10.217    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X93Y79         LUT4 (Prop_lut4_I0_O)        0.124    10.341 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.502    10.842    iCPU/regfile_inst_n_40
    SLICE_X93Y79         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.015ns  (logic 4.362ns (33.519%)  route 8.652ns (66.481%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iSeg7/clk0
    SLICE_X93Y73         FDPE                                         r  iSeg7/seg_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDPE (Prop_fdpe_C_Q)         0.419    -1.983 r  iSeg7/seg_com_reg[5]/Q
                         net (fo=10, routed)          1.808    -0.175    iGPIO/seg_data_OBUF[7]_inst_i_1_0[5]
    SLICE_X89Y72         LUT6 (Prop_lut6_I2_O)        0.299     0.124 r  iGPIO/seg_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.791     0.915    iGPIO/seg_data_OBUF[1]_inst_i_2_n_1
    SLICE_X88Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.039 r  iGPIO/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.053     7.092    seg_data_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.613 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.613    seg_data[1]
    V6                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.906ns  (logic 1.897ns (14.699%)  route 11.009ns (85.301%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iCPU/regfile_inst/clk0
    SLICE_X98Y74         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  iCPU/regfile_inst/x14_reg[3]/Q
                         net (fo=2, routed)           0.984    -0.900    iCPU/regfile_inst/x14_reg_n_1_[3]
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    -0.776 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    -0.776    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X98Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.562 f  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.824     0.262    iCPU/regfile_inst/iMEM_i_399_n_1
    SLICE_X98Y77         LUT6 (Prop_lut6_I5_O)        0.297     0.559 f  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=18, routed)          0.795     1.353    iCPU/regfile_inst/write_data[3]
    SLICE_X94Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.477 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=90, routed)          2.698     4.175    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     4.299 r  iCPU/regfile_inst/x1[26]_i_15/O
                         net (fo=4, routed)           1.697     5.996    iCPU/regfile_inst/x1[26]_i_15_n_1
    SLICE_X103Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.120 f  iCPU/regfile_inst/x1[25]_i_10/O
                         net (fo=2, routed)           0.999     7.119    iCPU/regfile_inst/x1[25]_i_10_n_1
    SLICE_X100Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.243 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=1, routed)           0.870     8.113    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.237 r  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=5, routed)           1.337     9.574    iCPU/regfile_inst/pc_next_reg[24]_i_6_0
    SLICE_X88Y85         LUT4 (Prop_lut4_I0_O)        0.124     9.698 r  iCPU/regfile_inst/pc_next_reg[24]_i_1/O
                         net (fo=1, routed)           0.806    10.504    iCPU/regfile_inst_n_16
    SLICE_X89Y84         LDCE                                         r  iCPU/pc_next_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.900ns  (logic 4.470ns (34.654%)  route 8.429ns (65.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iSeg7/clk0
    SLICE_X93Y73         FDPE                                         r  iSeg7/seg_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDPE (Prop_fdpe_C_Q)         0.419    -1.983 r  iSeg7/seg_com_reg[5]/Q
                         net (fo=10, routed)          1.533    -0.450    iGPIO/seg_data_OBUF[7]_inst_i_1_0[5]
    SLICE_X89Y72         LUT6 (Prop_lut6_I2_O)        0.299    -0.151 r  iGPIO/seg_data_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.032     0.881    iGPIO/seg_data_OBUF[5]_inst_i_2_n_1
    SLICE_X91Y70         LUT3 (Prop_lut3_I1_O)        0.124     1.005 r  iGPIO/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.864     6.869    seg_data_OBUF[5]
    U7                   OBUF (Prop_obuf_I_O)         3.628    10.498 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.498    seg_data[5]
    U7                                                                r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.861ns  (logic 4.691ns (36.474%)  route 8.170ns (63.526%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.765    -2.402    iSeg7/clk0
    SLICE_X93Y73         FDCE                                         r  iSeg7/seg_com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDCE (Prop_fdce_C_Q)         0.419    -1.983 r  iSeg7/seg_com_reg[3]/Q
                         net (fo=10, routed)          1.166    -0.817    iGPIO/seg_data_OBUF[7]_inst_i_1_0[3]
    SLICE_X91Y70         LUT6 (Prop_lut6_I1_O)        0.296    -0.521 r  iGPIO/seg_data_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.877     0.356    iGPIO/seg_data_OBUF[6]_inst_i_2_n_1
    SLICE_X91Y70         LUT3 (Prop_lut3_I1_O)        0.152     0.508 r  iGPIO/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.127     6.635    seg_data_OBUF[6]
    W8                   OBUF (Prop_obuf_I_O)         3.824    10.459 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.459    seg_data[6]
    W8                                                                r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.750ns  (logic 0.900ns (51.442%)  route 0.850ns (48.558%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.599    -2.951    iCPU/clk0
    SLICE_X91Y84         FDCE                                         r  iCPU/pc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDCE (Prop_fdce_C_Q)         0.367    -2.584 r  iCPU/pc_reg[22]/Q
                         net (fo=5, routed)           0.170    -2.413    iCPU/pc_reg[22]
    SLICE_X90Y84         LUT2 (Prop_lut2_I0_O)        0.100    -2.313 r  iCPU/pc_next0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    -2.313    iCPU/pc_next0_carry__4_i_2_n_1
    SLICE_X90Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191    -2.122 r  iCPU/pc_next0_carry__4/O[2]
                         net (fo=1, routed)           0.679    -1.443    iCPU/regfile_inst/data0[22]
    SLICE_X88Y83         LUT4 (Prop_lut4_I3_O)        0.242    -1.201 r  iCPU/regfile_inst/pc_next_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -1.201    iCPU/regfile_inst_n_18
    SLICE_X88Y83         LDCE                                         r  iCPU/pc_next_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.912ns  (logic 1.237ns (64.707%)  route 0.675ns (35.293%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.595    -2.955    iCPU/clk0
    SLICE_X91Y81         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDCE (Prop_fdce_C_Q)         0.367    -2.588 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           0.197    -2.390    iCPU/fetch_addr[8]
    SLICE_X90Y81         LUT3 (Prop_lut3_I0_O)        0.100    -2.290 r  iCPU/pc_next0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -2.290    iCPU/pc_next0_carry__1_i_2_n_1
    SLICE_X90Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.290    -2.000 r  iCPU/pc_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -2.000    iCPU/pc_next0_carry__1_n_1
    SLICE_X90Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.094    -1.906 r  iCPU/pc_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.906    iCPU/pc_next0_carry__2_n_1
    SLICE_X90Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.148    -1.758 r  iCPU/pc_next0_carry__3/O[0]
                         net (fo=1, routed)           0.478    -1.281    iCPU/regfile_inst/data0[16]
    SLICE_X88Y83         LUT4 (Prop_lut4_I2_O)        0.238    -1.043 r  iCPU/regfile_inst/pc_next_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -1.043    iCPU/regfile_inst_n_24
    SLICE_X88Y83         LDCE                                         r  iCPU/pc_next_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.959ns  (logic 0.984ns (50.230%)  route 0.975ns (49.770%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.594    -2.956    iCPU/clk0
    SLICE_X91Y80         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDCE (Prop_fdce_C_Q)         0.367    -2.589 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           0.159    -2.429    iCPU/fetch_addr[4]
    SLICE_X90Y80         LUT3 (Prop_lut3_I0_O)        0.100    -2.329 r  iCPU/pc_next0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -2.329    iCPU/pc_next0_carry__0_i_2_n_1
    SLICE_X90Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269    -2.060 r  iCPU/pc_next0_carry__0/O[3]
                         net (fo=1, routed)           0.484    -1.576    iCPU/regfile_inst/data0[7]
    SLICE_X93Y80         LUT4 (Prop_lut4_I3_O)        0.248    -1.328 r  iCPU/regfile_inst/pc_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.332    -0.996    iCPU/regfile_inst_n_33
    SLICE_X92Y80         LDCE                                         r  iCPU/pc_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.966ns  (logic 0.890ns (45.263%)  route 1.076ns (54.737%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.599    -2.951    iCPU/clk0
    SLICE_X91Y84         FDCE                                         r  iCPU/pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDCE (Prop_fdce_C_Q)         0.367    -2.584 r  iCPU/pc_reg[21]/Q
                         net (fo=5, routed)           0.272    -2.312    iCPU/pc_reg[21]
    SLICE_X90Y84         LUT2 (Prop_lut2_I0_O)        0.100    -2.212 r  iCPU/pc_next0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    -2.212    iCPU/pc_next0_carry__4_i_3_n_1
    SLICE_X90Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -2.036 r  iCPU/pc_next0_carry__4/O[1]
                         net (fo=1, routed)           0.805    -1.231    iCPU/regfile_inst/data0[21]
    SLICE_X86Y85         LUT4 (Prop_lut4_I3_O)        0.247    -0.984 r  iCPU/regfile_inst/pc_next_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.984    iCPU/regfile_inst_n_19
    SLICE_X86Y85         LDCE                                         r  iCPU/pc_next_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.981ns  (logic 1.237ns (62.442%)  route 0.744ns (37.558%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.599    -2.951    iCPU/clk0
    SLICE_X91Y84         FDCE                                         r  iCPU/pc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDCE (Prop_fdce_C_Q)         0.367    -2.584 r  iCPU/pc_reg[22]/Q
                         net (fo=5, routed)           0.170    -2.413    iCPU/pc_reg[22]
    SLICE_X90Y84         LUT2 (Prop_lut2_I0_O)        0.100    -2.313 r  iCPU/pc_next0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    -2.313    iCPU/pc_next0_carry__4_i_2_n_1
    SLICE_X90Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.290    -2.023 r  iCPU/pc_next0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -2.023    iCPU/pc_next0_carry__4_n_1
    SLICE_X90Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.094    -1.929 r  iCPU/pc_next0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -1.929    iCPU/pc_next0_carry__5_n_1
    SLICE_X90Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.148    -1.781 r  iCPU/pc_next0_carry__6/O[0]
                         net (fo=1, routed)           0.246    -1.535    iCPU/regfile_inst/data0[28]
    SLICE_X91Y87         LUT4 (Prop_lut4_I3_O)        0.238    -1.297 r  iCPU/regfile_inst/pc_next_reg[28]_i_1/O
                         net (fo=1, routed)           0.328    -0.969    iCPU/regfile_inst_n_12
    SLICE_X90Y87         LDCE                                         r  iCPU/pc_next_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.985ns  (logic 0.897ns (45.180%)  route 1.088ns (54.820%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.598    -2.952    iCPU/clk0
    SLICE_X91Y83         FDCE                                         r  iCPU/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDCE (Prop_fdce_C_Q)         0.367    -2.585 r  iCPU/pc_reg[20]/Q
                         net (fo=5, routed)           0.534    -2.051    iCPU/pc_reg[20]
    SLICE_X90Y84         LUT2 (Prop_lut2_I0_O)        0.100    -1.951 r  iCPU/pc_next0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -1.951    iCPU/pc_next0_carry__4_i_4_n_1
    SLICE_X90Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192    -1.759 r  iCPU/pc_next0_carry__4/O[0]
                         net (fo=1, routed)           0.555    -1.204    iCPU/regfile_inst/data0[20]
    SLICE_X86Y85         LUT4 (Prop_lut4_I2_O)        0.238    -0.966 r  iCPU/regfile_inst/pc_next_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.966    iCPU/regfile_inst_n_20
    SLICE_X86Y85         LDCE                                         r  iCPU/pc_next_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.026ns  (logic 0.984ns (48.566%)  route 1.042ns (51.434%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.599    -2.951    iCPU/clk0
    SLICE_X91Y84         FDCE                                         r  iCPU/pc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDCE (Prop_fdce_C_Q)         0.367    -2.584 r  iCPU/pc_reg[22]/Q
                         net (fo=5, routed)           0.170    -2.413    iCPU/pc_reg[22]
    SLICE_X90Y84         LUT2 (Prop_lut2_I0_O)        0.100    -2.313 r  iCPU/pc_next0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    -2.313    iCPU/pc_next0_carry__4_i_2_n_1
    SLICE_X90Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269    -2.044 r  iCPU/pc_next0_carry__4/O[3]
                         net (fo=1, routed)           0.872    -1.172    iCPU/regfile_inst/data0[23]
    SLICE_X86Y85         LUT4 (Prop_lut4_I3_O)        0.248    -0.924 r  iCPU/regfile_inst/pc_next_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.924    iCPU/regfile_inst_n_17
    SLICE_X86Y85         LDCE                                         r  iCPU/pc_next_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.028ns  (logic 0.975ns (48.078%)  route 1.053ns (51.922%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.598    -2.952    iCPU/clk0
    SLICE_X91Y83         FDCE                                         r  iCPU/pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDCE (Prop_fdce_C_Q)         0.367    -2.585 r  iCPU/pc_reg[18]/Q
                         net (fo=5, routed)           0.484    -2.101    iCPU/pc_reg[18]
    SLICE_X90Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.360    -1.741 r  iCPU/pc_next0_carry__3/O[3]
                         net (fo=1, routed)           0.569    -1.172    iCPU/regfile_inst/data0[19]
    SLICE_X88Y83         LUT4 (Prop_lut4_I3_O)        0.248    -0.924 r  iCPU/regfile_inst/pc_next_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.924    iCPU/regfile_inst_n_21
    SLICE_X88Y83         LDCE                                         r  iCPU/pc_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.071ns  (logic 1.285ns (62.051%)  route 0.786ns (37.949%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.595    -2.955    iCPU/clk0
    SLICE_X91Y81         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDCE (Prop_fdce_C_Q)         0.367    -2.588 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           0.197    -2.390    iCPU/fetch_addr[8]
    SLICE_X90Y81         LUT3 (Prop_lut3_I0_O)        0.100    -2.290 r  iCPU/pc_next0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -2.290    iCPU/pc_next0_carry__1_i_2_n_1
    SLICE_X90Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.290    -2.000 r  iCPU/pc_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -2.000    iCPU/pc_next0_carry__1_n_1
    SLICE_X90Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.094    -1.906 r  iCPU/pc_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.906    iCPU/pc_next0_carry__2_n_1
    SLICE_X90Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192    -1.714 r  iCPU/pc_next0_carry__3/O[2]
                         net (fo=1, routed)           0.589    -1.126    iCPU/regfile_inst/data0[18]
    SLICE_X88Y83         LUT4 (Prop_lut4_I3_O)        0.242    -0.884 r  iCPU/regfile_inst/pc_next_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.884    iCPU/regfile_inst_n_22
    SLICE_X88Y83         LDCE                                         r  iCPU/pc_next_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.903ns (43.621%)  route 1.167ns (56.379%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.600    -2.950    iCPU/clk0
    SLICE_X91Y85         FDCE                                         r  iCPU/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y85         FDCE (Prop_fdce_C_Q)         0.367    -2.583 r  iCPU/pc_reg[27]/Q
                         net (fo=5, routed)           0.337    -2.246    iCPU/pc_reg[27]
    SLICE_X90Y85         LUT2 (Prop_lut2_I0_O)        0.100    -2.146 r  iCPU/pc_next0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    -2.146    iCPU/pc_next0_carry__5_i_1_n_1
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195    -1.951 r  iCPU/pc_next0_carry__5/O[3]
                         net (fo=1, routed)           0.356    -1.595    iCPU/regfile_inst/data0[27]
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.241    -1.354 r  iCPU/regfile_inst/pc_next_reg[27]_i_1/O
                         net (fo=1, routed)           0.475    -0.879    iCPU/regfile_inst_n_13
    SLICE_X90Y85         LDCE                                         r  iCPU/pc_next_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk90_clk_wiz_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.218ns  (logic 4.433ns (23.067%)  route 14.785ns (76.933%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.185    35.957    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT4 (Prop_lut4_I2_O)        0.148    36.105 f  iCPU/regfile_inst/x1[26]_i_8/O
                         net (fo=2, routed)           0.973    37.078    iCPU/regfile_inst/x1[26]_i_8_n_1
    SLICE_X98Y88         LUT6 (Prop_lut6_I5_O)        0.328    37.406 f  iCPU/regfile_inst/x1[26]_i_3/O
                         net (fo=7, routed)           1.011    38.417    iCPU/regfile_inst/x1[26]_i_3_n_1
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124    38.541 f  iCPU/regfile_inst/cs_mem_reg_i_16/O
                         net (fo=1, routed)           1.170    39.711    iCPU/regfile_inst/cs_mem_reg_i_16_n_1
    SLICE_X92Y87         LUT6 (Prop_lut6_I2_O)        0.124    39.835 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=4, routed)           1.907    41.742    iDec/cs_mem_reg/PRE
    SLICE_X87Y84         LUT3 (Prop_lut3_I0_O)        0.124    41.866 r  iDec/cs_mem_reg/L3_1/O
                         net (fo=1, routed)           0.000    41.866    iDec/cs_mem_reg/D0
    SLICE_X87Y84         LDCE                                         r  iDec/cs_mem_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.526ns  (logic 4.433ns (23.929%)  route 14.093ns (76.071%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.185    35.957    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT4 (Prop_lut4_I2_O)        0.148    36.105 r  iCPU/regfile_inst/x1[26]_i_8/O
                         net (fo=2, routed)           0.973    37.078    iCPU/regfile_inst/x1[26]_i_8_n_1
    SLICE_X98Y88         LUT6 (Prop_lut6_I5_O)        0.328    37.406 r  iCPU/regfile_inst/x1[26]_i_3/O
                         net (fo=7, routed)           1.011    38.417    iCPU/regfile_inst/x1[26]_i_3_n_1
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124    38.541 r  iCPU/regfile_inst/cs_mem_reg_i_16/O
                         net (fo=1, routed)           1.170    39.711    iCPU/regfile_inst/cs_mem_reg_i_16_n_1
    SLICE_X92Y87         LUT6 (Prop_lut6_I2_O)        0.124    39.835 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=4, routed)           1.215    41.050    iDec/cs_gpio_reg/CLR
    SLICE_X87Y85         LUT3 (Prop_lut3_I1_O)        0.124    41.174 r  iDec/cs_gpio_reg/L3_1/O
                         net (fo=1, routed)           0.000    41.174    iDec/cs_gpio_reg/D0
    SLICE_X87Y85         LDCE                                         r  iDec/cs_gpio_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_uart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.520ns  (logic 4.081ns (23.293%)  route 13.439ns (76.707%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.052    35.824    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT6 (Prop_lut6_I4_O)        0.124    35.948 f  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           1.008    36.956    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X100Y88        LUT6 (Prop_lut6_I5_O)        0.124    37.080 r  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=7, routed)           1.212    38.292    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X94Y87         LUT6 (Prop_lut6_I3_O)        0.124    38.416 f  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.052    39.468    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X92Y84         LUT6 (Prop_lut6_I4_O)        0.124    39.592 f  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.577    40.169    iDec/uart_tx_reg_reg[7]
    SLICE_X92Y84         LDCE                                         f  iDec/cs_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.287ns  (logic 4.081ns (23.608%)  route 13.206ns (76.392%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.061    35.833    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT5 (Prop_lut5_I2_O)        0.124    35.957 r  iCPU/regfile_inst/x1[28]_i_6/O
                         net (fo=5, routed)           0.820    36.777    iCPU/regfile_inst/x1[28]_i_6_n_1
    SLICE_X95Y88         LUT6 (Prop_lut6_I4_O)        0.124    36.901 r  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=1, routed)           0.517    37.418    iCPU/regfile_inst/x1[31]_i_14_n_1
    SLICE_X94Y88         LUT6 (Prop_lut6_I5_O)        0.124    37.542 f  iCPU/regfile_inst/x1[31]_i_4/O
                         net (fo=3, routed)           1.396    38.938    iCPU/regfile_inst/x1[31]_i_4_n_1
    SLICE_X88Y86         LUT4 (Prop_lut4_I0_O)        0.124    39.062 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.873    39.935    iCPU/regfile_inst_n_9
    SLICE_X89Y86         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.128ns  (logic 4.309ns (25.158%)  route 12.819ns (74.842%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.185    35.957    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT4 (Prop_lut4_I2_O)        0.148    36.105 r  iCPU/regfile_inst/x1[26]_i_8/O
                         net (fo=2, routed)           1.439    37.544    iCPU/regfile_inst/x1[26]_i_8_n_1
    SLICE_X96Y86         LUT6 (Prop_lut6_I1_O)        0.328    37.872 r  iCPU/regfile_inst/b_true_reg_i_21/O
                         net (fo=1, routed)           0.286    38.158    iCPU/regfile_inst/b_true_reg_i_21_n_1
    SLICE_X96Y86         LUT6 (Prop_lut6_I4_O)        0.124    38.282 r  iCPU/regfile_inst/b_true_reg_i_5/O
                         net (fo=1, routed)           0.734    39.016    iCPU/regfile_inst/b_true_reg_i_5_n_1
    SLICE_X96Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.140 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.636    39.776    iCPU/inst0/b_true__0
    SLICE_X93Y81         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.083ns  (logic 4.081ns (23.889%)  route 13.002ns (76.111%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.053    35.825    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X97Y89         LUT6 (Prop_lut6_I4_O)        0.124    35.949 f  iCPU/regfile_inst/b_true_reg_i_3/O
                         net (fo=3, routed)           1.175    37.125    iCPU/regfile_inst/b_true_reg_i_3_n_1
    SLICE_X101Y81        LUT6 (Prop_lut6_I1_O)        0.124    37.249 r  iCPU/regfile_inst/x1[0]_i_6/O
                         net (fo=4, routed)           0.941    38.189    iCPU/regfile_inst/x1[0]_i_6_n_1
    SLICE_X96Y83         LUT6 (Prop_lut6_I4_O)        0.124    38.313 r  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=2, routed)           0.793    39.106    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X93Y79         LUT4 (Prop_lut4_I0_O)        0.124    39.230 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.502    39.732    iCPU/regfile_inst_n_40
    SLICE_X93Y79         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.482ns  (logic 4.152ns (25.191%)  route 12.330ns (74.809%))
  Logic Levels:           10  (LUT2=2 LUT3=3 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.809    22.642    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.096 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=17, routed)          1.248    26.344    iCPU/regfile_inst/douta[1]
    SLICE_X93Y80         LUT2 (Prop_lut2_I1_O)        0.124    26.468 r  iCPU/regfile_inst/n_0_28_BUFG_inst_i_2/O
                         net (fo=13, routed)          0.746    27.214    iCPU/regfile_inst/bbstub_douta[1]
    SLICE_X89Y78         LUT6 (Prop_lut6_I0_O)        0.124    27.338 r  iCPU/regfile_inst/pc_next0_carry_i_6/O
                         net (fo=27, routed)          1.981    29.320    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X94Y81         LUT3 (Prop_lut3_I2_O)        0.124    29.444 f  iCPU/regfile_inst/pc_next0_carry__4_i_9/O
                         net (fo=11, routed)          1.266    30.710    iCPU/inst0/pc_next0_carry__6_i_4_2
    SLICE_X93Y85         LUT6 (Prop_lut6_I4_O)        0.124    30.834 r  iCPU/inst0/pc_next0_carry__6_i_8/O
                         net (fo=3, routed)           0.979    31.813    iCPU/regfile_inst/b_true_reg_i_23_0
    SLICE_X95Y89         LUT3 (Prop_lut3_I0_O)        0.150    31.963 r  iCPU/regfile_inst/b_true_reg_i_27/O
                         net (fo=4, routed)           1.386    33.349    iCPU/regfile_inst/b_true_reg_i_27_n_1
    SLICE_X95Y88         LUT3 (Prop_lut3_I1_O)        0.326    33.675 r  iCPU/regfile_inst/b_true_reg_i_8/O
                         net (fo=7, routed)           1.336    35.011    iCPU/regfile_inst/b_true_reg_i_8_n_1
    SLICE_X97Y89         LUT2 (Prop_lut2_I1_O)        0.152    35.163 r  iCPU/regfile_inst/b_true_reg_i_47/O
                         net (fo=5, routed)           0.674    35.837    iCPU/regfile_inst/b_true_reg_i_47_n_1
    SLICE_X96Y89         LUT6 (Prop_lut6_I5_O)        0.326    36.163 r  iCPU/regfile_inst/pc_next_reg[30]_i_6/O
                         net (fo=1, routed)           1.014    37.177    iCPU/regfile_inst/pc_next_reg[30]_i_6_n_1
    SLICE_X96Y87         LUT6 (Prop_lut6_I5_O)        0.124    37.301 r  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=6, routed)           0.888    38.188    iCPU/regfile_inst/pc_next_reg[30]_i_6_0
    SLICE_X88Y86         LUT4 (Prop_lut4_I0_O)        0.124    38.312 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.812    39.124    iCPU/regfile_inst_n_10
    SLICE_X90Y86         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.386ns  (logic 4.185ns (25.540%)  route 12.201ns (74.460%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.185    35.957    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT4 (Prop_lut4_I2_O)        0.148    36.105 r  iCPU/regfile_inst/x1[26]_i_8/O
                         net (fo=2, routed)           0.973    37.078    iCPU/regfile_inst/x1[26]_i_8_n_1
    SLICE_X98Y88         LUT6 (Prop_lut6_I5_O)        0.328    37.406 r  iCPU/regfile_inst/x1[26]_i_3/O
                         net (fo=7, routed)           0.841    38.247    iCPU/regfile_inst/x1[26]_i_3_n_1
    SLICE_X90Y87         LUT4 (Prop_lut4_I0_O)        0.124    38.371 r  iCPU/regfile_inst/pc_next_reg[26]_i_1/O
                         net (fo=1, routed)           0.664    39.034    iCPU/regfile_inst_n_14
    SLICE_X90Y85         LDCE                                         r  iCPU/pc_next_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.339ns  (logic 3.979ns (24.353%)  route 12.360ns (75.647%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          1.052    35.824    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X96Y90         LUT6 (Prop_lut6_I4_O)        0.124    35.948 r  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           1.008    36.956    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X100Y88        LUT6 (Prop_lut6_I5_O)        0.124    37.080 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=7, routed)           1.191    38.272    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X92Y85         LUT4 (Prop_lut4_I0_O)        0.146    38.418 r  iCPU/regfile_inst/pc_next_reg[27]_i_1/O
                         net (fo=1, routed)           0.570    38.988    iCPU/regfile_inst_n_13
    SLICE_X90Y85         LDCE                                         r  iCPU/pc_next_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.149ns  (logic 3.957ns (24.503%)  route 12.192ns (75.497%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=262, routed)         3.454    28.557    iCPU/regfile_inst/douta[21]
    SLICE_X109Y86        LUT6 (Prop_lut6_I2_O)        0.124    28.681 f  iCPU/regfile_inst/iMEM_i_590/O
                         net (fo=1, routed)           0.000    28.681    iCPU/regfile_inst/iMEM_i_590_n_1
    SLICE_X109Y86        MUXF7 (Prop_muxf7_I0_O)      0.212    28.893 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.800    29.693    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.299    29.992 f  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           1.292    31.283    iCPU/regfile_inst/write_data[20]
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.124    31.407 r  iCPU/regfile_inst/x1[21]_i_9/O
                         net (fo=6, routed)           1.032    32.439    iCPU/regfile_inst/x1[21]_i_9_n_1
    SLICE_X99Y85         LUT5 (Prop_lut5_I4_O)        0.124    32.563 r  iCPU/regfile_inst/pc_next_reg[23]_i_14/O
                         net (fo=3, routed)           1.184    33.747    iCPU/regfile_inst/pc_next_reg[23]_i_14_n_1
    SLICE_X94Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.871 r  iCPU/regfile_inst/b_true_reg_i_32/O
                         net (fo=3, routed)           0.777    34.648    iCPU/regfile_inst/b_true_reg_i_32_n_1
    SLICE_X97Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.772 r  iCPU/regfile_inst/b_true_reg_i_10/O
                         net (fo=12, routed)          0.816    35.588    iCPU/regfile_inst/b_true_reg_i_10_n_1
    SLICE_X97Y89         LUT6 (Prop_lut6_I4_O)        0.124    35.712 r  iCPU/regfile_inst/pc_next_reg[29]_i_5/O
                         net (fo=2, routed)           0.806    36.519    iCPU/regfile_inst/pc_next_reg[29]_i_5_n_1
    SLICE_X97Y88         LUT6 (Prop_lut6_I3_O)        0.124    36.643 f  iCPU/regfile_inst/pc_next_reg[29]_i_2/O
                         net (fo=6, routed)           1.229    37.872    iCPU/regfile_inst/pc_next_reg[29]_i_6_0
    SLICE_X90Y87         LUT4 (Prop_lut4_I0_O)        0.124    37.996 r  iCPU/regfile_inst/pc_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.802    38.798    iCPU/regfile_inst_n_11
    SLICE_X90Y86         LDCE                                         r  iCPU/pc_next_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.235ns  (logic 1.453ns (65.004%)  route 0.782ns (34.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.439 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=54, routed)          0.504    23.943    iCPU/regfile_inst/douta[3]
    SLICE_X91Y78         LUT4 (Prop_lut4_I1_O)        0.100    24.043 r  iCPU/regfile_inst/pc_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.278    24.321    iCPU/regfile_inst_n_38
    SLICE_X90Y78         LDCE                                         r  iCPU/pc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.280ns  (logic 1.453ns (63.717%)  route 0.827ns (36.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.439 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=54, routed)          0.510    23.949    iCPU/regfile_inst/douta[3]
    SLICE_X90Y78         LUT4 (Prop_lut4_I1_O)        0.100    24.049 r  iCPU/regfile_inst/pc_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.317    24.366    iCPU/regfile_inst_n_36
    SLICE_X90Y78         LDCE                                         r  iCPU/pc_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.468ns  (logic 1.453ns (58.865%)  route 1.015ns (41.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.439 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=54, routed)          1.015    24.454    iCPU/regfile_inst/douta[3]
    SLICE_X88Y83         LUT4 (Prop_lut4_I1_O)        0.100    24.554 r  iCPU/regfile_inst/pc_next_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    24.554    iCPU/regfile_inst_n_22
    SLICE_X88Y83         LDCE                                         r  iCPU/pc_next_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.626ns  (logic 1.453ns (55.337%)  route 1.173ns (44.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.439 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=54, routed)          0.507    23.946    iCPU/regfile_inst/douta[3]
    SLICE_X90Y78         LUT4 (Prop_lut4_I1_O)        0.100    24.046 r  iCPU/regfile_inst/pc_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.665    24.712    iCPU/regfile_inst_n_34
    SLICE_X90Y80         LDCE                                         r  iCPU/pc_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.626ns  (logic 1.448ns (55.146%)  route 1.178ns (44.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.439 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=54, routed)          0.857    24.296    iCPU/regfile_inst/douta[3]
    SLICE_X88Y81         LUT4 (Prop_lut4_I1_O)        0.095    24.391 r  iCPU/regfile_inst/pc_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.320    24.712    iCPU/regfile_inst_n_31
    SLICE_X88Y81         LDCE                                         r  iCPU/pc_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.651ns  (logic 1.453ns (54.799%)  route 1.198ns (45.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.439 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=54, routed)          1.198    24.637    iCPU/regfile_inst/douta[3]
    SLICE_X88Y83         LUT4 (Prop_lut4_I1_O)        0.100    24.737 r  iCPU/regfile_inst/pc_next_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    24.737    iCPU/regfile_inst_n_24
    SLICE_X88Y83         LDCE                                         r  iCPU/pc_next_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.773ns  (logic 1.453ns (52.407%)  route 1.320ns (47.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.439 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=54, routed)          0.859    24.298    iCPU/regfile_inst/douta[3]
    SLICE_X88Y81         LUT4 (Prop_lut4_I1_O)        0.100    24.398 r  iCPU/regfile_inst/pc_next_reg[10]_i_1/O
                         net (fo=1, routed)           0.460    24.858    iCPU/regfile_inst_n_30
    SLICE_X88Y81         LDCE                                         r  iCPU/pc_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.781ns  (logic 1.453ns (52.242%)  route 1.328ns (47.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.439 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=54, routed)          1.328    24.767    iCPU/regfile_inst/douta[3]
    SLICE_X88Y83         LUT4 (Prop_lut4_I1_O)        0.100    24.867 r  iCPU/regfile_inst/pc_next_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    24.867    iCPU/regfile_inst_n_21
    SLICE_X88Y83         LDCE                                         r  iCPU/pc_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.782ns  (logic 1.453ns (52.237%)  route 1.329ns (47.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.439 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=54, routed)          1.329    24.768    iCPU/regfile_inst/douta[3]
    SLICE_X88Y83         LUT4 (Prop_lut4_I1_O)        0.100    24.868 r  iCPU/regfile_inst/pc_next_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    24.868    iCPU/regfile_inst_n_18
    SLICE_X88Y83         LDCE                                         r  iCPU/pc_next_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.832ns  (logic 1.453ns (51.308%)  route 1.379ns (48.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    22.086    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.439 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=54, routed)          1.101    24.540    iCPU/regfile_inst/douta[3]
    SLICE_X92Y79         LUT4 (Prop_lut4_I1_O)        0.100    24.640 r  iCPU/regfile_inst/pc_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.278    24.918    iCPU/regfile_inst_n_37
    SLICE_X92Y79         LDCE                                         r  iCPU/pc_next_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 0.029ns (1.680%)  route 1.697ns (98.320%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                  IBUF                         0.000     4.000 f  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.480    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.407     1.073 f  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.752     1.825    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.854 f  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.945     2.799    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -2.779    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk0_clk_wiz_0

Max Delay          1256 Endpoints
Min Delay          1256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x5_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.734ns  (logic 1.349ns (12.567%)  route 9.385ns (87.433%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X92Y84         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199     2.824    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150     2.974 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448     4.422    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326     4.748 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205     5.953    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.077 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348     7.425    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          3.186    10.734    iCPU/regfile_inst/rd_data[26]
    SLICE_X106Y92        FDRE                                         r  iCPU/regfile_inst/x5_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.682    -2.868    iCPU/regfile_inst/clk0
    SLICE_X106Y92        FDRE                                         r  iCPU/regfile_inst/x5_reg[26]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x15_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.723ns  (logic 1.349ns (12.581%)  route 9.374ns (87.419%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X92Y84         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199     2.824    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150     2.974 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448     4.422    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326     4.748 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205     5.953    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.077 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348     7.425    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          3.174    10.723    iCPU/regfile_inst/rd_data[26]
    SLICE_X111Y95        FDRE                                         r  iCPU/regfile_inst/x15_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.686    -2.864    iCPU/regfile_inst/clk0
    SLICE_X111Y95        FDRE                                         r  iCPU/regfile_inst/x15_reg[26]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x21_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.588ns  (logic 1.349ns (12.741%)  route 9.239ns (87.259%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X92Y84         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199     2.824    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150     2.974 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448     4.422    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326     4.748 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205     5.953    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.077 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348     7.425    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          3.039    10.588    iCPU/regfile_inst/rd_data[26]
    SLICE_X110Y92        FDRE                                         r  iCPU/regfile_inst/x21_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.685    -2.865    iCPU/regfile_inst/clk0
    SLICE_X110Y92        FDRE                                         r  iCPU/regfile_inst/x21_reg[26]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x9_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.481ns  (logic 1.349ns (12.871%)  route 9.132ns (87.129%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X92Y84         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199     2.824    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150     2.974 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448     4.422    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326     4.748 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205     5.953    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.077 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348     7.425    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.932    10.481    iCPU/regfile_inst/rd_data[26]
    SLICE_X107Y95        FDRE                                         r  iCPU/regfile_inst/x9_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    -2.867    iCPU/regfile_inst/clk0
    SLICE_X107Y95        FDRE                                         r  iCPU/regfile_inst/x9_reg[26]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x27_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.433ns  (logic 1.349ns (12.931%)  route 9.084ns (87.069%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X92Y84         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199     2.824    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150     2.974 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448     4.422    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326     4.748 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205     5.953    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.077 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348     7.425    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.884    10.433    iCPU/regfile_inst/rd_data[26]
    SLICE_X111Y93        FDRE                                         r  iCPU/regfile_inst/x27_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.686    -2.864    iCPU/regfile_inst/clk0
    SLICE_X111Y93        FDRE                                         r  iCPU/regfile_inst/x27_reg[26]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x29_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.294ns  (logic 1.349ns (13.105%)  route 8.945ns (86.895%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X92Y84         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199     2.824    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150     2.974 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448     4.422    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326     4.748 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205     5.953    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.077 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348     7.425    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.745    10.294    iCPU/regfile_inst/rd_data[26]
    SLICE_X109Y93        FDRE                                         r  iCPU/regfile_inst/x29_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    -2.867    iCPU/regfile_inst/clk0
    SLICE_X109Y93        FDRE                                         r  iCPU/regfile_inst/x29_reg[26]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x11_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.292ns  (logic 1.349ns (13.107%)  route 8.943ns (86.893%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X92Y84         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199     2.824    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150     2.974 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448     4.422    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326     4.748 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205     5.953    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.077 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348     7.425    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.743    10.292    iCPU/regfile_inst/rd_data[26]
    SLICE_X107Y96        FDRE                                         r  iCPU/regfile_inst/x11_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    -2.867    iCPU/regfile_inst/clk0
    SLICE_X107Y96        FDRE                                         r  iCPU/regfile_inst/x11_reg[26]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x19_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.263ns  (logic 1.349ns (13.144%)  route 8.914ns (86.856%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X92Y84         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199     2.824    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150     2.974 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448     4.422    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326     4.748 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205     5.953    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.077 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348     7.425    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.714    10.263    iCPU/regfile_inst/rd_data[26]
    SLICE_X109Y92        FDRE                                         r  iCPU/regfile_inst/x19_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.682    -2.868    iCPU/regfile_inst/clk0
    SLICE_X109Y92        FDRE                                         r  iCPU/regfile_inst/x19_reg[26]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x6_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.130ns  (logic 1.349ns (13.316%)  route 8.781ns (86.684%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X92Y84         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199     2.824    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150     2.974 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448     4.422    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326     4.748 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205     5.953    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.077 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348     7.425    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.582    10.130    iCPU/regfile_inst/rd_data[26]
    SLICE_X107Y94        FDRE                                         r  iCPU/regfile_inst/x6_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    -2.867    iCPU/regfile_inst/clk0
    SLICE_X107Y94        FDRE                                         r  iCPU/regfile_inst/x6_reg[26]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x23_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.104ns  (logic 1.349ns (13.351%)  route 8.755ns (86.649%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X92Y84         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=17, routed)          2.199     2.824    iDec/cs_uart
    SLICE_X93Y79         LUT2 (Prop_lut2_I1_O)        0.150     2.974 f  iDec/x1[7]_i_2/O
                         net (fo=20, routed)          1.448     4.422    iDec/cs_uart_reg_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I2_O)        0.326     4.748 f  iDec/x1[31]_i_15/O
                         net (fo=16, routed)          1.205     5.953    iDec/x1[31]_i_15_n_1
    SLICE_X86Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.077 r  iDec/x1[26]_i_2/O
                         net (fo=1, routed)           1.348     7.425    iCPU/regfile_inst/x31_reg[26]_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.549 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          2.556    10.104    iCPU/regfile_inst/rd_data[26]
    SLICE_X108Y93        FDRE                                         r  iCPU/regfile_inst/x23_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.683    -2.867    iCPU/regfile_inst/clk0
    SLICE_X108Y93        FDRE                                         r  iCPU/regfile_inst/x23_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_next_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.293ns (78.112%)  route 0.082ns (21.888%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[25]/G
    SLICE_X90Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[25]/Q
                         net (fo=1, routed)           0.082     0.260    iCPU/inst0/Q[25]
    SLICE_X91Y85         LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  iCPU/inst0/pc[25]_i_5/O
                         net (fo=1, routed)           0.000     0.305    iCPU/inst0/pc[25]_i_5_n_1
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.375 r  iCPU/inst0/pc_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.375    iCPU/inst0_n_33
    SLICE_X91Y85         FDCE                                         r  iCPU/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.871    -1.275    iCPU/clk0
    SLICE_X91Y85         FDCE                                         r  iCPU/pc_reg[25]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.293ns (78.112%)  route 0.082ns (21.888%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y86         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[29]/G
    SLICE_X90Y86         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[29]/Q
                         net (fo=1, routed)           0.082     0.260    iCPU/inst0/Q[29]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  iCPU/inst0/pc[29]_i_4/O
                         net (fo=1, routed)           0.000     0.305    iCPU/inst0/pc[29]_i_4_n_1
    SLICE_X91Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.375 r  iCPU/inst0/pc_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.375    iCPU/inst0_n_36
    SLICE_X91Y86         FDCE                                         r  iCPU/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.871    -1.275    iCPU/clk0
    SLICE_X91Y86         FDCE                                         r  iCPU/pc_reg[29]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.286ns (72.557%)  route 0.108ns (27.443%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[4]/G
    SLICE_X90Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[4]/Q
                         net (fo=1, routed)           0.108     0.286    iCPU/inst0/Q[4]
    SLICE_X91Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.331 r  iCPU/inst0/pc[1]_i_2/O
                         net (fo=1, routed)           0.000     0.331    iCPU/inst0/pc[1]_i_2_n_1
    SLICE_X91Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.394 r  iCPU/inst0/pc_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.394    iCPU/inst0_n_6
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.865    -1.281    iCPU/clk0
    SLICE_X91Y79         FDCE                                         r  iCPU/pc_reg[4]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.329ns (80.028%)  route 0.082ns (19.972%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[25]/G
    SLICE_X90Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[25]/Q
                         net (fo=1, routed)           0.082     0.260    iCPU/inst0/Q[25]
    SLICE_X91Y85         LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  iCPU/inst0/pc[25]_i_5/O
                         net (fo=1, routed)           0.000     0.305    iCPU/inst0/pc[25]_i_5_n_1
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.411 r  iCPU/inst0/pc_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.411    iCPU/inst0_n_32
    SLICE_X91Y85         FDCE                                         r  iCPU/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.871    -1.275    iCPU/clk0
    SLICE_X91Y85         FDCE                                         r  iCPU/pc_reg[26]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.329ns (80.028%)  route 0.082ns (19.972%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y86         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[29]/G
    SLICE_X90Y86         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[29]/Q
                         net (fo=1, routed)           0.082     0.260    iCPU/inst0/Q[29]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  iCPU/inst0/pc[29]_i_4/O
                         net (fo=1, routed)           0.000     0.305    iCPU/inst0/pc[29]_i_4_n_1
    SLICE_X91Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.411 r  iCPU/inst0/pc_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.411    iCPU/inst0_n_35
    SLICE_X91Y86         FDCE                                         r  iCPU/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.871    -1.275    iCPU/clk0
    SLICE_X91Y86         FDCE                                         r  iCPU/pc_reg[30]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.288ns (68.068%)  route 0.135ns (31.932%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[6]/G
    SLICE_X90Y80         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[6]/Q
                         net (fo=1, routed)           0.135     0.313    iCPU/inst0/Q[6]
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  iCPU/inst0/pc[5]_i_4/O
                         net (fo=1, routed)           0.000     0.358    iCPU/inst0/pc[5]_i_4_n_1
    SLICE_X91Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.423 r  iCPU/inst0/pc_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.423    iCPU/inst0_n_12
    SLICE_X91Y80         FDCE                                         r  iCPU/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.866    -1.280    iCPU/clk0
    SLICE_X91Y80         FDCE                                         r  iCPU/pc_reg[6]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.289ns (67.983%)  route 0.136ns (32.017%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[27]/G
    SLICE_X90Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[27]/Q
                         net (fo=1, routed)           0.136     0.314    iCPU/inst0/Q[27]
    SLICE_X91Y85         LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  iCPU/inst0/pc[25]_i_3/O
                         net (fo=1, routed)           0.000     0.359    iCPU/inst0/pc[25]_i_3_n_1
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.425 r  iCPU/inst0/pc_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.425    iCPU/inst0_n_31
    SLICE_X91Y85         FDCE                                         r  iCPU/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.871    -1.275    iCPU/clk0
    SLICE_X91Y85         FDCE                                         r  iCPU/pc_reg[27]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.203ns (47.108%)  route 0.228ns (52.892%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y79         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[0]/G
    SLICE_X93Y79         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[0]/Q
                         net (fo=1, routed)           0.228     0.386    iCPU/inst0/Q[0]
    SLICE_X93Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.431 r  iCPU/inst0/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.431    iCPU/inst0_n_5
    SLICE_X93Y80         FDCE                                         r  iCPU/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.866    -1.280    iCPU/clk0
    SLICE_X93Y80         FDCE                                         r  iCPU/pc_reg[0]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.369ns (81.799%)  route 0.082ns (18.201%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y86         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[29]/G
    SLICE_X90Y86         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[29]/Q
                         net (fo=1, routed)           0.082     0.260    iCPU/inst0/Q[29]
    SLICE_X91Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  iCPU/inst0/pc[29]_i_4/O
                         net (fo=1, routed)           0.000     0.305    iCPU/inst0/pc[29]_i_4_n_1
    SLICE_X91Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.451 r  iCPU/inst0/pc_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.451    iCPU/inst0_n_34
    SLICE_X91Y86         FDCE                                         r  iCPU/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.871    -1.275    iCPU/clk0
    SLICE_X91Y86         FDCE                                         r  iCPU/pc_reg[31]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.322ns (70.290%)  route 0.136ns (29.710%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[27]/G
    SLICE_X90Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[27]/Q
                         net (fo=1, routed)           0.136     0.314    iCPU/inst0/Q[27]
    SLICE_X91Y85         LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  iCPU/inst0/pc[25]_i_3/O
                         net (fo=1, routed)           0.000     0.359    iCPU/inst0/pc[25]_i_3_n_1
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.458 r  iCPU/inst0/pc_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.458    iCPU/inst0_n_30
    SLICE_X91Y85         FDCE                                         r  iCPU/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.871    -1.275    iCPU/clk0
    SLICE_X91Y85         FDCE                                         r  iCPU/pc_reg[28]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk180_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.363ns  (logic 0.559ns (41.007%)  route 0.804ns (58.993%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X87Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.804     1.363    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.632    47.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.300ns  (logic 0.559ns (43.005%)  route 0.741ns (56.995%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X87Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.741     1.300    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.158ns (30.452%)  route 0.361ns (69.548%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X87Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.361     0.519    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.158ns (28.717%)  route 0.392ns (71.283%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X87Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.392     0.550    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.903    48.757    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





