// Seed: 3149485846
module module_0 (
    input  logic id_0,
    output reg   id_1
);
  tri   id_2;
  reg   id_3;
  logic id_4;
  reg   id_5;
  assign id_3 = id_5;
  always @(posedge 1'h0 or posedge 1) begin
    if (id_2[1'h0]) id_5 <= ~(id_4 << id_3);
    else id_1 <= 1;
  end
endmodule
