{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714647087200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714647087201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 13:51:27 2024 " "Processing started: Thu May  2 13:51:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714647087201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714647087201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_Main -c AES_Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_Main -c AES_Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714647087201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714647087708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714647087708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 aesEncrypt.v(747) " "Verilog HDL Declaration information at aesEncrypt.v(747): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 747 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714647098078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 aesEncrypt.v(748) " "Verilog HDL Declaration information at aesEncrypt.v(748): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 748 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714647098078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 aesEncrypt.v(749) " "Verilog HDL Declaration information at aesEncrypt.v(749): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 749 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714647098078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 aesEncrypt.v(750) " "Verilog HDL Declaration information at aesEncrypt.v(750): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 750 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714647098079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B0 b0 aesEncrypt.v(752) " "Verilog HDL Declaration information at aesEncrypt.v(752): object \"B0\" differs only in case from object \"b0\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 752 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714647098079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 aesEncrypt.v(753) " "Verilog HDL Declaration information at aesEncrypt.v(753): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 753 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714647098079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 aesEncrypt.v(754) " "Verilog HDL Declaration information at aesEncrypt.v(754): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 754 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714647098079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B3 b3 aesEncrypt.v(755) " "Verilog HDL Declaration information at aesEncrypt.v(755): object \"B3\" differs only in case from object \"b3\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 755 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714647098080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/youss/aes-128-verilog/src/aes_encrypt/aesencrypt.v 10 10 " "Found 10 design units, including 10 entities, in source file /users/youss/aes-128-verilog/src/aes_encrypt/aesencrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 aesEncrypt " "Found entity 1: aesEncrypt" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098089 ""} { "Info" "ISGN_ENTITY_NAME" "2 keySchedule " "Found entity 2: keySchedule" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098089 ""} { "Info" "ISGN_ENTITY_NAME" "3 ShiftRows " "Found entity 3: ShiftRows" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098089 ""} { "Info" "ISGN_ENTITY_NAME" "4 round " "Found entity 4: round" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098089 ""} { "Info" "ISGN_ENTITY_NAME" "5 MixColumns " "Found entity 5: MixColumns" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098089 ""} { "Info" "ISGN_ENTITY_NAME" "6 MxColumns " "Found entity 6: MxColumns" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098089 ""} { "Info" "ISGN_ENTITY_NAME" "7 SubBytes " "Found entity 7: SubBytes" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098089 ""} { "Info" "ISGN_ENTITY_NAME" "8 sbox " "Found entity 8: sbox" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098089 ""} { "Info" "ISGN_ENTITY_NAME" "9 add3 " "Found entity 9: add3" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 1075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098089 ""} { "Info" "ISGN_ENTITY_NAME" "10 binary_to_BCD " "Found entity 10: binary_to_BCD" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 1107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714647098089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AES_Main.v(116) " "Verilog HDL information at AES_Main.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "AES_Main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714647098096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_main.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Main " "Found entity 1: AES_Main" {  } { { "AES_Main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714647098098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCD bcd ShiftAdd3.v(1) " "Verilog HDL Declaration information at ShiftAdd3.v(1): object \"BCD\" differs only in case from object \"bcd\" in the same scope" {  } { { "../ShiftAdd3/ShiftAdd3.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/ShiftAdd3/ShiftAdd3.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714647098103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/youss/aes-128-verilog/src/shiftadd3/shiftadd3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/youss/aes-128-verilog/src/shiftadd3/shiftadd3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftAdd3 " "Found entity 1: ShiftAdd3" {  } { { "../ShiftAdd3/ShiftAdd3.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/ShiftAdd3/ShiftAdd3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714647098104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/youss/aes-128-verilog/src/aes_decrypt/decryption.v 7 7 " "Found 7 design units, including 7 entities, in source file /users/youss/aes-128-verilog/src/aes_decrypt/decryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decryption " "Found entity 1: Decryption" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098114 ""} { "Info" "ISGN_ENTITY_NAME" "2 OrgMixColumns " "Found entity 2: OrgMixColumns" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098114 ""} { "Info" "ISGN_ENTITY_NAME" "3 InvMixColumns " "Found entity 3: InvMixColumns" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098114 ""} { "Info" "ISGN_ENTITY_NAME" "4 InverseShiftRows " "Found entity 4: InverseShiftRows" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098114 ""} { "Info" "ISGN_ENTITY_NAME" "5 InvSubBytes " "Found entity 5: InvSubBytes" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098114 ""} { "Info" "ISGN_ENTITY_NAME" "6 inverse_sbox " "Found entity 6: inverse_sbox" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098114 ""} { "Info" "ISGN_ENTITY_NAME" "7 Decryption_Round " "Found entity 7: Decryption_Round" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714647098114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714647098114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_Main " "Elaborating entity \"AES_Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714647098267 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ShiftAdd3\[10..0\] 0 AES_Main.v(210) " "Net \"ShiftAdd3\[10..0\]\" at AES_Main.v(210) has no driver or initial value, using a default initial value '0'" {  } { { "AES_Main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 210 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714647098417 "|AES_Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule keySchedule:exp128 " "Elaborating entity \"keySchedule\" for hierarchy \"keySchedule:exp128\"" {  } { { "AES_Main.v" "exp128" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647098678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule keySchedule:exp192 " "Elaborating entity \"keySchedule\" for hierarchy \"keySchedule:exp192\"" {  } { { "AES_Main.v" "exp192" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647098699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule keySchedule:exp256 " "Elaborating entity \"keySchedule\" for hierarchy \"keySchedule:exp256\"" {  } { { "AES_Main.v" "exp256" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647098722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aesEncrypt aesEncrypt:enc128 " "Elaborating entity \"aesEncrypt\" for hierarchy \"aesEncrypt:enc128\"" {  } { { "AES_Main.v" "enc128" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647098740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round aesEncrypt:enc128\|round:rndx " "Elaborating entity \"round\" for hierarchy \"aesEncrypt:enc128\|round:rndx\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "rndx" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647099367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes aesEncrypt:enc128\|round:rndx\|SubBytes:s " "Elaborating entity \"SubBytes\" for hierarchy \"aesEncrypt:enc128\|round:rndx\|SubBytes:s\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "s" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647099374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox aesEncrypt:enc128\|round:rndx\|SubBytes:s\|sbox:b0 " "Elaborating entity \"sbox\" for hierarchy \"aesEncrypt:enc128\|round:rndx\|SubBytes:s\|sbox:b0\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "b0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647099379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRows aesEncrypt:enc128\|round:rndx\|ShiftRows:sr " "Elaborating entity \"ShiftRows\" for hierarchy \"aesEncrypt:enc128\|round:rndx\|ShiftRows:sr\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "sr" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647099507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns aesEncrypt:enc128\|round:rndx\|MixColumns:mx " "Elaborating entity \"MixColumns\" for hierarchy \"aesEncrypt:enc128\|round:rndx\|MixColumns:mx\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "mx" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647099514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MxColumns aesEncrypt:enc128\|round:rndx\|MixColumns:mx\|MxColumns:mix0 " "Elaborating entity \"MxColumns\" for hierarchy \"aesEncrypt:enc128\|round:rndx\|MixColumns:mx\|MxColumns:mix0\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "mix0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647099521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 aesEncrypt.v(770) " "Verilog HDL assignment warning at aesEncrypt.v(770): truncated value with size 8 to match size of target (1)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714647099524 "|AES_Main|aesEncrypt:enc128|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 aesEncrypt.v(774) " "Verilog HDL assignment warning at aesEncrypt.v(774): truncated value with size 8 to match size of target (1)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714647099524 "|AES_Main|aesEncrypt:enc128|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 aesEncrypt.v(778) " "Verilog HDL assignment warning at aesEncrypt.v(778): truncated value with size 8 to match size of target (1)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714647099524 "|AES_Main|aesEncrypt:enc128|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 aesEncrypt.v(782) " "Verilog HDL assignment warning at aesEncrypt.v(782): truncated value with size 8 to match size of target (1)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714647099524 "|AES_Main|aesEncrypt:enc128|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aesEncrypt aesEncrypt:enc192 " "Elaborating entity \"aesEncrypt\" for hierarchy \"aesEncrypt:enc192\"" {  } { { "AES_Main.v" "enc192" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647099660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aesEncrypt aesEncrypt:enc256 " "Elaborating entity \"aesEncrypt\" for hierarchy \"aesEncrypt:enc256\"" {  } { { "AES_Main.v" "enc256" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647100413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption Decryption:dec128 " "Elaborating entity \"Decryption\" for hierarchy \"Decryption:dec128\"" {  } { { "AES_Main.v" "dec128" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647101206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption_Round Decryption:dec128\|Decryption_Round:rndx " "Elaborating entity \"Decryption_Round\" for hierarchy \"Decryption:dec128\|Decryption_Round:rndx\"" {  } { { "../AES_Decrypt/Decryption.v" "rndx" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647101451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSubBytes Decryption:dec128\|Decryption_Round:rndx\|InvSubBytes:s " "Elaborating entity \"InvSubBytes\" for hierarchy \"Decryption:dec128\|Decryption_Round:rndx\|InvSubBytes:s\"" {  } { { "../AES_Decrypt/Decryption.v" "s" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647101458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_sbox Decryption:dec128\|Decryption_Round:rndx\|InvSubBytes:s\|inverse_sbox:b0 " "Elaborating entity \"inverse_sbox\" for hierarchy \"Decryption:dec128\|Decryption_Round:rndx\|InvSubBytes:s\|inverse_sbox:b0\"" {  } { { "../AES_Decrypt/Decryption.v" "b0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647101461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InverseShiftRows Decryption:dec128\|Decryption_Round:rndx\|InverseShiftRows:r " "Elaborating entity \"InverseShiftRows\" for hierarchy \"Decryption:dec128\|Decryption_Round:rndx\|InverseShiftRows:r\"" {  } { { "../AES_Decrypt/Decryption.v" "r" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647101581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrgMixColumns Decryption:dec128\|Decryption_Round:rndx\|OrgMixColumns:m " "Elaborating entity \"OrgMixColumns\" for hierarchy \"Decryption:dec128\|Decryption_Round:rndx\|OrgMixColumns:m\"" {  } { { "../AES_Decrypt/Decryption.v" "m" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647101586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns Decryption:dec128\|Decryption_Round:rndx\|OrgMixColumns:m\|InvMixColumns:mix0 " "Elaborating entity \"InvMixColumns\" for hierarchy \"Decryption:dec128\|Decryption_Round:rndx\|OrgMixColumns:m\|InvMixColumns:mix0\"" {  } { { "../AES_Decrypt/Decryption.v" "mix0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647101591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Decryption.v(111) " "Verilog HDL assignment warning at Decryption.v(111): truncated value with size 32 to match size of target (8)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714647101594 "|AES_Main|Decryption:l3|Decryption_Round:rndx|OrgMixColumns:m|InvMixColumns:mix0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption Decryption:dec192 " "Elaborating entity \"Decryption\" for hierarchy \"Decryption:dec192\"" {  } { { "AES_Main.v" "dec192" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647101709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption Decryption:dec256 " "Elaborating entity \"Decryption\" for hierarchy \"Decryption:dec256\"" {  } { { "AES_Main.v" "dec256" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647102077 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "40 " "Found 40 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram0 " "RAM logic \"keySchedule:exp128\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram1 " "RAM logic \"keySchedule:exp128\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram1" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram2 " "RAM logic \"keySchedule:exp128\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram2" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram3 " "RAM logic \"keySchedule:exp128\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram3" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram4 " "RAM logic \"keySchedule:exp128\|Ram4\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram4" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram5 " "RAM logic \"keySchedule:exp128\|Ram5\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram5" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram6 " "RAM logic \"keySchedule:exp128\|Ram6\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram6" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram7 " "RAM logic \"keySchedule:exp128\|Ram7\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram7" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram8 " "RAM logic \"keySchedule:exp128\|Ram8\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram8" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram9 " "RAM logic \"keySchedule:exp128\|Ram9\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram9" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram10 " "RAM logic \"keySchedule:exp128\|Ram10\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram10" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram11 " "RAM logic \"keySchedule:exp128\|Ram11\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram11" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram12 " "RAM logic \"keySchedule:exp128\|Ram12\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram12" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram13 " "RAM logic \"keySchedule:exp128\|Ram13\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram13" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram14 " "RAM logic \"keySchedule:exp128\|Ram14\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram14" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram15 " "RAM logic \"keySchedule:exp128\|Ram15\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram15" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram16 " "RAM logic \"keySchedule:exp128\|Ram16\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram16" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram17 " "RAM logic \"keySchedule:exp128\|Ram17\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram17" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram18 " "RAM logic \"keySchedule:exp128\|Ram18\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram18" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram19 " "RAM logic \"keySchedule:exp128\|Ram19\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram19" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram20 " "RAM logic \"keySchedule:exp128\|Ram20\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram20" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram21 " "RAM logic \"keySchedule:exp128\|Ram21\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram21" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram22 " "RAM logic \"keySchedule:exp128\|Ram22\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram22" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram23 " "RAM logic \"keySchedule:exp128\|Ram23\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram23" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram24 " "RAM logic \"keySchedule:exp128\|Ram24\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram24" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram25 " "RAM logic \"keySchedule:exp128\|Ram25\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram25" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram26 " "RAM logic \"keySchedule:exp128\|Ram26\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram26" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram27 " "RAM logic \"keySchedule:exp128\|Ram27\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram27" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram28 " "RAM logic \"keySchedule:exp128\|Ram28\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram28" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram29 " "RAM logic \"keySchedule:exp128\|Ram29\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram29" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram30 " "RAM logic \"keySchedule:exp128\|Ram30\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram30" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram31 " "RAM logic \"keySchedule:exp128\|Ram31\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram31" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram32 " "RAM logic \"keySchedule:exp128\|Ram32\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram32" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram33 " "RAM logic \"keySchedule:exp128\|Ram33\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram33" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram34 " "RAM logic \"keySchedule:exp128\|Ram34\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram34" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram35 " "RAM logic \"keySchedule:exp128\|Ram35\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram35" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram36 " "RAM logic \"keySchedule:exp128\|Ram36\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram36" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram37 " "RAM logic \"keySchedule:exp128\|Ram37\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram37" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram38 " "RAM logic \"keySchedule:exp128\|Ram38\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram38" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram39 " "RAM logic \"keySchedule:exp128\|Ram39\" is uninferred due to asynchronous read logic" {  } { { "../AES_Encrypt/aesEncrypt.v" "Ram39" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714647115709 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714647115709 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[19\] VCC " "Pin \"bcd\[19\]\" is stuck at VCC" {  } { { "AES_Main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714647135472 "|AES_Main|bcd[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714647135472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714647135855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/youss/AES-128-Verilog/src/AES_Main/output_files/AES_Main.map.smsg " "Generated suppressed messages file C:/Users/youss/AES-128-Verilog/src/AES_Main/output_files/AES_Main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714647157645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714647158299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714647158299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1636 " "Implemented 1636 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714647158461 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714647158461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1595 " "Implemented 1595 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714647158461 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714647158461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714647158461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5492 " "Peak virtual memory: 5492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714647158499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 13:52:38 2024 " "Processing ended: Thu May  2 13:52:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714647158499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714647158499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714647158499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714647158499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714647159934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714647159934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 13:52:39 2024 " "Processing started: Thu May  2 13:52:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714647159934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714647159934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AES_Main -c AES_Main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AES_Main -c AES_Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714647159934 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714647160038 ""}
{ "Info" "0" "" "Project  = AES_Main" {  } {  } 0 0 "Project  = AES_Main" 0 0 "Fitter" 0 0 1714647160039 ""}
{ "Info" "0" "" "Revision = AES_Main" {  } {  } 0 0 "Revision = AES_Main" 0 0 "Fitter" 0 0 1714647160039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714647160255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714647160256 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AES_Main 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"AES_Main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714647160277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714647160334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714647160334 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714647160839 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714647160855 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714647161030 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1714647180535 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 52 global CLKCTRL_G4 " "clk~inputCLKENA0 with 52 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1714647180790 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714647180790 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1714647180790 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_AA14 " "Refclk input I/O pad clk is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1714647180791 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1714647180791 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1714647180791 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714647180792 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714647180872 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714647180875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714647180881 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714647180885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714647180887 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714647180889 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AES_Main.sdc " "Synopsys Design Constraints File file not found: 'AES_Main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714647182720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714647182721 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714647182771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714647182772 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714647182774 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714647183082 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714647183086 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714647183086 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714647183238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714647196072 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1714647196815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:13 " "Fitter placement preparation operations ending: elapsed time is 00:03:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714647389298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714647634135 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714647643767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714647643767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714647647729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/youss/AES-128-Verilog/src/AES_Main/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714647668526 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714647668526 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1714647812048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714647878536 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714647878536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:42 " "Fitter routing operations ending: elapsed time is 00:03:42" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714647878547 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.91 " "Total time spent on timing analysis during the Fitter is 9.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714647891526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714647891666 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714647893876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714647893879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714647896036 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714647909035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/youss/AES-128-Verilog/src/AES_Main/output_files/AES_Main.fit.smsg " "Generated suppressed messages file C:/Users/youss/AES-128-Verilog/src/AES_Main/output_files/AES_Main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714647910119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6930 " "Peak virtual memory: 6930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714647911729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 14:05:11 2024 " "Processing ended: Thu May  2 14:05:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714647911729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:12:32 " "Elapsed time: 00:12:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714647911729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:58 " "Total CPU time (on all processors): 00:06:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714647911729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714647911729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714647914003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714647914004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 14:05:13 2024 " "Processing started: Thu May  2 14:05:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714647914004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714647914004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AES_Main -c AES_Main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AES_Main -c AES_Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714647914004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714647914873 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714647921496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714647922664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 14:05:22 2024 " "Processing ended: Thu May  2 14:05:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714647922664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714647922664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714647922664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714647922664 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714647923510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714647924223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714647924224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 14:05:23 2024 " "Processing started: Thu May  2 14:05:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714647924224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714647924224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AES_Main -c AES_Main " "Command: quartus_sta AES_Main -c AES_Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714647924224 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714647924336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714647925237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714647925237 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647925296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647925296 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AES_Main.sdc " "Synopsys Design Constraints File file not found: 'AES_Main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714647925845 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647925845 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkEncrypt128 clkEncrypt128 " "create_clock -period 1.000 -name clkEncrypt128 clkEncrypt128" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714647925852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714647925852 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714647925852 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1714647925864 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714647926112 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714647926114 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714647926128 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714647926351 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714647926351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.297 " "Worst-case setup slack is -9.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647926355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647926355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.297            -298.660 clk  " "   -9.297            -298.660 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647926355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.104           -1646.508 clkEncrypt128  " "   -8.104           -1646.508 clkEncrypt128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647926355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647926355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.784 " "Worst-case hold slack is -1.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647926373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647926373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.784             -21.070 clk  " "   -1.784             -21.070 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647926373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clkEncrypt128  " "    0.380               0.000 clkEncrypt128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647926373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647926373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714647926379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714647926383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.574 " "Worst-case minimum pulse width slack is -0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647926387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647926387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574             -37.268 clk  " "   -0.574             -37.268 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647926387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441            -174.679 clkEncrypt128  " "   -0.441            -174.679 clkEncrypt128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647926387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647926387 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714647926403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714647926434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714647927940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714647928309 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714647928350 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714647928350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.900 " "Worst-case setup slack is -8.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647928352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647928352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.900            -284.029 clk  " "   -8.900            -284.029 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647928352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.022           -1623.071 clkEncrypt128  " "   -8.022           -1623.071 clkEncrypt128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647928352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647928352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.960 " "Worst-case hold slack is -1.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647928368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647928368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.960             -25.348 clk  " "   -1.960             -25.348 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647928368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clkEncrypt128  " "    0.380               0.000 clkEncrypt128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647928368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647928368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714647928371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714647928374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.590 " "Worst-case minimum pulse width slack is -0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647928376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647928376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590             -34.873 clk  " "   -0.590             -34.873 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647928376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414            -175.054 clkEncrypt128  " "   -0.414            -175.054 clkEncrypt128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647928376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647928376 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714647928390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714647928558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714647929784 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714647930134 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714647930148 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714647930148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.365 " "Worst-case setup slack is -6.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.365            -178.918 clk  " "   -6.365            -178.918 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.478            -907.970 clkEncrypt128  " "   -4.478            -907.970 clkEncrypt128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647930152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.963 " "Worst-case hold slack is -0.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963             -10.543 clk  " "   -0.963             -10.543 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 clkEncrypt128  " "    0.117               0.000 clkEncrypt128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647930170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714647930174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714647930178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.597 " "Worst-case minimum pulse width slack is -0.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597             -18.786 clk  " "   -0.597             -18.786 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182             -17.477 clkEncrypt128  " "   -0.182             -17.477 clkEncrypt128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647930182 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714647930194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714647930629 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714647930641 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714647930641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.255 " "Worst-case setup slack is -5.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.255            -149.907 clk  " "   -5.255            -149.907 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.062            -815.142 clkEncrypt128  " "   -4.062            -815.142 clkEncrypt128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647930645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.255 " "Worst-case hold slack is -1.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.255             -16.888 clk  " "   -1.255             -16.888 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clkEncrypt128  " "    0.141               0.000 clkEncrypt128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647930661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714647930665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714647930668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.572 " "Worst-case minimum pulse width slack is -0.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572             -17.725 clk  " "   -0.572             -17.725 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -8.253 clkEncrypt128  " "   -0.106              -8.253 clkEncrypt128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714647930671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714647930671 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714647933050 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714647933052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5211 " "Peak virtual memory: 5211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714647933255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 14:05:33 2024 " "Processing ended: Thu May  2 14:05:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714647933255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714647933255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714647933255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714647933255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1714647934760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714647934761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 14:05:34 2024 " "Processing started: Thu May  2 14:05:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714647934761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714647934761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AES_Main -c AES_Main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AES_Main -c AES_Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714647934761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1714647935835 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AES_Main.vo C:/Users/youss/AES-128-Verilog/src/AES_Main/simulation/questa/ simulation " "Generated file AES_Main.vo in folder \"C:/Users/youss/AES-128-Verilog/src/AES_Main/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714647936495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714647936569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 14:05:36 2024 " "Processing ended: Thu May  2 14:05:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714647936569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714647936569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714647936569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714647936569 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus Prime Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714647937395 ""}
