green_car_rom.v,verilog,xil_defaultlib,../../../../final_project.gen/sources_1/ip/green_car_rom/sim/green_car_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
