
USB2CAN_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009738  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080098c0  080098c0  000198c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009938  08009938  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  08009938  08009938  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009938  08009938  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009938  08009938  00019938  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800993c  0800993c  0001993c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009940  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a88  200001e4  08009b24  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c6c  08009b24  00021c6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014a61  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000031d6  00000000  00000000  00034c75  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c80  00000000  00000000  00037e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b08  00000000  00000000  00038ad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019f5b  00000000  00000000  000395d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dba4  00000000  00000000  00053533  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00086ea3  00000000  00000000  000610d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e7f7a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003234  00000000  00000000  000e7ff8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e4 	.word	0x200001e4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080098a8 	.word	0x080098a8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e8 	.word	0x200001e8
 80001c4:	080098a8 	.word	0x080098a8

080001c8 <LedInit>:
 *      Author: coryg
 */

#include "led.h"

void LedInit(Led_t* stLed, GPIO_TypeDef *pPort, uint16_t nPin){
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	60f8      	str	r0, [r7, #12]
 80001d0:	60b9      	str	r1, [r7, #8]
 80001d2:	4613      	mov	r3, r2
 80001d4:	80fb      	strh	r3, [r7, #6]
  stLed->pPort = pPort;
 80001d6:	68fb      	ldr	r3, [r7, #12]
 80001d8:	68ba      	ldr	r2, [r7, #8]
 80001da:	601a      	str	r2, [r3, #0]
  stLed->nPin = nPin;
 80001dc:	68fb      	ldr	r3, [r7, #12]
 80001de:	88fa      	ldrh	r2, [r7, #6]
 80001e0:	809a      	strh	r2, [r3, #4]
}
 80001e2:	bf00      	nop
 80001e4:	3714      	adds	r7, #20
 80001e6:	46bd      	mov	sp, r7
 80001e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ec:	4770      	bx	lr

080001ee <LedUpdate>:

void LedUpdate(Led_t* stLed){
 80001ee:	b580      	push	{r7, lr}
 80001f0:	b084      	sub	sp, #16
 80001f2:	af00      	add	r7, sp, #0
 80001f4:	6078      	str	r0, [r7, #4]
  uint32_t nNow = HAL_GetTick();
 80001f6:	f001 fb05 	bl	8001804 <HAL_GetTick>
 80001fa:	60f8      	str	r0, [r7, #12]

  if(nNow < stLed->nOnUntil){
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	689b      	ldr	r3, [r3, #8]
 8000200:	68fa      	ldr	r2, [r7, #12]
 8000202:	429a      	cmp	r2, r3
 8000204:	d20a      	bcs.n	800021c <LedUpdate+0x2e>
    stLed->pPort->ODR |= stLed->nPin;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	695a      	ldr	r2, [r3, #20]
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	889b      	ldrh	r3, [r3, #4]
 8000210:	4619      	mov	r1, r3
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	430a      	orrs	r2, r1
 8000218:	615a      	str	r2, [r3, #20]
  } else{
    stLed->pPort->ODR &= ~stLed->nPin;
  }
}
 800021a:	e00a      	b.n	8000232 <LedUpdate+0x44>
    stLed->pPort->ODR &= ~stLed->nPin;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	695a      	ldr	r2, [r3, #20]
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	889b      	ldrh	r3, [r3, #4]
 8000226:	43db      	mvns	r3, r3
 8000228:	4619      	mov	r1, r3
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	400a      	ands	r2, r1
 8000230:	615a      	str	r2, [r3, #20]
}
 8000232:	bf00      	nop
 8000234:	3710      	adds	r7, #16
 8000236:	46bd      	mov	sp, r7
 8000238:	bd80      	pop	{r7, pc}

0800023a <LedBlink>:

void LedBlink(Led_t* stLed, uint16_t nOnTime){
 800023a:	b580      	push	{r7, lr}
 800023c:	b082      	sub	sp, #8
 800023e:	af00      	add	r7, sp, #0
 8000240:	6078      	str	r0, [r7, #4]
 8000242:	460b      	mov	r3, r1
 8000244:	807b      	strh	r3, [r7, #2]
  stLed->nOnUntil = HAL_GetTick() + nOnTime;
 8000246:	f001 fadd 	bl	8001804 <HAL_GetTick>
 800024a:	4602      	mov	r2, r0
 800024c:	887b      	ldrh	r3, [r7, #2]
 800024e:	441a      	add	r2, r3
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	609a      	str	r2, [r3, #8]
}
 8000254:	bf00      	nop
 8000256:	3708      	adds	r7, #8
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}

0800025c <USBD_CDC_Init>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t USBD_CDC_Init(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUSBD, USBD_TxBuffer, 0);
 8000260:	2200      	movs	r2, #0
 8000262:	4905      	ldr	r1, [pc, #20]	; (8000278 <USBD_CDC_Init+0x1c>)
 8000264:	4805      	ldr	r0, [pc, #20]	; (800027c <USBD_CDC_Init+0x20>)
 8000266:	f007 fd7e 	bl	8007d66 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUSBD, USBD_RxBuffer);
 800026a:	4905      	ldr	r1, [pc, #20]	; (8000280 <USBD_CDC_Init+0x24>)
 800026c:	4803      	ldr	r0, [pc, #12]	; (800027c <USBD_CDC_Init+0x20>)
 800026e:	f007 fd94 	bl	8007d9a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8000272:	2300      	movs	r3, #0
}
 8000274:	4618      	mov	r0, r3
 8000276:	bd80      	pop	{r7, pc}
 8000278:	20000f64 	.word	0x20000f64
 800027c:	20000464 	.word	0x20000464
 8000280:	20000728 	.word	0x20000728

08000284 <USBD_CDC_DeInit>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t USBD_CDC_DeInit(void)
{
 8000284:	b480      	push	{r7}
 8000286:	af00      	add	r7, sp, #0
  return (USBD_OK);
 8000288:	2300      	movs	r3, #0
}
 800028a:	4618      	mov	r0, r3
 800028c:	46bd      	mov	sp, r7
 800028e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000292:	4770      	bx	lr

08000294 <USBD_CDC_Control>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t USBD_CDC_Control(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8000294:	b480      	push	{r7}
 8000296:	b083      	sub	sp, #12
 8000298:	af00      	add	r7, sp, #0
 800029a:	4603      	mov	r3, r0
 800029c:	6039      	str	r1, [r7, #0]
 800029e:	71fb      	strb	r3, [r7, #7]
 80002a0:	4613      	mov	r3, r2
 80002a2:	80bb      	strh	r3, [r7, #4]
  switch(cmd)
 80002a4:	79fb      	ldrb	r3, [r7, #7]
 80002a6:	2b23      	cmp	r3, #35	; 0x23
 80002a8:	d866      	bhi.n	8000378 <USBD_CDC_Control+0xe4>
 80002aa:	a201      	add	r2, pc, #4	; (adr r2, 80002b0 <USBD_CDC_Control+0x1c>)
 80002ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002b0:	08000379 	.word	0x08000379
 80002b4:	08000379 	.word	0x08000379
 80002b8:	08000379 	.word	0x08000379
 80002bc:	08000379 	.word	0x08000379
 80002c0:	08000379 	.word	0x08000379
 80002c4:	08000379 	.word	0x08000379
 80002c8:	08000379 	.word	0x08000379
 80002cc:	08000379 	.word	0x08000379
 80002d0:	08000379 	.word	0x08000379
 80002d4:	08000379 	.word	0x08000379
 80002d8:	08000379 	.word	0x08000379
 80002dc:	08000379 	.word	0x08000379
 80002e0:	08000379 	.word	0x08000379
 80002e4:	08000379 	.word	0x08000379
 80002e8:	08000379 	.word	0x08000379
 80002ec:	08000379 	.word	0x08000379
 80002f0:	08000379 	.word	0x08000379
 80002f4:	08000379 	.word	0x08000379
 80002f8:	08000379 	.word	0x08000379
 80002fc:	08000379 	.word	0x08000379
 8000300:	08000379 	.word	0x08000379
 8000304:	08000379 	.word	0x08000379
 8000308:	08000379 	.word	0x08000379
 800030c:	08000379 	.word	0x08000379
 8000310:	08000379 	.word	0x08000379
 8000314:	08000379 	.word	0x08000379
 8000318:	08000379 	.word	0x08000379
 800031c:	08000379 	.word	0x08000379
 8000320:	08000379 	.word	0x08000379
 8000324:	08000379 	.word	0x08000379
 8000328:	08000379 	.word	0x08000379
 800032c:	08000379 	.word	0x08000379
 8000330:	08000379 	.word	0x08000379
 8000334:	08000341 	.word	0x08000341
 8000338:	08000379 	.word	0x08000379
 800033c:	08000379 	.word	0x08000379
    case CDC_SET_LINE_CODING:

    break;

    case CDC_GET_LINE_CODING:
      pbuf[0] = (uint8_t)(115200);
 8000340:	683b      	ldr	r3, [r7, #0]
 8000342:	2200      	movs	r2, #0
 8000344:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t)(115200 >> 8);
 8000346:	683b      	ldr	r3, [r7, #0]
 8000348:	3301      	adds	r3, #1
 800034a:	22c2      	movs	r2, #194	; 0xc2
 800034c:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t)(115200 >> 16);
 800034e:	683b      	ldr	r3, [r7, #0]
 8000350:	3302      	adds	r3, #2
 8000352:	2201      	movs	r2, #1
 8000354:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t)(115200 >> 24);
 8000356:	683b      	ldr	r3, [r7, #0]
 8000358:	3303      	adds	r3, #3
 800035a:	2200      	movs	r2, #0
 800035c:	701a      	strb	r2, [r3, #0]
      pbuf[4] = 0; //Stop bits (1)
 800035e:	683b      	ldr	r3, [r7, #0]
 8000360:	3304      	adds	r3, #4
 8000362:	2200      	movs	r2, #0
 8000364:	701a      	strb	r2, [r3, #0]
      pbuf[5] = 0; //Parity (none)
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	3305      	adds	r3, #5
 800036a:	2200      	movs	r2, #0
 800036c:	701a      	strb	r2, [r3, #0]
      pbuf[6] = 8; //Number of bits (8)
 800036e:	683b      	ldr	r3, [r7, #0]
 8000370:	3306      	adds	r3, #6
 8000372:	2208      	movs	r2, #8
 8000374:	701a      	strb	r2, [r3, #0]
    break;
 8000376:	e000      	b.n	800037a <USBD_CDC_Control+0xe6>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8000378:	bf00      	nop
  }

  return (USBD_OK);
 800037a:	2300      	movs	r3, #0
}
 800037c:	4618      	mov	r0, r3
 800037e:	370c      	adds	r7, #12
 8000380:	46bd      	mov	sp, r7
 8000382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000386:	4770      	bx	lr

08000388 <USBD_CDC_Receive>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t USBD_CDC_Receive(uint8_t* Buf, uint32_t *Len)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b084      	sub	sp, #16
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
 8000390:	6039      	str	r1, [r7, #0]


  struct USBD_CAN_Frame *stFrame = queue_pop_front_i(qFramePool);
 8000392:	4b16      	ldr	r3, [pc, #88]	; (80003ec <USBD_CDC_Receive+0x64>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	4618      	mov	r0, r3
 8000398:	f000 fd5e 	bl	8000e58 <queue_pop_front_i>
 800039c:	60f8      	str	r0, [r7, #12]
  if(stFrame){
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d016      	beq.n	80003d2 <USBD_CDC_Receive+0x4a>
    SLCAN_Rx(Buf, Len, stFrame);
 80003a4:	68fa      	ldr	r2, [r7, #12]
 80003a6:	6839      	ldr	r1, [r7, #0]
 80003a8:	6878      	ldr	r0, [r7, #4]
 80003aa:	f000 fd7f 	bl	8000eac <SLCAN_Rx>
    if(queue_push_back_i(qFromHost, stFrame) == false){
 80003ae:	4b10      	ldr	r3, [pc, #64]	; (80003f0 <USBD_CDC_Receive+0x68>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	68f9      	ldr	r1, [r7, #12]
 80003b4:	4618      	mov	r0, r3
 80003b6:	f000 fd20 	bl	8000dfa <queue_push_back_i>
 80003ba:	4603      	mov	r3, r0
 80003bc:	f083 0301 	eor.w	r3, r3, #1
 80003c0:	b2db      	uxtb	r3, r3
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d005      	beq.n	80003d2 <USBD_CDC_Receive+0x4a>
      queue_push_back_i(qFramePool, stFrame);
 80003c6:	4b09      	ldr	r3, [pc, #36]	; (80003ec <USBD_CDC_Receive+0x64>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	68f9      	ldr	r1, [r7, #12]
 80003cc:	4618      	mov	r0, r3
 80003ce:	f000 fd14 	bl	8000dfa <queue_push_back_i>
    }
  }

  USBD_CDC_SetRxBuffer(&hUSBD, &Buf[0]);
 80003d2:	6879      	ldr	r1, [r7, #4]
 80003d4:	4807      	ldr	r0, [pc, #28]	; (80003f4 <USBD_CDC_Receive+0x6c>)
 80003d6:	f007 fce0 	bl	8007d9a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUSBD);
 80003da:	4806      	ldr	r0, [pc, #24]	; (80003f4 <USBD_CDC_Receive+0x6c>)
 80003dc:	f007 fd20 	bl	8007e20 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80003e0:	2300      	movs	r3, #0
}
 80003e2:	4618      	mov	r0, r3
 80003e4:	3710      	adds	r7, #16
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop
 80003ec:	20000f50 	.word	0x20000f50
 80003f0:	20000460 	.word	0x20000460
 80003f4:	20000464 	.word	0x20000464

080003f8 <USBD_CDC_Transmit>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t USBD_CDC_Transmit(uint8_t* Buf, uint16_t Len)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b084      	sub	sp, #16
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
 8000400:	460b      	mov	r3, r1
 8000402:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8000404:	2300      	movs	r3, #0
 8000406:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUSBD.pClassData;
 8000408:	4b0d      	ldr	r3, [pc, #52]	; (8000440 <USBD_CDC_Transmit+0x48>)
 800040a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800040e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8000410:	68bb      	ldr	r3, [r7, #8]
 8000412:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8000416:	2b00      	cmp	r3, #0
 8000418:	d001      	beq.n	800041e <USBD_CDC_Transmit+0x26>
    return USBD_BUSY;
 800041a:	2301      	movs	r3, #1
 800041c:	e00b      	b.n	8000436 <USBD_CDC_Transmit+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUSBD, Buf, Len);
 800041e:	887b      	ldrh	r3, [r7, #2]
 8000420:	461a      	mov	r2, r3
 8000422:	6879      	ldr	r1, [r7, #4]
 8000424:	4806      	ldr	r0, [pc, #24]	; (8000440 <USBD_CDC_Transmit+0x48>)
 8000426:	f007 fc9e 	bl	8007d66 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUSBD);
 800042a:	4805      	ldr	r0, [pc, #20]	; (8000440 <USBD_CDC_Transmit+0x48>)
 800042c:	f007 fcc9 	bl	8007dc2 <USBD_CDC_TransmitPacket>
 8000430:	4603      	mov	r3, r0
 8000432:	73fb      	strb	r3, [r7, #15]
  return result;
 8000434:	7bfb      	ldrb	r3, [r7, #15]
}
 8000436:	4618      	mov	r0, r3
 8000438:	3710      	adds	r7, #16
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	20000464 	.word	0x20000464

08000444 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b084      	sub	sp, #16
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]

  if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &stCanRxHeader, nCanRxData) != HAL_OK)
 800044c:	4b18      	ldr	r3, [pc, #96]	; (80004b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 800044e:	4a19      	ldr	r2, [pc, #100]	; (80004b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8000450:	2100      	movs	r1, #0
 8000452:	6878      	ldr	r0, [r7, #4]
 8000454:	f001 fd32 	bl	8001ebc <HAL_CAN_GetRxMessage>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
  {
    Error_Handler();
 800045e:	f000 fbe1 	bl	8000c24 <Error_Handler>
  }

  //Add message to CAN RX queue
  struct USBD_CAN_Frame *stFrame = queue_pop_front_i(qFramePool);
 8000462:	4b15      	ldr	r3, [pc, #84]	; (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4618      	mov	r0, r3
 8000468:	f000 fcf6 	bl	8000e58 <queue_pop_front_i>
 800046c:	60f8      	str	r0, [r7, #12]
  if(stFrame != 0){
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	2b00      	cmp	r3, #0
 8000472:	d014      	beq.n	800049e <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
    memcpy(&stFrame->stRxHeader, &stCanRxHeader, sizeof(stFrame->stRxHeader));
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	3319      	adds	r3, #25
 8000478:	221c      	movs	r2, #28
 800047a:	490e      	ldr	r1, [pc, #56]	; (80004b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 800047c:	4618      	mov	r0, r3
 800047e:	f009 f985 	bl	800978c <memcpy>
    memcpy(&stFrame->nData, nCanRxData, sizeof(stFrame->nData));
 8000482:	68fb      	ldr	r3, [r7, #12]
 8000484:	3335      	adds	r3, #53	; 0x35
 8000486:	490a      	ldr	r1, [pc, #40]	; (80004b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 8000488:	461a      	mov	r2, r3
 800048a:	460b      	mov	r3, r1
 800048c:	cb03      	ldmia	r3!, {r0, r1}
 800048e:	6010      	str	r0, [r2, #0]
 8000490:	6051      	str	r1, [r2, #4]
    queue_push_back_i(qToHost, stFrame);
 8000492:	4b0a      	ldr	r3, [pc, #40]	; (80004bc <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	68f9      	ldr	r1, [r7, #12]
 8000498:	4618      	mov	r0, r3
 800049a:	f000 fcae 	bl	8000dfa <queue_push_back_i>
  }

  LedBlink(&stLedRx, 20);
 800049e:	2114      	movs	r1, #20
 80004a0:	4807      	ldr	r0, [pc, #28]	; (80004c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80004a2:	f7ff feca 	bl	800023a <LedBlink>
}
 80004a6:	bf00      	nop
 80004a8:	3710      	adds	r7, #16
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	2000021c 	.word	0x2000021c
 80004b4:	20000200 	.word	0x20000200
 80004b8:	20000f50 	.word	0x20000f50
 80004bc:	20001764 	.word	0x20001764
 80004c0:	20000f54 	.word	0x20000f54

080004c4 <CAN_Enable>:

void CAN_Enable()
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b08c      	sub	sp, #48	; 0x30
 80004c8:	af00      	add	r7, sp, #0
  if(eCanBusState == OFF_BUS){
 80004ca:	4b54      	ldr	r3, [pc, #336]	; (800061c <CAN_Enable+0x158>)
 80004cc:	781b      	ldrb	r3, [r3, #0]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	f040 809f 	bne.w	8000612 <CAN_Enable+0x14e>
    uint32_t nPrescaler = 4; //Default 500k
 80004d4:	2304      	movs	r3, #4
 80004d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint32_t nTimeSeq1 = CAN_BS1_15TQ;
 80004d8:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 80004dc:	62bb      	str	r3, [r7, #40]	; 0x28

    switch (eCanBitRate)
 80004de:	4b50      	ldr	r3, [pc, #320]	; (8000620 <CAN_Enable+0x15c>)
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	2b09      	cmp	r3, #9
 80004e4:	d834      	bhi.n	8000550 <CAN_Enable+0x8c>
 80004e6:	a201      	add	r2, pc, #4	; (adr r2, 80004ec <CAN_Enable+0x28>)
 80004e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004ec:	08000515 	.word	0x08000515
 80004f0:	0800051b 	.word	0x0800051b
 80004f4:	08000521 	.word	0x08000521
 80004f8:	08000527 	.word	0x08000527
 80004fc:	0800052d 	.word	0x0800052d
 8000500:	08000533 	.word	0x08000533
 8000504:	08000539 	.word	0x08000539
 8000508:	0800053f 	.word	0x0800053f
 800050c:	0800054b 	.word	0x0800054b
 8000510:	08000551 	.word	0x08000551
    {
      case CAN_BITRATE_10K:
        nPrescaler = 200;
 8000514:	23c8      	movs	r3, #200	; 0xc8
 8000516:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8000518:	e01a      	b.n	8000550 <CAN_Enable+0x8c>
      case CAN_BITRATE_20K:
        nPrescaler = 100;
 800051a:	2364      	movs	r3, #100	; 0x64
 800051c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800051e:	e017      	b.n	8000550 <CAN_Enable+0x8c>
      case CAN_BITRATE_50K:
        nPrescaler = 40;
 8000520:	2328      	movs	r3, #40	; 0x28
 8000522:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8000524:	e014      	b.n	8000550 <CAN_Enable+0x8c>
      case CAN_BITRATE_100K:
        nPrescaler = 20;
 8000526:	2314      	movs	r3, #20
 8000528:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800052a:	e011      	b.n	8000550 <CAN_Enable+0x8c>
      case CAN_BITRATE_125K:
        nPrescaler = 16;
 800052c:	2310      	movs	r3, #16
 800052e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8000530:	e00e      	b.n	8000550 <CAN_Enable+0x8c>
      case CAN_BITRATE_250K:
        nPrescaler = 8;
 8000532:	2308      	movs	r3, #8
 8000534:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8000536:	e00b      	b.n	8000550 <CAN_Enable+0x8c>
      case CAN_BITRATE_500K:
        nPrescaler = 4;
 8000538:	2304      	movs	r3, #4
 800053a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800053c:	e008      	b.n	8000550 <CAN_Enable+0x8c>
      case CAN_BITRATE_750K:
        nPrescaler = 8;
 800053e:	2308      	movs	r3, #8
 8000540:	62fb      	str	r3, [r7, #44]	; 0x2c
        nTimeSeq1 = CAN_BS1_13TQ;
 8000542:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8000546:	62bb      	str	r3, [r7, #40]	; 0x28
        break;
 8000548:	e002      	b.n	8000550 <CAN_Enable+0x8c>
      case CAN_BITRATE_1000K:
        nPrescaler = 2;
 800054a:	2302      	movs	r3, #2
 800054c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800054e:	bf00      	nop
        //Do nothing - use default vals
        assert_param(0);
        break;
    }

    hcan.Instance = CAN;
 8000550:	4b34      	ldr	r3, [pc, #208]	; (8000624 <CAN_Enable+0x160>)
 8000552:	4a35      	ldr	r2, [pc, #212]	; (8000628 <CAN_Enable+0x164>)
 8000554:	601a      	str	r2, [r3, #0]
    hcan.Init.Prescaler = nPrescaler;
 8000556:	4a33      	ldr	r2, [pc, #204]	; (8000624 <CAN_Enable+0x160>)
 8000558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800055a:	6053      	str	r3, [r2, #4]
    hcan.Init.Mode = nCanMode;
 800055c:	4b33      	ldr	r3, [pc, #204]	; (800062c <CAN_Enable+0x168>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a30      	ldr	r2, [pc, #192]	; (8000624 <CAN_Enable+0x160>)
 8000562:	6093      	str	r3, [r2, #8]
    hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000564:	4b2f      	ldr	r3, [pc, #188]	; (8000624 <CAN_Enable+0x160>)
 8000566:	2200      	movs	r2, #0
 8000568:	60da      	str	r2, [r3, #12]
    hcan.Init.TimeSeg1 = nTimeSeq1;
 800056a:	4a2e      	ldr	r2, [pc, #184]	; (8000624 <CAN_Enable+0x160>)
 800056c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800056e:	6113      	str	r3, [r2, #16]
    hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000570:	4b2c      	ldr	r3, [pc, #176]	; (8000624 <CAN_Enable+0x160>)
 8000572:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000576:	615a      	str	r2, [r3, #20]
    hcan.Init.TimeTriggeredMode = DISABLE;
 8000578:	4b2a      	ldr	r3, [pc, #168]	; (8000624 <CAN_Enable+0x160>)
 800057a:	2200      	movs	r2, #0
 800057c:	761a      	strb	r2, [r3, #24]
    hcan.Init.AutoBusOff = DISABLE;
 800057e:	4b29      	ldr	r3, [pc, #164]	; (8000624 <CAN_Enable+0x160>)
 8000580:	2200      	movs	r2, #0
 8000582:	765a      	strb	r2, [r3, #25]
    hcan.Init.AutoWakeUp = DISABLE;
 8000584:	4b27      	ldr	r3, [pc, #156]	; (8000624 <CAN_Enable+0x160>)
 8000586:	2200      	movs	r2, #0
 8000588:	769a      	strb	r2, [r3, #26]
    hcan.Init.AutoRetransmission = eAutoRetry;
 800058a:	4b29      	ldr	r3, [pc, #164]	; (8000630 <CAN_Enable+0x16c>)
 800058c:	781a      	ldrb	r2, [r3, #0]
 800058e:	4b25      	ldr	r3, [pc, #148]	; (8000624 <CAN_Enable+0x160>)
 8000590:	76da      	strb	r2, [r3, #27]
    hcan.Init.ReceiveFifoLocked = DISABLE;
 8000592:	4b24      	ldr	r3, [pc, #144]	; (8000624 <CAN_Enable+0x160>)
 8000594:	2200      	movs	r2, #0
 8000596:	771a      	strb	r2, [r3, #28]
    hcan.Init.TransmitFifoPriority = DISABLE;
 8000598:	4b22      	ldr	r3, [pc, #136]	; (8000624 <CAN_Enable+0x160>)
 800059a:	2200      	movs	r2, #0
 800059c:	775a      	strb	r2, [r3, #29]

    if (HAL_CAN_Init(&hcan) != HAL_OK)
 800059e:	4821      	ldr	r0, [pc, #132]	; (8000624 <CAN_Enable+0x160>)
 80005a0:	f001 f93c 	bl	800181c <HAL_CAN_Init>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <CAN_Enable+0xea>
      Error_Handler();
 80005aa:	f000 fb3b 	bl	8000c24 <Error_Handler>
    //---------------------------------------------------------------
    //Set CAN RX filter
    //---------------------------------------------------------------
    CAN_FilterTypeDef  sFilterConfig;

    sFilterConfig.FilterBank = 0;
 80005ae:	2300      	movs	r3, #0
 80005b0:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80005b2:	2300      	movs	r3, #0
 80005b4:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005b6:	2301      	movs	r3, #1
 80005b8:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
 80005ba:	2300      	movs	r3, #0
 80005bc:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 80005be:	2300      	movs	r3, #0
 80005c0:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 80005c2:	2300      	movs	r3, #0
 80005c4:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 80005c6:	2300      	movs	r3, #0
 80005c8:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005ca:	2300      	movs	r3, #0
 80005cc:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterActivation = ENABLE;
 80005ce:	2301      	movs	r3, #1
 80005d0:	623b      	str	r3, [r7, #32]
    sFilterConfig.SlaveStartFilterBank = 14;
 80005d2:	230e      	movs	r3, #14
 80005d4:	627b      	str	r3, [r7, #36]	; 0x24

    if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80005d6:	463b      	mov	r3, r7
 80005d8:	4619      	mov	r1, r3
 80005da:	4812      	ldr	r0, [pc, #72]	; (8000624 <CAN_Enable+0x160>)
 80005dc:	f001 fa3c 	bl	8001a58 <HAL_CAN_ConfigFilter>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <CAN_Enable+0x126>
      Error_Handler();
 80005e6:	f000 fb1d 	bl	8000c24 <Error_Handler>

    if (HAL_CAN_Start(&hcan) != HAL_OK)
 80005ea:	480e      	ldr	r0, [pc, #56]	; (8000624 <CAN_Enable+0x160>)
 80005ec:	f001 fafe 	bl	8001bec <HAL_CAN_Start>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <CAN_Enable+0x136>
      Error_Handler();
 80005f6:	f000 fb15 	bl	8000c24 <Error_Handler>

    if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80005fa:	2102      	movs	r1, #2
 80005fc:	4809      	ldr	r0, [pc, #36]	; (8000624 <CAN_Enable+0x160>)
 80005fe:	f001 fd6f 	bl	80020e0 <HAL_CAN_ActivateNotification>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <CAN_Enable+0x148>
      Error_Handler();
 8000608:	f000 fb0c 	bl	8000c24 <Error_Handler>

    eCanBusState = ON_BUS;
 800060c:	4b03      	ldr	r3, [pc, #12]	; (800061c <CAN_Enable+0x158>)
 800060e:	2201      	movs	r2, #1
 8000610:	701a      	strb	r2, [r3, #0]
  }
}
 8000612:	bf00      	nop
 8000614:	3730      	adds	r7, #48	; 0x30
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000228 	.word	0x20000228
 8000620:	20000000 	.word	0x20000000
 8000624:	20000f28 	.word	0x20000f28
 8000628:	40006400 	.word	0x40006400
 800062c:	2000022c 	.word	0x2000022c
 8000630:	20001774 	.word	0x20001774

08000634 <CAN_Disable>:

void CAN_Disable()
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  if(eCanBusState == ON_BUS){
 8000638:	4b10      	ldr	r3, [pc, #64]	; (800067c <CAN_Disable+0x48>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b01      	cmp	r3, #1
 800063e:	d11b      	bne.n	8000678 <CAN_Disable+0x44>
    if (HAL_CAN_DeactivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000640:	2102      	movs	r1, #2
 8000642:	480f      	ldr	r0, [pc, #60]	; (8000680 <CAN_Disable+0x4c>)
 8000644:	f001 fd72 	bl	800212c <HAL_CAN_DeactivateNotification>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <CAN_Disable+0x1e>
      Error_Handler();
 800064e:	f000 fae9 	bl	8000c24 <Error_Handler>

    if (HAL_CAN_Stop(&hcan) != HAL_OK)
 8000652:	480b      	ldr	r0, [pc, #44]	; (8000680 <CAN_Disable+0x4c>)
 8000654:	f001 fb0e 	bl	8001c74 <HAL_CAN_Stop>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <CAN_Disable+0x2e>
      Error_Handler();
 800065e:	f000 fae1 	bl	8000c24 <Error_Handler>

    if (HAL_CAN_DeInit(&hcan) != HAL_OK)
 8000662:	4807      	ldr	r0, [pc, #28]	; (8000680 <CAN_Disable+0x4c>)
 8000664:	f001 f9d5 	bl	8001a12 <HAL_CAN_DeInit>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <CAN_Disable+0x3e>
      Error_Handler();
 800066e:	f000 fad9 	bl	8000c24 <Error_Handler>

    eCanBusState = OFF_BUS;
 8000672:	4b02      	ldr	r3, [pc, #8]	; (800067c <CAN_Disable+0x48>)
 8000674:	2200      	movs	r2, #0
 8000676:	701a      	strb	r2, [r3, #0]
  }
}
 8000678:	bf00      	nop
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000228 	.word	0x20000228
 8000680:	20000f28 	.word	0x20000f28

08000684 <CAN_SetBitRate>:

void CAN_SetBitRate(uint8_t nBitRate)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
  if(eCanBusState == OFF_BUS){
 800068e:	4b08      	ldr	r3, [pc, #32]	; (80006b0 <CAN_SetBitRate+0x2c>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d105      	bne.n	80006a2 <CAN_SetBitRate+0x1e>
    if(nBitRate < CAN_BITRATE_INVALID){
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	2b08      	cmp	r3, #8
 800069a:	d802      	bhi.n	80006a2 <CAN_SetBitRate+0x1e>
      eCanBitRate = (enum CAN_BITRATE)nBitRate;
 800069c:	4a05      	ldr	r2, [pc, #20]	; (80006b4 <CAN_SetBitRate+0x30>)
 800069e:	79fb      	ldrb	r3, [r7, #7]
 80006a0:	7013      	strb	r3, [r2, #0]
    }
  }
}
 80006a2:	bf00      	nop
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	20000228 	.word	0x20000228
 80006b4:	20000000 	.word	0x20000000

080006b8 <CAN_SetMode>:

void CAN_SetMode(uint8_t nMode)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b083      	sub	sp, #12
 80006bc:	af00      	add	r7, sp, #0
 80006be:	4603      	mov	r3, r0
 80006c0:	71fb      	strb	r3, [r7, #7]
  if(eCanBusState == OFF_BUS){
 80006c2:	4b0a      	ldr	r3, [pc, #40]	; (80006ec <CAN_SetMode+0x34>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d109      	bne.n	80006de <CAN_SetMode+0x26>
    if(nMode == 1)
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d103      	bne.n	80006d8 <CAN_SetMode+0x20>
      nCanMode = 1;
 80006d0:	4b07      	ldr	r3, [pc, #28]	; (80006f0 <CAN_SetMode+0x38>)
 80006d2:	2201      	movs	r2, #1
 80006d4:	601a      	str	r2, [r3, #0]
    else
      nCanMode = 0;
  }
}
 80006d6:	e002      	b.n	80006de <CAN_SetMode+0x26>
      nCanMode = 0;
 80006d8:	4b05      	ldr	r3, [pc, #20]	; (80006f0 <CAN_SetMode+0x38>)
 80006da:	2200      	movs	r2, #0
 80006dc:	601a      	str	r2, [r3, #0]
}
 80006de:	bf00      	nop
 80006e0:	370c      	adds	r7, #12
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	20000228 	.word	0x20000228
 80006f0:	2000022c 	.word	0x2000022c

080006f4 <CAN_SetAutoRetry>:

void CAN_SetAutoRetry(uint8_t nAutoRetry)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	71fb      	strb	r3, [r7, #7]
  if(eCanBusState == OFF_BUS){
 80006fe:	4b0a      	ldr	r3, [pc, #40]	; (8000728 <CAN_SetAutoRetry+0x34>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d109      	bne.n	800071a <CAN_SetAutoRetry+0x26>
    if(nAutoRetry == 1)
 8000706:	79fb      	ldrb	r3, [r7, #7]
 8000708:	2b01      	cmp	r3, #1
 800070a:	d103      	bne.n	8000714 <CAN_SetAutoRetry+0x20>
      eAutoRetry = ENABLE;
 800070c:	4b07      	ldr	r3, [pc, #28]	; (800072c <CAN_SetAutoRetry+0x38>)
 800070e:	2201      	movs	r2, #1
 8000710:	701a      	strb	r2, [r3, #0]
    else
      eAutoRetry = DISABLE;
  }
}
 8000712:	e002      	b.n	800071a <CAN_SetAutoRetry+0x26>
      eAutoRetry = DISABLE;
 8000714:	4b05      	ldr	r3, [pc, #20]	; (800072c <CAN_SetAutoRetry+0x38>)
 8000716:	2200      	movs	r2, #0
 8000718:	701a      	strb	r2, [r3, #0]
}
 800071a:	bf00      	nop
 800071c:	370c      	adds	r7, #12
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	20000228 	.word	0x20000228
 800072c:	20001774 	.word	0x20001774

08000730 <HAL_RCC_CSSCallback>:

void HAL_RCC_CSSCallback(void) {
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  //Catch the HSE failure and take proper actions
  while (1)
 8000734:	e7fe      	b.n	8000734 <HAL_RCC_CSSCallback+0x4>
	...

08000738 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08e      	sub	sp, #56	; 0x38
 800073c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800073e:	f001 f807 	bl	8001750 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000742:	f000 f98d 	bl	8000a60 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_RCC_EnableCSS();
 8000746:	f004 fe09 	bl	800535c <HAL_RCC_EnableCSS>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800074a:	f000 f9eb 	bl	8000b24 <MX_GPIO_Init>
  MX_CAN_Init();
 800074e:	f000 f9e2 	bl	8000b16 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUSBD, &FS_Desc, DEVICE_FS) != USBD_OK)
 8000752:	2200      	movs	r2, #0
 8000754:	49b6      	ldr	r1, [pc, #728]	; (8000a30 <main+0x2f8>)
 8000756:	48b7      	ldr	r0, [pc, #732]	; (8000a34 <main+0x2fc>)
 8000758:	f007 fb8c 	bl	8007e74 <USBD_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <main+0x2e>
  {
    Error_Handler();
 8000762:	f000 fa5f 	bl	8000c24 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUSBD, &USBD_CDC) != USBD_OK)
 8000766:	49b4      	ldr	r1, [pc, #720]	; (8000a38 <main+0x300>)
 8000768:	48b2      	ldr	r0, [pc, #712]	; (8000a34 <main+0x2fc>)
 800076a:	f007 fbae 	bl	8007eca <USBD_RegisterClass>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <main+0x40>
  {
    Error_Handler();
 8000774:	f000 fa56 	bl	8000c24 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUSBD, &USBD_Interface) != USBD_OK)
 8000778:	49b0      	ldr	r1, [pc, #704]	; (8000a3c <main+0x304>)
 800077a:	48ae      	ldr	r0, [pc, #696]	; (8000a34 <main+0x2fc>)
 800077c:	f007 fadc 	bl	8007d38 <USBD_CDC_RegisterInterface>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <main+0x52>
  {
    Error_Handler();
 8000786:	f000 fa4d 	bl	8000c24 <Error_Handler>
  }
  if (USBD_Start(&hUSBD) != USBD_OK)
 800078a:	48aa      	ldr	r0, [pc, #680]	; (8000a34 <main+0x2fc>)
 800078c:	f007 fbb7 	bl	8007efe <USBD_Start>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <main+0x62>
  {
    Error_Handler();
 8000796:	f000 fa45 	bl	8000c24 <Error_Handler>
  }

  //Points to frame memory location
  qFramePool  = queue_create(CAN_QUEUE_SIZE);
 800079a:	2040      	movs	r0, #64	; 0x40
 800079c:	f000 fa73 	bl	8000c86 <queue_create>
 80007a0:	4602      	mov	r2, r0
 80007a2:	4ba7      	ldr	r3, [pc, #668]	; (8000a40 <main+0x308>)
 80007a4:	601a      	str	r2, [r3, #0]

  //Queue of pointers to pointers popped from the frame pool
  qFromHost   = queue_create(CAN_QUEUE_SIZE);
 80007a6:	2040      	movs	r0, #64	; 0x40
 80007a8:	f000 fa6d 	bl	8000c86 <queue_create>
 80007ac:	4602      	mov	r2, r0
 80007ae:	4ba5      	ldr	r3, [pc, #660]	; (8000a44 <main+0x30c>)
 80007b0:	601a      	str	r2, [r3, #0]

  //Queue of pointers to pointers popped from the frame pool
  qToHost     = queue_create(CAN_QUEUE_SIZE);
 80007b2:	2040      	movs	r0, #64	; 0x40
 80007b4:	f000 fa67 	bl	8000c86 <queue_create>
 80007b8:	4602      	mov	r2, r0
 80007ba:	4ba3      	ldr	r3, [pc, #652]	; (8000a48 <main+0x310>)
 80007bc:	601a      	str	r2, [r3, #0]

  //Allocate memory that the frame pool points to
  struct USBD_CAN_Frame *msgbuf = calloc(CAN_QUEUE_SIZE, sizeof(struct USBD_CAN_Frame));
 80007be:	213d      	movs	r1, #61	; 0x3d
 80007c0:	2040      	movs	r0, #64	; 0x40
 80007c2:	f008 ffb1 	bl	8009728 <calloc>
 80007c6:	4603      	mov	r3, r0
 80007c8:	633b      	str	r3, [r7, #48]	; 0x30
  for (unsigned i=0; i<CAN_QUEUE_SIZE; i++) {
 80007ca:	2300      	movs	r3, #0
 80007cc:	637b      	str	r3, [r7, #52]	; 0x34
 80007ce:	e00f      	b.n	80007f0 <main+0xb8>
    //Fill the frame pool with pointers to the memory that was just allocated
    queue_push_back(qFramePool, &msgbuf[i]);
 80007d0:	4b9b      	ldr	r3, [pc, #620]	; (8000a40 <main+0x308>)
 80007d2:	6818      	ldr	r0, [r3, #0]
 80007d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80007d6:	4613      	mov	r3, r2
 80007d8:	011b      	lsls	r3, r3, #4
 80007da:	1a9b      	subs	r3, r3, r2
 80007dc:	009b      	lsls	r3, r3, #2
 80007de:	4413      	add	r3, r2
 80007e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80007e2:	4413      	add	r3, r2
 80007e4:	4619      	mov	r1, r3
 80007e6:	f000 fa68 	bl	8000cba <queue_push_back>
  for (unsigned i=0; i<CAN_QUEUE_SIZE; i++) {
 80007ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007ec:	3301      	adds	r3, #1
 80007ee:	637b      	str	r3, [r7, #52]	; 0x34
 80007f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007f2:	2b3f      	cmp	r3, #63	; 0x3f
 80007f4:	d9ec      	bls.n	80007d0 <main+0x98>
  }

  LedInit(&stLedRx, LED1_GPIO_Port, LED1_Pin);
 80007f6:	2220      	movs	r2, #32
 80007f8:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80007fc:	4893      	ldr	r0, [pc, #588]	; (8000a4c <main+0x314>)
 80007fe:	f7ff fce3 	bl	80001c8 <LedInit>
  LedInit(&stLedTx, LED2_GPIO_Port, LED2_Pin);
 8000802:	2240      	movs	r2, #64	; 0x40
 8000804:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000808:	4891      	ldr	r0, [pc, #580]	; (8000a50 <main+0x318>)
 800080a:	f7ff fcdd 	bl	80001c8 <LedInit>

  LedBlink(&stLedRx, 1000);
 800080e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000812:	488e      	ldr	r0, [pc, #568]	; (8000a4c <main+0x314>)
 8000814:	f7ff fd11 	bl	800023a <LedBlink>
  LedBlink(&stLedTx, 1000);
 8000818:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800081c:	488c      	ldr	r0, [pc, #560]	; (8000a50 <main+0x318>)
 800081e:	f7ff fd0c 	bl	800023a <LedBlink>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    LedUpdate(&stLedTx);
 8000822:	488b      	ldr	r0, [pc, #556]	; (8000a50 <main+0x318>)
 8000824:	f7ff fce3 	bl	80001ee <LedUpdate>
    LedUpdate(&stLedRx);
 8000828:	4888      	ldr	r0, [pc, #544]	; (8000a4c <main+0x314>)
 800082a:	f7ff fce0 	bl	80001ee <LedUpdate>

    if( (USB_VBUS_GPIO_Port->IDR & USB_VBUS_Pin) && !nUsbConnected){
 800082e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000832:	691b      	ldr	r3, [r3, #16]
 8000834:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000838:	2b00      	cmp	r3, #0
 800083a:	d00e      	beq.n	800085a <main+0x122>
 800083c:	4b85      	ldr	r3, [pc, #532]	; (8000a54 <main+0x31c>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d10a      	bne.n	800085a <main+0x122>
      USB_PU_GPIO_Port->ODR |= USB_PU_Pin;
 8000844:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000848:	695b      	ldr	r3, [r3, #20]
 800084a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800084e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000852:	6153      	str	r3, [r2, #20]
      nUsbConnected = 1;
 8000854:	4b7f      	ldr	r3, [pc, #508]	; (8000a54 <main+0x31c>)
 8000856:	2201      	movs	r2, #1
 8000858:	701a      	strb	r2, [r3, #0]
    }

    if( !(USB_VBUS_GPIO_Port->IDR & USB_VBUS_Pin) && nUsbConnected){
 800085a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800085e:	691b      	ldr	r3, [r3, #16]
 8000860:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000864:	2b00      	cmp	r3, #0
 8000866:	d10e      	bne.n	8000886 <main+0x14e>
 8000868:	4b7a      	ldr	r3, [pc, #488]	; (8000a54 <main+0x31c>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d00a      	beq.n	8000886 <main+0x14e>
      USB_PU_GPIO_Port->ODR &= ~USB_PU_Pin;
 8000870:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000874:	695b      	ldr	r3, [r3, #20]
 8000876:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800087a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800087e:	6153      	str	r3, [r2, #20]
      nUsbConnected = 0;
 8000880:	4b74      	ldr	r3, [pc, #464]	; (8000a54 <main+0x31c>)
 8000882:	2200      	movs	r2, #0
 8000884:	701a      	strb	r2, [r3, #0]

    //Check for messages in USB To Host queue
    //Send to USB host
    //If success - add pointer back to frame pool
    //If failed - add pointer back to the front of the to host queue
    struct USBD_CAN_Frame *stToHostFrame = queue_pop_front(qToHost);
 8000886:	4b70      	ldr	r3, [pc, #448]	; (8000a48 <main+0x310>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	4618      	mov	r0, r3
 800088c:	f000 fa84 	bl	8000d98 <queue_pop_front>
 8000890:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(stToHostFrame != 0){
 8000892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000894:	2b00      	cmp	r3, #0
 8000896:	d01f      	beq.n	80008d8 <main+0x1a0>
      //Build USB array
      uint8_t nUsbData[30];
      uint8_t nUsbDataLen = SLCAN_Tx(stToHostFrame, nUsbData);
 8000898:	1d3b      	adds	r3, r7, #4
 800089a:	4619      	mov	r1, r3
 800089c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800089e:	f000 fcec 	bl	800127a <SLCAN_Tx>
 80008a2:	4603      	mov	r3, r0
 80008a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

      if(USBD_CDC_Transmit(nUsbData, (uint16_t)nUsbDataLen) == USBD_OK){
 80008a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80008ac:	b29a      	uxth	r2, r3
 80008ae:	1d3b      	adds	r3, r7, #4
 80008b0:	4611      	mov	r1, r2
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff fda0 	bl	80003f8 <USBD_CDC_Transmit>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d106      	bne.n	80008cc <main+0x194>
        queue_push_back(qFramePool, stToHostFrame);
 80008be:	4b60      	ldr	r3, [pc, #384]	; (8000a40 <main+0x308>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80008c4:	4618      	mov	r0, r3
 80008c6:	f000 f9f8 	bl	8000cba <queue_push_back>
 80008ca:	e005      	b.n	80008d8 <main+0x1a0>
      } else{
        queue_push_front(qToHost, stToHostFrame);
 80008cc:	4b5e      	ldr	r3, [pc, #376]	; (8000a48 <main+0x310>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80008d2:	4618      	mov	r0, r3
 80008d4:	f000 fa27 	bl	8000d26 <queue_push_front>
      }
    }

    struct USBD_CAN_Frame *stFromHostFrame = queue_pop_front(qFromHost);
 80008d8:	4b5a      	ldr	r3, [pc, #360]	; (8000a44 <main+0x30c>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4618      	mov	r0, r3
 80008de:	f000 fa5b 	bl	8000d98 <queue_pop_front>
 80008e2:	6278      	str	r0, [r7, #36]	; 0x24
    if(stFromHostFrame != 0){
 80008e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	f000 809b 	beq.w	8000a22 <main+0x2ea>
      switch(stFromHostFrame->eUsbdCmd){
 80008ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	3b41      	subs	r3, #65	; 0x41
 80008f2:	2b15      	cmp	r3, #21
 80008f4:	d867      	bhi.n	80009c6 <main+0x28e>
 80008f6:	a201      	add	r2, pc, #4	; (adr r2, 80008fc <main+0x1c4>)
 80008f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008fc:	080009ad 	.word	0x080009ad
 8000900:	080009c7 	.word	0x080009c7
 8000904:	08000967 	.word	0x08000967
 8000908:	080009c7 	.word	0x080009c7
 800090c:	080009c7 	.word	0x080009c7
 8000910:	080009c7 	.word	0x080009c7
 8000914:	080009c7 	.word	0x080009c7
 8000918:	080009c7 	.word	0x080009c7
 800091c:	080009c7 	.word	0x080009c7
 8000920:	080009c7 	.word	0x080009c7
 8000924:	080009c7 	.word	0x080009c7
 8000928:	080009c7 	.word	0x080009c7
 800092c:	08000993 	.word	0x08000993
 8000930:	080009c7 	.word	0x080009c7
 8000934:	08000955 	.word	0x08000955
 8000938:	080009c7 	.word	0x080009c7
 800093c:	080009c7 	.word	0x080009c7
 8000940:	080009c7 	.word	0x080009c7
 8000944:	08000979 	.word	0x08000979
 8000948:	080009c7 	.word	0x080009c7
 800094c:	080009c7 	.word	0x080009c7
 8000950:	08000a27 	.word	0x08000a27
      case USBD_CMD_OPEN_CAN:
        CAN_Enable();
 8000954:	f7ff fdb6 	bl	80004c4 <CAN_Enable>
        queue_push_back(qFramePool, stFromHostFrame);
 8000958:	4b39      	ldr	r3, [pc, #228]	; (8000a40 <main+0x308>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800095e:	4618      	mov	r0, r3
 8000960:	f000 f9ab 	bl	8000cba <queue_push_back>
        break;
 8000964:	e062      	b.n	8000a2c <main+0x2f4>

      case USBD_CMD_CLOSE_CAN:
        CAN_Disable();
 8000966:	f7ff fe65 	bl	8000634 <CAN_Disable>
        queue_push_back(qFramePool, stFromHostFrame);
 800096a:	4b35      	ldr	r3, [pc, #212]	; (8000a40 <main+0x308>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000970:	4618      	mov	r0, r3
 8000972:	f000 f9a2 	bl	8000cba <queue_push_back>
        break;
 8000976:	e059      	b.n	8000a2c <main+0x2f4>

      case USBD_CMD_SET_CAN_BITRATE:
        CAN_SetBitRate(stFromHostFrame->nData[1]);
 8000978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800097a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800097e:	4618      	mov	r0, r3
 8000980:	f7ff fe80 	bl	8000684 <CAN_SetBitRate>
        queue_push_back(qFramePool, stFromHostFrame);
 8000984:	4b2e      	ldr	r3, [pc, #184]	; (8000a40 <main+0x308>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800098a:	4618      	mov	r0, r3
 800098c:	f000 f995 	bl	8000cba <queue_push_back>
        break;
 8000990:	e04c      	b.n	8000a2c <main+0x2f4>

      case USBD_CMD_SET_CAN_MODE:
        CAN_SetMode(stFromHostFrame->nData[1]);
 8000992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000994:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff fe8d 	bl	80006b8 <CAN_SetMode>
        queue_push_back(qFramePool, stFromHostFrame);
 800099e:	4b28      	ldr	r3, [pc, #160]	; (8000a40 <main+0x308>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80009a4:	4618      	mov	r0, r3
 80009a6:	f000 f988 	bl	8000cba <queue_push_back>
        break;
 80009aa:	e03f      	b.n	8000a2c <main+0x2f4>

      case USBD_CMD_SET_CAN_AUTORETRY:
        CAN_SetAutoRetry(stFromHostFrame->nData[1]);
 80009ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ae:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80009b2:	4618      	mov	r0, r3
 80009b4:	f7ff fe9e 	bl	80006f4 <CAN_SetAutoRetry>
        queue_push_back(qFramePool, stFromHostFrame);
 80009b8:	4b21      	ldr	r3, [pc, #132]	; (8000a40 <main+0x308>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80009be:	4618      	mov	r0, r3
 80009c0:	f000 f97b 	bl	8000cba <queue_push_back>
        break;
 80009c4:	e032      	b.n	8000a2c <main+0x2f4>

      case USBD_CMD_GET_VERSION:
        break;

      default:
        if((stFromHostFrame->eUsbdCmd == USBD_CMD_CAN_TRANSMIT_11BIT) ||
 80009c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b74      	cmp	r3, #116	; 0x74
 80009cc:	d00b      	beq.n	80009e6 <main+0x2ae>
            (stFromHostFrame->eUsbdCmd == USBD_CMD_CAN_REMOTE_11BIT) ||
 80009ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d0:	781b      	ldrb	r3, [r3, #0]
        if((stFromHostFrame->eUsbdCmd == USBD_CMD_CAN_TRANSMIT_11BIT) ||
 80009d2:	2b72      	cmp	r3, #114	; 0x72
 80009d4:	d007      	beq.n	80009e6 <main+0x2ae>
            (stFromHostFrame->eUsbdCmd == USBD_CMD_CAN_TRANSMIT_29BIT) ||
 80009d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d8:	781b      	ldrb	r3, [r3, #0]
            (stFromHostFrame->eUsbdCmd == USBD_CMD_CAN_REMOTE_11BIT) ||
 80009da:	2b54      	cmp	r3, #84	; 0x54
 80009dc:	d003      	beq.n	80009e6 <main+0x2ae>
            (stFromHostFrame->eUsbdCmd == USBD_CMD_CAN_REMOTE_29BIT)){
 80009de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e0:	781b      	ldrb	r3, [r3, #0]
            (stFromHostFrame->eUsbdCmd == USBD_CMD_CAN_TRANSMIT_29BIT) ||
 80009e2:	2b52      	cmp	r3, #82	; 0x52
 80009e4:	d121      	bne.n	8000a2a <main+0x2f2>
          //Add to queue
          if(HAL_CAN_AddTxMessage(&hcan, &stFromHostFrame->stTxHeader, stFromHostFrame->nData, &nCanTxMailbox) == HAL_OK){
 80009e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e8:	1c59      	adds	r1, r3, #1
 80009ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ec:	f103 0235 	add.w	r2, r3, #53	; 0x35
 80009f0:	4b19      	ldr	r3, [pc, #100]	; (8000a58 <main+0x320>)
 80009f2:	481a      	ldr	r0, [pc, #104]	; (8000a5c <main+0x324>)
 80009f4:	f001 f987 	bl	8001d06 <HAL_CAN_AddTxMessage>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d10a      	bne.n	8000a14 <main+0x2dc>
            //Tx success - put pointer back in memory pool
            LedBlink(&stLedTx, 20);
 80009fe:	2114      	movs	r1, #20
 8000a00:	4813      	ldr	r0, [pc, #76]	; (8000a50 <main+0x318>)
 8000a02:	f7ff fc1a 	bl	800023a <LedBlink>
            queue_push_back(qFramePool, stFromHostFrame);
 8000a06:	4b0e      	ldr	r3, [pc, #56]	; (8000a40 <main+0x308>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f000 f954 	bl	8000cba <queue_push_back>
          }else{
            //Tx failed - add back to front of queue
            queue_push_front(qFromHost, stFromHostFrame);
          }
        }
        break;
 8000a12:	e00a      	b.n	8000a2a <main+0x2f2>
            queue_push_front(qFromHost, stFromHostFrame);
 8000a14:	4b0b      	ldr	r3, [pc, #44]	; (8000a44 <main+0x30c>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f000 f983 	bl	8000d26 <queue_push_front>
        break;
 8000a20:	e003      	b.n	8000a2a <main+0x2f2>
      }
    }
 8000a22:	bf00      	nop
 8000a24:	e6fd      	b.n	8000822 <main+0xea>
        break;
 8000a26:	bf00      	nop
 8000a28:	e6fb      	b.n	8000822 <main+0xea>
        break;
 8000a2a:	bf00      	nop
  {
 8000a2c:	e6f9      	b.n	8000822 <main+0xea>
 8000a2e:	bf00      	nop
 8000a30:	20000130 	.word	0x20000130
 8000a34:	20000464 	.word	0x20000464
 8000a38:	2000002c 	.word	0x2000002c
 8000a3c:	20000004 	.word	0x20000004
 8000a40:	20000f50 	.word	0x20000f50
 8000a44:	20000460 	.word	0x20000460
 8000a48:	20001764 	.word	0x20001764
 8000a4c:	20000f54 	.word	0x20000f54
 8000a50:	20001768 	.word	0x20001768
 8000a54:	20000f60 	.word	0x20000f60
 8000a58:	20000224 	.word	0x20000224
 8000a5c:	20000f28 	.word	0x20000f28

08000a60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b09c      	sub	sp, #112	; 0x70
 8000a64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a66:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000a6a:	2228      	movs	r2, #40	; 0x28
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f008 fe97 	bl	80097a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a74:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	60da      	str	r2, [r3, #12]
 8000a82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a84:	463b      	mov	r3, r7
 8000a86:	2234      	movs	r2, #52	; 0x34
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f008 fe89 	bl	80097a2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a90:	2301      	movs	r3, #1
 8000a92:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a98:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000aa6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000aaa:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000aac:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000ab0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f003 fbcc 	bl	8004254 <HAL_RCC_OscConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000ac2:	f000 f8af 	bl	8000c24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac6:	230f      	movs	r3, #15
 8000ac8:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aca:	2302      	movs	r3, #2
 8000acc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ad2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ad6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000adc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ae0:	2102      	movs	r1, #2
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f004 fabe 	bl	8005064 <HAL_RCC_ClockConfig>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000aee:	f000 f899 	bl	8000c24 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000af2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000af6:	603b      	str	r3, [r7, #0]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000af8:	2300      	movs	r3, #0
 8000afa:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000afc:	463b      	mov	r3, r7
 8000afe:	4618      	mov	r0, r3
 8000b00:	f004 fcc6 	bl	8005490 <HAL_RCCEx_PeriphCLKConfig>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000b0a:	f000 f88b 	bl	8000c24 <Error_Handler>
  }
}
 8000b0e:	bf00      	nop
 8000b10:	3770      	adds	r7, #112	; 0x70
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000b16:	b480      	push	{r7}
 8000b18:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 1 */
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000b1a:	bf00      	nop
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b088      	sub	sp, #32
 8000b28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2a:	f107 030c 	add.w	r3, r7, #12
 8000b2e:	2200      	movs	r2, #0
 8000b30:	601a      	str	r2, [r3, #0]
 8000b32:	605a      	str	r2, [r3, #4]
 8000b34:	609a      	str	r2, [r3, #8]
 8000b36:	60da      	str	r2, [r3, #12]
 8000b38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b3a:	4b38      	ldr	r3, [pc, #224]	; (8000c1c <MX_GPIO_Init+0xf8>)
 8000b3c:	695b      	ldr	r3, [r3, #20]
 8000b3e:	4a37      	ldr	r2, [pc, #220]	; (8000c1c <MX_GPIO_Init+0xf8>)
 8000b40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000b44:	6153      	str	r3, [r2, #20]
 8000b46:	4b35      	ldr	r3, [pc, #212]	; (8000c1c <MX_GPIO_Init+0xf8>)
 8000b48:	695b      	ldr	r3, [r3, #20]
 8000b4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b4e:	60bb      	str	r3, [r7, #8]
 8000b50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b52:	4b32      	ldr	r3, [pc, #200]	; (8000c1c <MX_GPIO_Init+0xf8>)
 8000b54:	695b      	ldr	r3, [r3, #20]
 8000b56:	4a31      	ldr	r2, [pc, #196]	; (8000c1c <MX_GPIO_Init+0xf8>)
 8000b58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b5c:	6153      	str	r3, [r2, #20]
 8000b5e:	4b2f      	ldr	r3, [pc, #188]	; (8000c1c <MX_GPIO_Init+0xf8>)
 8000b60:	695b      	ldr	r3, [r3, #20]
 8000b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b66:	607b      	str	r3, [r7, #4]
 8000b68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6a:	4b2c      	ldr	r3, [pc, #176]	; (8000c1c <MX_GPIO_Init+0xf8>)
 8000b6c:	695b      	ldr	r3, [r3, #20]
 8000b6e:	4a2b      	ldr	r2, [pc, #172]	; (8000c1c <MX_GPIO_Init+0xf8>)
 8000b70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b74:	6153      	str	r3, [r2, #20]
 8000b76:	4b29      	ldr	r3, [pc, #164]	; (8000c1c <MX_GPIO_Init+0xf8>)
 8000b78:	695b      	ldr	r3, [r3, #20]
 8000b7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000b7e:	603b      	str	r3, [r7, #0]
 8000b80:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|USB_PU_Pin, GPIO_PIN_RESET);
 8000b82:	2200      	movs	r2, #0
 8000b84:	f44f 618c 	mov.w	r1, #1120	; 0x460
 8000b88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b8c:	f002 f874 	bl	8002c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXTRA_GPIO_Port, EXTRA_Pin, GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b96:	4822      	ldr	r0, [pc, #136]	; (8000c20 <MX_GPIO_Init+0xfc>)
 8000b98:	f002 f86e 	bl	8002c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000b9c:	2360      	movs	r3, #96	; 0x60
 8000b9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bac:	f107 030c 	add.w	r3, r7, #12
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bb6:	f001 fe1b 	bl	80027f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXTRA_Pin */
  GPIO_InitStruct.Pin = EXTRA_Pin;
 8000bba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(EXTRA_GPIO_Port, &GPIO_InitStruct);
 8000bcc:	f107 030c 	add.w	r3, r7, #12
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4813      	ldr	r0, [pc, #76]	; (8000c20 <MX_GPIO_Init+0xfc>)
 8000bd4:	f001 fe0c 	bl	80027f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000bd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bde:	2300      	movs	r3, #0
 8000be0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000be6:	f107 030c 	add.w	r3, r7, #12
 8000bea:	4619      	mov	r1, r3
 8000bec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bf0:	f001 fdfe 	bl	80027f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PU_Pin */
  GPIO_InitStruct.Pin = USB_PU_Pin;
 8000bf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bf8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c02:	2300      	movs	r3, #0
 8000c04:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USB_PU_GPIO_Port, &GPIO_InitStruct);
 8000c06:	f107 030c 	add.w	r3, r7, #12
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c10:	f001 fdee 	bl	80027f0 <HAL_GPIO_Init>

}
 8000c14:	bf00      	nop
 8000c16:	3720      	adds	r7, #32
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40021000 	.word	0x40021000
 8000c20:	48000400 	.word	0x48000400

08000c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c28:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c2a:	e7fe      	b.n	8000c2a <Error_Handler+0x6>

08000c2c <is_irq_enabled>:
// non-inlined functions probably forces GCC to flush everything to memory
// anyways, but trying to outsmart the compiler is a bad strategy (you never
// know when somebody will turn on LTO or something).

static inline bool is_irq_enabled(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000c32:	f3ef 8310 	mrs	r3, PRIMASK
 8000c36:	607b      	str	r3, [r7, #4]
  return(result);
 8000c38:	687b      	ldr	r3, [r7, #4]
	return (__get_PRIMASK() & 1u) == 0u; // interrupts not prevented
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	bf0c      	ite	eq
 8000c42:	2301      	moveq	r3, #1
 8000c44:	2300      	movne	r3, #0
 8000c46:	b2db      	uxtb	r3, r3
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <disable_irq>:

static inline bool disable_irq(void) 
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
	bool was_enabled = is_irq_enabled();
 8000c5a:	f7ff ffe7 	bl	8000c2c <is_irq_enabled>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8000c62:	b672      	cpsid	i
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8000c64:	f3bf 8f6f 	isb	sy
	__disable_irq();
	__ISB();
	return was_enabled;
 8000c68:	79fb      	ldrb	r3, [r7, #7]
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3708      	adds	r7, #8
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <enable_irq>:

static inline void enable_irq() 
{
 8000c72:	b480      	push	{r7}
 8000c74:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 8000c76:	b662      	cpsie	i
  __ASM volatile ("isb 0xF":::"memory");
 8000c78:	f3bf 8f6f 	isb	sy
	__enable_irq();
    __ISB();
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr

08000c86 <queue_create>:
*/

#include <queue.h>
#include <stdlib.h>

queue_t *queue_create(unsigned max_elements){
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b084      	sub	sp, #16
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
	queue_t *q = calloc(1, sizeof(queue_t));
 8000c8e:	2110      	movs	r1, #16
 8000c90:	2001      	movs	r0, #1
 8000c92:	f008 fd49 	bl	8009728 <calloc>
 8000c96:	4603      	mov	r3, r0
 8000c98:	60fb      	str	r3, [r7, #12]
	q->buf = calloc(max_elements, sizeof(void*));
 8000c9a:	2104      	movs	r1, #4
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f008 fd43 	bl	8009728 <calloc>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	60da      	str	r2, [r3, #12]
	q->max_elements = max_elements;
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	687a      	ldr	r2, [r7, #4]
 8000cae:	601a      	str	r2, [r3, #0]
	return q;
 8000cb0:	68fb      	ldr	r3, [r7, #12]
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3710      	adds	r7, #16
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}

08000cba <queue_push_back>:
{
	return queue_size(q)==0;
}

bool queue_push_back(queue_t *q, void *el)
{
 8000cba:	b580      	push	{r7, lr}
 8000cbc:	b084      	sub	sp, #16
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
 8000cc2:	6039      	str	r1, [r7, #0]
	bool retval = false;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	73fb      	strb	r3, [r7, #15]
	bool was_irq_enabled = disable_irq();
 8000cc8:	f7ff ffc4 	bl	8000c54 <disable_irq>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	73bb      	strb	r3, [r7, #14]

	if (q->size < q->max_elements) {
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	689a      	ldr	r2, [r3, #8]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d21a      	bcs.n	8000d12 <queue_push_back+0x58>
		unsigned pos = (q->first + q->size) % q->max_elements;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	687a      	ldr	r2, [r7, #4]
 8000ce8:	6812      	ldr	r2, [r2, #0]
 8000cea:	fbb3 f1f2 	udiv	r1, r3, r2
 8000cee:	fb02 f201 	mul.w	r2, r2, r1
 8000cf2:	1a9b      	subs	r3, r3, r2
 8000cf4:	60bb      	str	r3, [r7, #8]
		q->buf[pos] = el;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	68da      	ldr	r2, [r3, #12]
 8000cfa:	68bb      	ldr	r3, [r7, #8]
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	4413      	add	r3, r2
 8000d00:	683a      	ldr	r2, [r7, #0]
 8000d02:	601a      	str	r2, [r3, #0]
		q->size += 1;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	689b      	ldr	r3, [r3, #8]
 8000d08:	1c5a      	adds	r2, r3, #1
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	609a      	str	r2, [r3, #8]
		retval = true;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	73fb      	strb	r3, [r7, #15]
	}

	if (was_irq_enabled) enable_irq();
 8000d12:	7bbb      	ldrb	r3, [r7, #14]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <queue_push_back+0x62>
 8000d18:	f7ff ffab 	bl	8000c72 <enable_irq>
	return retval;
 8000d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3710      	adds	r7, #16
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <queue_push_front>:

bool queue_push_front(queue_t *q, void *el)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b084      	sub	sp, #16
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
 8000d2e:	6039      	str	r1, [r7, #0]
	bool retval = false;
 8000d30:	2300      	movs	r3, #0
 8000d32:	73fb      	strb	r3, [r7, #15]
	bool was_irq_enabled = disable_irq();
 8000d34:	f7ff ff8e 	bl	8000c54 <disable_irq>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	73bb      	strb	r3, [r7, #14]
	if (q->size < q->max_elements) {
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	689a      	ldr	r2, [r3, #8]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d21d      	bcs.n	8000d84 <queue_push_front+0x5e>
		if (q->first==0) {
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d105      	bne.n	8000d5c <queue_push_front+0x36>
			q->first = q->max_elements - 1;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	1e5a      	subs	r2, r3, #1
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	e004      	b.n	8000d66 <queue_push_front+0x40>
		} else {
			q->first = q->first - 1;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	1e5a      	subs	r2, r3, #1
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	605a      	str	r2, [r3, #4]
		}
		q->buf[q->first] = el;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	68da      	ldr	r2, [r3, #12]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	4413      	add	r3, r2
 8000d72:	683a      	ldr	r2, [r7, #0]
 8000d74:	601a      	str	r2, [r3, #0]
		q->size += 1;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	1c5a      	adds	r2, r3, #1
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
		retval = true;
 8000d80:	2301      	movs	r3, #1
 8000d82:	73fb      	strb	r3, [r7, #15]
	}
	if (was_irq_enabled) enable_irq();
 8000d84:	7bbb      	ldrb	r3, [r7, #14]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <queue_push_front+0x68>
 8000d8a:	f7ff ff72 	bl	8000c72 <enable_irq>
	return retval;
 8000d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d90:	4618      	mov	r0, r3
 8000d92:	3710      	adds	r7, #16
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <queue_pop_front>:

void *queue_pop_front(queue_t *q)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
	bool was_irq_enabled = disable_irq();
 8000da0:	f7ff ff58 	bl	8000c54 <disable_irq>
 8000da4:	4603      	mov	r3, r0
 8000da6:	72fb      	strb	r3, [r7, #11]
	void *el = 0;
 8000da8:	2300      	movs	r3, #0
 8000daa:	60fb      	str	r3, [r7, #12]
	if (q->size > 0) {
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	689b      	ldr	r3, [r3, #8]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d018      	beq.n	8000de6 <queue_pop_front+0x4e>
		el = q->buf[q->first];
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	68da      	ldr	r2, [r3, #12]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	009b      	lsls	r3, r3, #2
 8000dbe:	4413      	add	r3, r2
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	60fb      	str	r3, [r7, #12]
		q->first = (q->first + 1) % q->max_elements;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	6812      	ldr	r2, [r2, #0]
 8000dce:	fbb3 f1f2 	udiv	r1, r3, r2
 8000dd2:	fb02 f201 	mul.w	r2, r2, r1
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	605a      	str	r2, [r3, #4]
		q->size -= 1;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	1e5a      	subs	r2, r3, #1
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	609a      	str	r2, [r3, #8]
	}
	if (was_irq_enabled) enable_irq();
 8000de6:	7afb      	ldrb	r3, [r7, #11]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <queue_pop_front+0x58>
 8000dec:	f7ff ff41 	bl	8000c72 <enable_irq>
	return el;
 8000df0:	68fb      	ldr	r3, [r7, #12]
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <queue_push_back_i>:
{
	return queue_size_i(q)==0;
}

bool queue_push_back_i(queue_t *q, void *el)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	b085      	sub	sp, #20
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
 8000e02:	6039      	str	r1, [r7, #0]
	bool retval = false;
 8000e04:	2300      	movs	r3, #0
 8000e06:	73fb      	strb	r3, [r7, #15]

	if (q->size < q->max_elements) {
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	689a      	ldr	r2, [r3, #8]
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d21a      	bcs.n	8000e4a <queue_push_back_i+0x50>
		unsigned pos = (q->first + q->size) % q->max_elements;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	685a      	ldr	r2, [r3, #4]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	6812      	ldr	r2, [r2, #0]
 8000e22:	fbb3 f1f2 	udiv	r1, r3, r2
 8000e26:	fb02 f201 	mul.w	r2, r2, r1
 8000e2a:	1a9b      	subs	r3, r3, r2
 8000e2c:	60bb      	str	r3, [r7, #8]
		q->buf[pos] = el;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	68da      	ldr	r2, [r3, #12]
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	4413      	add	r3, r2
 8000e38:	683a      	ldr	r2, [r7, #0]
 8000e3a:	601a      	str	r2, [r3, #0]
		q->size += 1;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	1c5a      	adds	r2, r3, #1
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	609a      	str	r2, [r3, #8]
		retval = true;
 8000e46:	2301      	movs	r3, #1
 8000e48:	73fb      	strb	r3, [r7, #15]
	}

	return retval;
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <queue_pop_front_i>:
	}
	return retval;
}

void *queue_pop_front_i(queue_t *q)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
	void *el = 0;
 8000e60:	2300      	movs	r3, #0
 8000e62:	60fb      	str	r3, [r7, #12]
	if (q->size > 0) {
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d018      	beq.n	8000e9e <queue_pop_front_i+0x46>
		el = q->buf[q->first];
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	68da      	ldr	r2, [r3, #12]
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	4413      	add	r3, r2
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	60fb      	str	r3, [r7, #12]
		q->first = (q->first + 1) % q->max_elements;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	3301      	adds	r3, #1
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	6812      	ldr	r2, [r2, #0]
 8000e86:	fbb3 f1f2 	udiv	r1, r3, r2
 8000e8a:	fb02 f201 	mul.w	r2, r2, r1
 8000e8e:	1a9a      	subs	r2, r3, r2
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	605a      	str	r2, [r3, #4]
		q->size -= 1;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	1e5a      	subs	r2, r3, #1
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	609a      	str	r2, [r3, #8]
	}
	return el;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3714      	adds	r7, #20
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr

08000eac <SLCAN_Rx>:
 *      Author: cgrant
 */

#include "slcan.h"

void SLCAN_Rx(uint8_t* nRxData, uint32_t* nRxDataLen, struct USBD_CAN_Frame *stRxFrame){
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	; 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  uint8_t nDataFirstPos;

  stRxFrame->eUsbdCmd = (enum USBD_CMD)nRxData[0];
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	781a      	ldrb	r2, [r3, #0]
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	701a      	strb	r2, [r3, #0]

  // Convert from ASCII (2nd character to end)
  for (uint8_t i = 1; i < *nRxDataLen; i++)
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	77bb      	strb	r3, [r7, #30]
 8000ec4:	e02e      	b.n	8000f24 <SLCAN_Rx+0x78>
  {
      // Lowercase letters
      if(nRxData[i] >= 'a')
 8000ec6:	7fbb      	ldrb	r3, [r7, #30]
 8000ec8:	68fa      	ldr	r2, [r7, #12]
 8000eca:	4413      	add	r3, r2
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b60      	cmp	r3, #96	; 0x60
 8000ed0:	d90a      	bls.n	8000ee8 <SLCAN_Rx+0x3c>
          nRxData[i] = nRxData[i] - 'a' + 10;
 8000ed2:	7fbb      	ldrb	r3, [r7, #30]
 8000ed4:	68fa      	ldr	r2, [r7, #12]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	781a      	ldrb	r2, [r3, #0]
 8000eda:	7fbb      	ldrb	r3, [r7, #30]
 8000edc:	68f9      	ldr	r1, [r7, #12]
 8000ede:	440b      	add	r3, r1
 8000ee0:	3a57      	subs	r2, #87	; 0x57
 8000ee2:	b2d2      	uxtb	r2, r2
 8000ee4:	701a      	strb	r2, [r3, #0]
 8000ee6:	e01a      	b.n	8000f1e <SLCAN_Rx+0x72>
      // Uppercase letters
      else if(nRxData[i] >= 'A')
 8000ee8:	7fbb      	ldrb	r3, [r7, #30]
 8000eea:	68fa      	ldr	r2, [r7, #12]
 8000eec:	4413      	add	r3, r2
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	2b40      	cmp	r3, #64	; 0x40
 8000ef2:	d90a      	bls.n	8000f0a <SLCAN_Rx+0x5e>
          nRxData[i] = nRxData[i] - 'A' + 10;
 8000ef4:	7fbb      	ldrb	r3, [r7, #30]
 8000ef6:	68fa      	ldr	r2, [r7, #12]
 8000ef8:	4413      	add	r3, r2
 8000efa:	781a      	ldrb	r2, [r3, #0]
 8000efc:	7fbb      	ldrb	r3, [r7, #30]
 8000efe:	68f9      	ldr	r1, [r7, #12]
 8000f00:	440b      	add	r3, r1
 8000f02:	3a37      	subs	r2, #55	; 0x37
 8000f04:	b2d2      	uxtb	r2, r2
 8000f06:	701a      	strb	r2, [r3, #0]
 8000f08:	e009      	b.n	8000f1e <SLCAN_Rx+0x72>
      // Numbers
      else
          nRxData[i] = nRxData[i] - '0';
 8000f0a:	7fbb      	ldrb	r3, [r7, #30]
 8000f0c:	68fa      	ldr	r2, [r7, #12]
 8000f0e:	4413      	add	r3, r2
 8000f10:	781a      	ldrb	r2, [r3, #0]
 8000f12:	7fbb      	ldrb	r3, [r7, #30]
 8000f14:	68f9      	ldr	r1, [r7, #12]
 8000f16:	440b      	add	r3, r1
 8000f18:	3a30      	subs	r2, #48	; 0x30
 8000f1a:	b2d2      	uxtb	r2, r2
 8000f1c:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 1; i < *nRxDataLen; i++)
 8000f1e:	7fbb      	ldrb	r3, [r7, #30]
 8000f20:	3301      	adds	r3, #1
 8000f22:	77bb      	strb	r3, [r7, #30]
 8000f24:	7fba      	ldrb	r2, [r7, #30]
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d3cb      	bcc.n	8000ec6 <SLCAN_Rx+0x1a>
  }

  if( (stRxFrame->eUsbdCmd == USBD_CMD_SET_CAN_BITRATE) ||
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	2b53      	cmp	r3, #83	; 0x53
 8000f34:	d007      	beq.n	8000f46 <SLCAN_Rx+0x9a>
      (stRxFrame->eUsbdCmd == USBD_CMD_SET_CAN_MODE) ||
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	781b      	ldrb	r3, [r3, #0]
  if( (stRxFrame->eUsbdCmd == USBD_CMD_SET_CAN_BITRATE) ||
 8000f3a:	2b4d      	cmp	r3, #77	; 0x4d
 8000f3c:	d003      	beq.n	8000f46 <SLCAN_Rx+0x9a>
      (stRxFrame->eUsbdCmd == USBD_CMD_SET_CAN_BITRATE)){
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	781b      	ldrb	r3, [r3, #0]
      (stRxFrame->eUsbdCmd == USBD_CMD_SET_CAN_MODE) ||
 8000f42:	2b53      	cmp	r3, #83	; 0x53
 8000f44:	d104      	bne.n	8000f50 <SLCAN_Rx+0xa4>
    stRxFrame->nData[1] = nRxData[1];
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	785a      	ldrb	r2, [r3, #1]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  }

  if(stRxFrame->eUsbdCmd == USBD_CMD_CAN_TRANSMIT_11BIT){
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b74      	cmp	r3, #116	; 0x74
 8000f56:	d166      	bne.n	8001026 <SLCAN_Rx+0x17a>
    stRxFrame->stTxHeader.StdId = ((nRxData[1] & 0xF) << 8) + ((nRxData[2] & 0xF) << 4) + (nRxData[3] & 0xF);
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	021b      	lsls	r3, r3, #8
 8000f60:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	3302      	adds	r3, #2
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	011b      	lsls	r3, r3, #4
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	431a      	orrs	r2, r3
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	3303      	adds	r3, #3
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	f003 030f 	and.w	r3, r3, #15
 8000f7a:	4413      	add	r3, r2
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	f8c3 2001 	str.w	r2, [r3, #1]

    stRxFrame->stTxHeader.DLC = nRxData[4];
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	3304      	adds	r3, #4
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f8c3 2011 	str.w	r2, [r3, #17]

    nDataFirstPos = 5;
 8000f92:	2305      	movs	r3, #5
 8000f94:	77fb      	strb	r3, [r7, #31]

    for(int i=0; i < stRxFrame->stTxHeader.DLC; i++){
 8000f96:	2300      	movs	r3, #0
 8000f98:	61bb      	str	r3, [r7, #24]
 8000f9a:	e020      	b.n	8000fde <SLCAN_Rx+0x132>
      stRxFrame->nData[i] = ((nRxData[i + nDataFirstPos] & 0xF) << 4) + (nRxData[i + nDataFirstPos + 1] & 0xF);
 8000f9c:	7ffa      	ldrb	r2, [r7, #31]
 8000f9e:	69bb      	ldr	r3, [r7, #24]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	011b      	lsls	r3, r3, #4
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	7ff9      	ldrb	r1, [r7, #31]
 8000fb0:	69bb      	ldr	r3, [r7, #24]
 8000fb2:	440b      	add	r3, r1
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	68f9      	ldr	r1, [r7, #12]
 8000fb8:	440b      	add	r3, r1
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	f003 030f 	and.w	r3, r3, #15
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	4413      	add	r3, r2
 8000fc4:	b2d9      	uxtb	r1, r3
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	4413      	add	r3, r2
 8000fcc:	3335      	adds	r3, #53	; 0x35
 8000fce:	460a      	mov	r2, r1
 8000fd0:	701a      	strb	r2, [r3, #0]
      nDataFirstPos++;
 8000fd2:	7ffb      	ldrb	r3, [r7, #31]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	77fb      	strb	r3, [r7, #31]
    for(int i=0; i < stRxFrame->stTxHeader.DLC; i++){
 8000fd8:	69bb      	ldr	r3, [r7, #24]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	61bb      	str	r3, [r7, #24]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	f8d3 2011 	ldr.w	r2, [r3, #17]
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d8d8      	bhi.n	8000f9c <SLCAN_Rx+0xf0>
    }

    stRxFrame->stTxHeader.ExtId = 0;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2200      	movs	r2, #0
 8000fee:	715a      	strb	r2, [r3, #5]
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	719a      	strb	r2, [r3, #6]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	71da      	strb	r2, [r3, #7]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	721a      	strb	r2, [r3, #8]
    stRxFrame->stTxHeader.IDE = CAN_ID_STD;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	725a      	strb	r2, [r3, #9]
 8001002:	2200      	movs	r2, #0
 8001004:	729a      	strb	r2, [r3, #10]
 8001006:	2200      	movs	r2, #0
 8001008:	72da      	strb	r2, [r3, #11]
 800100a:	2200      	movs	r2, #0
 800100c:	731a      	strb	r2, [r3, #12]
    stRxFrame->stTxHeader.RTR = CAN_RTR_DATA;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2200      	movs	r2, #0
 8001012:	735a      	strb	r2, [r3, #13]
 8001014:	2200      	movs	r2, #0
 8001016:	739a      	strb	r2, [r3, #14]
 8001018:	2200      	movs	r2, #0
 800101a:	73da      	strb	r2, [r3, #15]
 800101c:	2200      	movs	r2, #0
 800101e:	741a      	strb	r2, [r3, #16]
    stRxFrame->stTxHeader.TransmitGlobalTime = DISABLE;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2200      	movs	r2, #0
 8001024:	755a      	strb	r2, [r3, #21]
  }

  if(stRxFrame->eUsbdCmd == USBD_CMD_CAN_REMOTE_11BIT){
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b72      	cmp	r3, #114	; 0x72
 800102c:	d135      	bne.n	800109a <SLCAN_Rx+0x1ee>
    stRxFrame->stTxHeader.StdId = ((nRxData[1] & 0xF) << 8) + ((nRxData[2] & 0xF) << 4) + (nRxData[3] & 0xF);
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	3301      	adds	r3, #1
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	021b      	lsls	r3, r3, #8
 8001036:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	3302      	adds	r3, #2
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	011b      	lsls	r3, r3, #4
 8001042:	b2db      	uxtb	r3, r3
 8001044:	431a      	orrs	r2, r3
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	3303      	adds	r3, #3
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	f003 030f 	and.w	r3, r3, #15
 8001050:	4413      	add	r3, r2
 8001052:	461a      	mov	r2, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	f8c3 2001 	str.w	r2, [r3, #1]

    stRxFrame->stTxHeader.ExtId = 0;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2200      	movs	r2, #0
 800105e:	715a      	strb	r2, [r3, #5]
 8001060:	2200      	movs	r2, #0
 8001062:	719a      	strb	r2, [r3, #6]
 8001064:	2200      	movs	r2, #0
 8001066:	71da      	strb	r2, [r3, #7]
 8001068:	2200      	movs	r2, #0
 800106a:	721a      	strb	r2, [r3, #8]
    stRxFrame->stTxHeader.IDE = CAN_ID_STD;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2200      	movs	r2, #0
 8001070:	725a      	strb	r2, [r3, #9]
 8001072:	2200      	movs	r2, #0
 8001074:	729a      	strb	r2, [r3, #10]
 8001076:	2200      	movs	r2, #0
 8001078:	72da      	strb	r2, [r3, #11]
 800107a:	2200      	movs	r2, #0
 800107c:	731a      	strb	r2, [r3, #12]
    stRxFrame->stTxHeader.RTR = CAN_RTR_REMOTE;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2200      	movs	r2, #0
 8001082:	f042 0202 	orr.w	r2, r2, #2
 8001086:	735a      	strb	r2, [r3, #13]
 8001088:	2200      	movs	r2, #0
 800108a:	739a      	strb	r2, [r3, #14]
 800108c:	2200      	movs	r2, #0
 800108e:	73da      	strb	r2, [r3, #15]
 8001090:	2200      	movs	r2, #0
 8001092:	741a      	strb	r2, [r3, #16]
    stRxFrame->stTxHeader.TransmitGlobalTime = DISABLE;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	755a      	strb	r2, [r3, #21]
  }

  if(stRxFrame->eUsbdCmd == USBD_CMD_CAN_TRANSMIT_29BIT){
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b54      	cmp	r3, #84	; 0x54
 80010a0:	f040 8089 	bne.w	80011b6 <SLCAN_Rx+0x30a>
    stRxFrame->stTxHeader.ExtId = ((nRxData[1] & 0xF) << 28) + ((nRxData[2] & 0xF) << 24) + ((nRxData[3] & 0xF) << 20) + ((nRxData[4] & 0xF) << 16) +
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	3301      	adds	r3, #1
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	071a      	lsls	r2, r3, #28
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	3302      	adds	r3, #2
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	061b      	lsls	r3, r3, #24
 80010b4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80010b8:	441a      	add	r2, r3
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	3303      	adds	r3, #3
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	051b      	lsls	r3, r3, #20
 80010c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 80010c6:	441a      	add	r2, r3
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	3304      	adds	r3, #4
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	041b      	lsls	r3, r3, #16
 80010d0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80010d4:	441a      	add	r2, r3
                                  ((nRxData[5] & 0xF) << 12) + ((nRxData[6] & 0xF) << 8) + ((nRxData[7] & 0xF) << 4) + (nRxData[8] & 0xF);
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	3305      	adds	r3, #5
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	031b      	lsls	r3, r3, #12
 80010de:	b29b      	uxth	r3, r3
    stRxFrame->stTxHeader.ExtId = ((nRxData[1] & 0xF) << 28) + ((nRxData[2] & 0xF) << 24) + ((nRxData[3] & 0xF) << 20) + ((nRxData[4] & 0xF) << 16) +
 80010e0:	441a      	add	r2, r3
                                  ((nRxData[5] & 0xF) << 12) + ((nRxData[6] & 0xF) << 8) + ((nRxData[7] & 0xF) << 4) + (nRxData[8] & 0xF);
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	3306      	adds	r3, #6
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	021b      	lsls	r3, r3, #8
 80010ea:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80010ee:	441a      	add	r2, r3
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	3307      	adds	r3, #7
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	011b      	lsls	r3, r3, #4
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	441a      	add	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	3308      	adds	r3, #8
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	f003 030f 	and.w	r3, r3, #15
 8001106:	4413      	add	r3, r2
 8001108:	461a      	mov	r2, r3
    stRxFrame->stTxHeader.ExtId = ((nRxData[1] & 0xF) << 28) + ((nRxData[2] & 0xF) << 24) + ((nRxData[3] & 0xF) << 20) + ((nRxData[4] & 0xF) << 16) +
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	f8c3 2005 	str.w	r2, [r3, #5]

    stRxFrame->stTxHeader.DLC = nRxData[9];
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	3309      	adds	r3, #9
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	461a      	mov	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f8c3 2011 	str.w	r2, [r3, #17]

    nDataFirstPos = 10;
 800111e:	230a      	movs	r3, #10
 8001120:	77fb      	strb	r3, [r7, #31]

    for(int i=0; i < stRxFrame->stTxHeader.DLC; i++){
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	e020      	b.n	800116a <SLCAN_Rx+0x2be>
      stRxFrame->nData[i] = ((nRxData[i + nDataFirstPos] & 0xF) << 4) + (nRxData[i + nDataFirstPos + 1] & 0xF);
 8001128:	7ffa      	ldrb	r2, [r7, #31]
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	4413      	add	r3, r2
 800112e:	461a      	mov	r2, r3
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4413      	add	r3, r2
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	011b      	lsls	r3, r3, #4
 8001138:	b2da      	uxtb	r2, r3
 800113a:	7ff9      	ldrb	r1, [r7, #31]
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	440b      	add	r3, r1
 8001140:	3301      	adds	r3, #1
 8001142:	68f9      	ldr	r1, [r7, #12]
 8001144:	440b      	add	r3, r1
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	f003 030f 	and.w	r3, r3, #15
 800114c:	b2db      	uxtb	r3, r3
 800114e:	4413      	add	r3, r2
 8001150:	b2d9      	uxtb	r1, r3
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	4413      	add	r3, r2
 8001158:	3335      	adds	r3, #53	; 0x35
 800115a:	460a      	mov	r2, r1
 800115c:	701a      	strb	r2, [r3, #0]
      nDataFirstPos++;
 800115e:	7ffb      	ldrb	r3, [r7, #31]
 8001160:	3301      	adds	r3, #1
 8001162:	77fb      	strb	r3, [r7, #31]
    for(int i=0; i < stRxFrame->stTxHeader.DLC; i++){
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	3301      	adds	r3, #1
 8001168:	617b      	str	r3, [r7, #20]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f8d3 2011 	ldr.w	r2, [r3, #17]
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	429a      	cmp	r2, r3
 8001174:	d8d8      	bhi.n	8001128 <SLCAN_Rx+0x27c>
    }

    stRxFrame->stTxHeader.StdId = 0;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	705a      	strb	r2, [r3, #1]
 800117c:	2200      	movs	r2, #0
 800117e:	709a      	strb	r2, [r3, #2]
 8001180:	2200      	movs	r2, #0
 8001182:	70da      	strb	r2, [r3, #3]
 8001184:	2200      	movs	r2, #0
 8001186:	711a      	strb	r2, [r3, #4]
    stRxFrame->stTxHeader.IDE = CAN_ID_EXT;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	f042 0204 	orr.w	r2, r2, #4
 8001190:	725a      	strb	r2, [r3, #9]
 8001192:	2200      	movs	r2, #0
 8001194:	729a      	strb	r2, [r3, #10]
 8001196:	2200      	movs	r2, #0
 8001198:	72da      	strb	r2, [r3, #11]
 800119a:	2200      	movs	r2, #0
 800119c:	731a      	strb	r2, [r3, #12]
    stRxFrame->stTxHeader.RTR = CAN_RTR_DATA;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2200      	movs	r2, #0
 80011a2:	735a      	strb	r2, [r3, #13]
 80011a4:	2200      	movs	r2, #0
 80011a6:	739a      	strb	r2, [r3, #14]
 80011a8:	2200      	movs	r2, #0
 80011aa:	73da      	strb	r2, [r3, #15]
 80011ac:	2200      	movs	r2, #0
 80011ae:	741a      	strb	r2, [r3, #16]
    stRxFrame->stTxHeader.TransmitGlobalTime = DISABLE;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2200      	movs	r2, #0
 80011b4:	755a      	strb	r2, [r3, #21]
  }

  if(stRxFrame->eUsbdCmd == USBD_CMD_CAN_REMOTE_29BIT){
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b52      	cmp	r3, #82	; 0x52
 80011bc:	d157      	bne.n	800126e <SLCAN_Rx+0x3c2>
    stRxFrame->stTxHeader.ExtId = ((nRxData[1] & 0xF) << 28) + ((nRxData[2] & 0xF) << 24) + ((nRxData[3] & 0xF) << 20) + ((nRxData[4] & 0xF) << 16) +
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	3301      	adds	r3, #1
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	071a      	lsls	r2, r3, #28
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	3302      	adds	r3, #2
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	061b      	lsls	r3, r3, #24
 80011ce:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80011d2:	441a      	add	r2, r3
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	3303      	adds	r3, #3
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	051b      	lsls	r3, r3, #20
 80011dc:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 80011e0:	441a      	add	r2, r3
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	3304      	adds	r3, #4
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	041b      	lsls	r3, r3, #16
 80011ea:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80011ee:	441a      	add	r2, r3
                                  ((nRxData[5] & 0xF) << 12) + ((nRxData[6] & 0xF) << 8) + ((nRxData[7] & 0xF) << 4) + (nRxData[8] & 0xF);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	3305      	adds	r3, #5
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	031b      	lsls	r3, r3, #12
 80011f8:	b29b      	uxth	r3, r3
    stRxFrame->stTxHeader.ExtId = ((nRxData[1] & 0xF) << 28) + ((nRxData[2] & 0xF) << 24) + ((nRxData[3] & 0xF) << 20) + ((nRxData[4] & 0xF) << 16) +
 80011fa:	441a      	add	r2, r3
                                  ((nRxData[5] & 0xF) << 12) + ((nRxData[6] & 0xF) << 8) + ((nRxData[7] & 0xF) << 4) + (nRxData[8] & 0xF);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	3306      	adds	r3, #6
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	021b      	lsls	r3, r3, #8
 8001204:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001208:	441a      	add	r2, r3
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	3307      	adds	r3, #7
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	011b      	lsls	r3, r3, #4
 8001212:	b2db      	uxtb	r3, r3
 8001214:	441a      	add	r2, r3
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	3308      	adds	r3, #8
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	f003 030f 	and.w	r3, r3, #15
 8001220:	4413      	add	r3, r2
 8001222:	461a      	mov	r2, r3
    stRxFrame->stTxHeader.ExtId = ((nRxData[1] & 0xF) << 28) + ((nRxData[2] & 0xF) << 24) + ((nRxData[3] & 0xF) << 20) + ((nRxData[4] & 0xF) << 16) +
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f8c3 2005 	str.w	r2, [r3, #5]

    stRxFrame->stTxHeader.StdId = 0;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	705a      	strb	r2, [r3, #1]
 8001230:	2200      	movs	r2, #0
 8001232:	709a      	strb	r2, [r3, #2]
 8001234:	2200      	movs	r2, #0
 8001236:	70da      	strb	r2, [r3, #3]
 8001238:	2200      	movs	r2, #0
 800123a:	711a      	strb	r2, [r3, #4]
    stRxFrame->stTxHeader.IDE = CAN_ID_EXT;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2200      	movs	r2, #0
 8001240:	f042 0204 	orr.w	r2, r2, #4
 8001244:	725a      	strb	r2, [r3, #9]
 8001246:	2200      	movs	r2, #0
 8001248:	729a      	strb	r2, [r3, #10]
 800124a:	2200      	movs	r2, #0
 800124c:	72da      	strb	r2, [r3, #11]
 800124e:	2200      	movs	r2, #0
 8001250:	731a      	strb	r2, [r3, #12]
    stRxFrame->stTxHeader.RTR = CAN_RTR_REMOTE;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	f042 0202 	orr.w	r2, r2, #2
 800125a:	735a      	strb	r2, [r3, #13]
 800125c:	2200      	movs	r2, #0
 800125e:	739a      	strb	r2, [r3, #14]
 8001260:	2200      	movs	r2, #0
 8001262:	73da      	strb	r2, [r3, #15]
 8001264:	2200      	movs	r2, #0
 8001266:	741a      	strb	r2, [r3, #16]
    stRxFrame->stTxHeader.TransmitGlobalTime = DISABLE;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	755a      	strb	r2, [r3, #21]
  }
}
 800126e:	bf00      	nop
 8001270:	3724      	adds	r7, #36	; 0x24
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr

0800127a <SLCAN_Tx>:

uint8_t SLCAN_Tx(struct USBD_CAN_Frame *stTxFrame, uint8_t* nTxData){
 800127a:	b480      	push	{r7}
 800127c:	b085      	sub	sp, #20
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
 8001282:	6039      	str	r1, [r7, #0]
  uint8_t nFirstDataPos;
  uint8_t nLastDataPos;

  for(uint8_t i=0; i < 30; i++)
 8001284:	2300      	movs	r3, #0
 8001286:	737b      	strb	r3, [r7, #13]
 8001288:	e007      	b.n	800129a <SLCAN_Tx+0x20>
    nTxData[i] = '\0';
 800128a:	7b7b      	ldrb	r3, [r7, #13]
 800128c:	683a      	ldr	r2, [r7, #0]
 800128e:	4413      	add	r3, r2
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]
  for(uint8_t i=0; i < 30; i++)
 8001294:	7b7b      	ldrb	r3, [r7, #13]
 8001296:	3301      	adds	r3, #1
 8001298:	737b      	strb	r3, [r7, #13]
 800129a:	7b7b      	ldrb	r3, [r7, #13]
 800129c:	2b1d      	cmp	r3, #29
 800129e:	d9f4      	bls.n	800128a <SLCAN_Tx+0x10>

  if(stTxFrame->stRxHeader.RTR == CAN_RTR_DATA){
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f8d3 3025 	ldr.w	r3, [r3, #37]	; 0x25
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d10c      	bne.n	80012c4 <SLCAN_Tx+0x4a>
    if(stTxFrame->stRxHeader.IDE == CAN_ID_STD){
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	f8d3 3021 	ldr.w	r3, [r3, #33]	; 0x21
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d103      	bne.n	80012bc <SLCAN_Tx+0x42>
      nTxData[0] = 't';
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	2274      	movs	r2, #116	; 0x74
 80012b8:	701a      	strb	r2, [r3, #0]
 80012ba:	e00f      	b.n	80012dc <SLCAN_Tx+0x62>
    } else{
      nTxData[0] = 'T';
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	2254      	movs	r2, #84	; 0x54
 80012c0:	701a      	strb	r2, [r3, #0]
 80012c2:	e00b      	b.n	80012dc <SLCAN_Tx+0x62>
    }
  } else{
    if(stTxFrame->stRxHeader.IDE == CAN_ID_STD){
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f8d3 3021 	ldr.w	r3, [r3, #33]	; 0x21
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d103      	bne.n	80012d6 <SLCAN_Tx+0x5c>
      nTxData[0] = 'r';
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	2272      	movs	r2, #114	; 0x72
 80012d2:	701a      	strb	r2, [r3, #0]
 80012d4:	e002      	b.n	80012dc <SLCAN_Tx+0x62>
    } else{
      nTxData[0] = 'R';
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	2252      	movs	r2, #82	; 0x52
 80012da:	701a      	strb	r2, [r3, #0]
    }
  }

  if(stTxFrame->stRxHeader.IDE == CAN_ID_STD){
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f8d3 3021 	ldr.w	r3, [r3, #33]	; 0x21
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d129      	bne.n	800133a <SLCAN_Tx+0xc0>
    nTxData[1] = (stTxFrame->stRxHeader.StdId >> 8) & 0xF;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f8d3 3019 	ldr.w	r3, [r3, #25]
 80012ec:	0a1b      	lsrs	r3, r3, #8
 80012ee:	b2da      	uxtb	r2, r3
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	3301      	adds	r3, #1
 80012f4:	f002 020f 	and.w	r2, r2, #15
 80012f8:	b2d2      	uxtb	r2, r2
 80012fa:	701a      	strb	r2, [r3, #0]
    nTxData[2] = (stTxFrame->stRxHeader.StdId >> 4) & 0xF;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f8d3 3019 	ldr.w	r3, [r3, #25]
 8001302:	091b      	lsrs	r3, r3, #4
 8001304:	b2da      	uxtb	r2, r3
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	3302      	adds	r3, #2
 800130a:	f002 020f 	and.w	r2, r2, #15
 800130e:	b2d2      	uxtb	r2, r2
 8001310:	701a      	strb	r2, [r3, #0]
    nTxData[3] = stTxFrame->stRxHeader.StdId & 0xF;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f8d3 3019 	ldr.w	r3, [r3, #25]
 8001318:	b2da      	uxtb	r2, r3
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	3303      	adds	r3, #3
 800131e:	f002 020f 	and.w	r2, r2, #15
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	701a      	strb	r2, [r3, #0]

    nTxData[4] = (stTxFrame->stRxHeader.DLC & 0xFF);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f8d3 2029 	ldr.w	r2, [r3, #41]	; 0x29
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	3304      	adds	r3, #4
 8001330:	b2d2      	uxtb	r2, r2
 8001332:	701a      	strb	r2, [r3, #0]
    nFirstDataPos = 5;
 8001334:	2305      	movs	r3, #5
 8001336:	73fb      	strb	r3, [r7, #15]
 8001338:	e05c      	b.n	80013f4 <SLCAN_Tx+0x17a>
  } else{
    nTxData[1] = (stTxFrame->stRxHeader.StdId >> 28) & 0xF;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	f8d3 3019 	ldr.w	r3, [r3, #25]
 8001340:	0f1a      	lsrs	r2, r3, #28
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	3301      	adds	r3, #1
 8001346:	b2d2      	uxtb	r2, r2
 8001348:	701a      	strb	r2, [r3, #0]
    nTxData[2] = (stTxFrame->stRxHeader.StdId >> 24) & 0xF;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f8d3 3019 	ldr.w	r3, [r3, #25]
 8001350:	0e1b      	lsrs	r3, r3, #24
 8001352:	b2da      	uxtb	r2, r3
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	3302      	adds	r3, #2
 8001358:	f002 020f 	and.w	r2, r2, #15
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	701a      	strb	r2, [r3, #0]
    nTxData[3] = (stTxFrame->stRxHeader.StdId >> 20) & 0xF;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f8d3 3019 	ldr.w	r3, [r3, #25]
 8001366:	0d1b      	lsrs	r3, r3, #20
 8001368:	b2da      	uxtb	r2, r3
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	3303      	adds	r3, #3
 800136e:	f002 020f 	and.w	r2, r2, #15
 8001372:	b2d2      	uxtb	r2, r2
 8001374:	701a      	strb	r2, [r3, #0]
    nTxData[4] = (stTxFrame->stRxHeader.StdId >> 16) & 0xF;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	f8d3 3019 	ldr.w	r3, [r3, #25]
 800137c:	0c1b      	lsrs	r3, r3, #16
 800137e:	b2da      	uxtb	r2, r3
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	3304      	adds	r3, #4
 8001384:	f002 020f 	and.w	r2, r2, #15
 8001388:	b2d2      	uxtb	r2, r2
 800138a:	701a      	strb	r2, [r3, #0]
    nTxData[5] = (stTxFrame->stRxHeader.StdId >> 12) & 0xF;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f8d3 3019 	ldr.w	r3, [r3, #25]
 8001392:	0b1b      	lsrs	r3, r3, #12
 8001394:	b2da      	uxtb	r2, r3
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	3305      	adds	r3, #5
 800139a:	f002 020f 	and.w	r2, r2, #15
 800139e:	b2d2      	uxtb	r2, r2
 80013a0:	701a      	strb	r2, [r3, #0]
    nTxData[6] = (stTxFrame->stRxHeader.StdId >> 8) & 0xF;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	f8d3 3019 	ldr.w	r3, [r3, #25]
 80013a8:	0a1b      	lsrs	r3, r3, #8
 80013aa:	b2da      	uxtb	r2, r3
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	3306      	adds	r3, #6
 80013b0:	f002 020f 	and.w	r2, r2, #15
 80013b4:	b2d2      	uxtb	r2, r2
 80013b6:	701a      	strb	r2, [r3, #0]
    nTxData[7] = (stTxFrame->stRxHeader.StdId >> 4) & 0xF;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f8d3 3019 	ldr.w	r3, [r3, #25]
 80013be:	091b      	lsrs	r3, r3, #4
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	3307      	adds	r3, #7
 80013c6:	f002 020f 	and.w	r2, r2, #15
 80013ca:	b2d2      	uxtb	r2, r2
 80013cc:	701a      	strb	r2, [r3, #0]
    nTxData[8] = stTxFrame->stRxHeader.StdId & 0xF;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f8d3 3019 	ldr.w	r3, [r3, #25]
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	3308      	adds	r3, #8
 80013da:	f002 020f 	and.w	r2, r2, #15
 80013de:	b2d2      	uxtb	r2, r2
 80013e0:	701a      	strb	r2, [r3, #0]

    nTxData[9] = (stTxFrame->stRxHeader.DLC & 0xFF);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f8d3 2029 	ldr.w	r2, [r3, #41]	; 0x29
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	3309      	adds	r3, #9
 80013ec:	b2d2      	uxtb	r2, r2
 80013ee:	701a      	strb	r2, [r3, #0]
    nFirstDataPos = 10;
 80013f0:	230a      	movs	r3, #10
 80013f2:	73fb      	strb	r3, [r7, #15]
  }

  nLastDataPos = nFirstDataPos;
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	73bb      	strb	r3, [r7, #14]
  for(uint8_t i=0; i < stTxFrame->stRxHeader.DLC; i++){
 80013f8:	2300      	movs	r3, #0
 80013fa:	733b      	strb	r3, [r7, #12]
 80013fc:	e026      	b.n	800144c <SLCAN_Tx+0x1d2>
    nTxData[i + nFirstDataPos] = (stTxFrame->nData[i] >> 4);
 80013fe:	7b3b      	ldrb	r3, [r7, #12]
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	4413      	add	r3, r2
 8001404:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8001408:	7b39      	ldrb	r1, [r7, #12]
 800140a:	7bfb      	ldrb	r3, [r7, #15]
 800140c:	440b      	add	r3, r1
 800140e:	4619      	mov	r1, r3
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	440b      	add	r3, r1
 8001414:	0912      	lsrs	r2, r2, #4
 8001416:	b2d2      	uxtb	r2, r2
 8001418:	701a      	strb	r2, [r3, #0]
    nFirstDataPos++;
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	3301      	adds	r3, #1
 800141e:	73fb      	strb	r3, [r7, #15]
    nTxData[i + nFirstDataPos] = (stTxFrame->nData[i] & 0x0F);
 8001420:	7b3b      	ldrb	r3, [r7, #12]
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	4413      	add	r3, r2
 8001426:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 800142a:	7b39      	ldrb	r1, [r7, #12]
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	440b      	add	r3, r1
 8001430:	4619      	mov	r1, r3
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	440b      	add	r3, r1
 8001436:	f002 020f 	and.w	r2, r2, #15
 800143a:	b2d2      	uxtb	r2, r2
 800143c:	701a      	strb	r2, [r3, #0]
    nLastDataPos = i + nFirstDataPos;
 800143e:	7b3a      	ldrb	r2, [r7, #12]
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	4413      	add	r3, r2
 8001444:	73bb      	strb	r3, [r7, #14]
  for(uint8_t i=0; i < stTxFrame->stRxHeader.DLC; i++){
 8001446:	7b3b      	ldrb	r3, [r7, #12]
 8001448:	3301      	adds	r3, #1
 800144a:	733b      	strb	r3, [r7, #12]
 800144c:	7b3a      	ldrb	r2, [r7, #12]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f8d3 3029 	ldr.w	r3, [r3, #41]	; 0x29
 8001454:	429a      	cmp	r2, r3
 8001456:	d3d2      	bcc.n	80013fe <SLCAN_Tx+0x184>
  }

  for(uint8_t j = 1; j <= nLastDataPos; j++){
 8001458:	2301      	movs	r3, #1
 800145a:	72fb      	strb	r3, [r7, #11]
 800145c:	e01d      	b.n	800149a <SLCAN_Tx+0x220>
    if(nTxData[j] < 0xA){
 800145e:	7afb      	ldrb	r3, [r7, #11]
 8001460:	683a      	ldr	r2, [r7, #0]
 8001462:	4413      	add	r3, r2
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b09      	cmp	r3, #9
 8001468:	d80a      	bhi.n	8001480 <SLCAN_Tx+0x206>
      nTxData[j] += 0x30;
 800146a:	7afb      	ldrb	r3, [r7, #11]
 800146c:	683a      	ldr	r2, [r7, #0]
 800146e:	4413      	add	r3, r2
 8001470:	781a      	ldrb	r2, [r3, #0]
 8001472:	7afb      	ldrb	r3, [r7, #11]
 8001474:	6839      	ldr	r1, [r7, #0]
 8001476:	440b      	add	r3, r1
 8001478:	3230      	adds	r2, #48	; 0x30
 800147a:	b2d2      	uxtb	r2, r2
 800147c:	701a      	strb	r2, [r3, #0]
 800147e:	e009      	b.n	8001494 <SLCAN_Tx+0x21a>
    } else{
      nTxData[j] += 0x37;
 8001480:	7afb      	ldrb	r3, [r7, #11]
 8001482:	683a      	ldr	r2, [r7, #0]
 8001484:	4413      	add	r3, r2
 8001486:	781a      	ldrb	r2, [r3, #0]
 8001488:	7afb      	ldrb	r3, [r7, #11]
 800148a:	6839      	ldr	r1, [r7, #0]
 800148c:	440b      	add	r3, r1
 800148e:	3237      	adds	r2, #55	; 0x37
 8001490:	b2d2      	uxtb	r2, r2
 8001492:	701a      	strb	r2, [r3, #0]
  for(uint8_t j = 1; j <= nLastDataPos; j++){
 8001494:	7afb      	ldrb	r3, [r7, #11]
 8001496:	3301      	adds	r3, #1
 8001498:	72fb      	strb	r3, [r7, #11]
 800149a:	7afa      	ldrb	r2, [r7, #11]
 800149c:	7bbb      	ldrb	r3, [r7, #14]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d9dd      	bls.n	800145e <SLCAN_Tx+0x1e4>
    }
  }

  nLastDataPos++;
 80014a2:	7bbb      	ldrb	r3, [r7, #14]
 80014a4:	3301      	adds	r3, #1
 80014a6:	73bb      	strb	r3, [r7, #14]
  nTxData[nLastDataPos] = '\r';
 80014a8:	7bbb      	ldrb	r3, [r7, #14]
 80014aa:	683a      	ldr	r2, [r7, #0]
 80014ac:	4413      	add	r3, r2
 80014ae:	220d      	movs	r2, #13
 80014b0:	701a      	strb	r2, [r3, #0]

  //Increment by 1 to return total size (include 0 index)
  return ++nLastDataPos;
 80014b2:	7bbb      	ldrb	r3, [r7, #14]
 80014b4:	3301      	adds	r3, #1
 80014b6:	73bb      	strb	r3, [r7, #14]
 80014b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3714      	adds	r7, #20
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
	...

080014c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ce:	4b0f      	ldr	r3, [pc, #60]	; (800150c <HAL_MspInit+0x44>)
 80014d0:	699b      	ldr	r3, [r3, #24]
 80014d2:	4a0e      	ldr	r2, [pc, #56]	; (800150c <HAL_MspInit+0x44>)
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	6193      	str	r3, [r2, #24]
 80014da:	4b0c      	ldr	r3, [pc, #48]	; (800150c <HAL_MspInit+0x44>)
 80014dc:	699b      	ldr	r3, [r3, #24]
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e6:	4b09      	ldr	r3, [pc, #36]	; (800150c <HAL_MspInit+0x44>)
 80014e8:	69db      	ldr	r3, [r3, #28]
 80014ea:	4a08      	ldr	r2, [pc, #32]	; (800150c <HAL_MspInit+0x44>)
 80014ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014f0:	61d3      	str	r3, [r2, #28]
 80014f2:	4b06      	ldr	r3, [pc, #24]	; (800150c <HAL_MspInit+0x44>)
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014fa:	603b      	str	r3, [r7, #0]
 80014fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014fe:	bf00      	nop
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40021000 	.word	0x40021000

08001510 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08a      	sub	sp, #40	; 0x28
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a1b      	ldr	r2, [pc, #108]	; (800159c <HAL_CAN_MspInit+0x8c>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d130      	bne.n	8001594 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001532:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <HAL_CAN_MspInit+0x90>)
 8001534:	69db      	ldr	r3, [r3, #28]
 8001536:	4a1a      	ldr	r2, [pc, #104]	; (80015a0 <HAL_CAN_MspInit+0x90>)
 8001538:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800153c:	61d3      	str	r3, [r2, #28]
 800153e:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <HAL_CAN_MspInit+0x90>)
 8001540:	69db      	ldr	r3, [r3, #28]
 8001542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001546:	613b      	str	r3, [r7, #16]
 8001548:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <HAL_CAN_MspInit+0x90>)
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	4a14      	ldr	r2, [pc, #80]	; (80015a0 <HAL_CAN_MspInit+0x90>)
 8001550:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001554:	6153      	str	r3, [r2, #20]
 8001556:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <HAL_CAN_MspInit+0x90>)
 8001558:	695b      	ldr	r3, [r3, #20]
 800155a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001562:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001566:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001568:	2302      	movs	r3, #2
 800156a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001570:	2303      	movs	r3, #3
 8001572:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 8001574:	2309      	movs	r3, #9
 8001576:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001578:	f107 0314 	add.w	r3, r7, #20
 800157c:	4619      	mov	r1, r3
 800157e:	4809      	ldr	r0, [pc, #36]	; (80015a4 <HAL_CAN_MspInit+0x94>)
 8001580:	f001 f936 	bl	80027f0 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 8001584:	2200      	movs	r2, #0
 8001586:	2100      	movs	r1, #0
 8001588:	2014      	movs	r0, #20
 800158a:	f001 f8fa 	bl	8002782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 800158e:	2014      	movs	r0, #20
 8001590:	f001 f913 	bl	80027ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8001594:	bf00      	nop
 8001596:	3728      	adds	r7, #40	; 0x28
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	40006400 	.word	0x40006400
 80015a0:	40021000 	.word	0x40021000
 80015a4:	48000400 	.word	0x48000400

080015a8 <HAL_CAN_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  if(hcan->Instance==CAN)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a08      	ldr	r2, [pc, #32]	; (80015d8 <HAL_CAN_MspDeInit+0x30>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d10a      	bne.n	80015d0 <HAL_CAN_MspDeInit+0x28>
  {
  /* USER CODE BEGIN CAN_MspDeInit 0 */

  /* USER CODE END CAN_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 80015ba:	4b08      	ldr	r3, [pc, #32]	; (80015dc <HAL_CAN_MspDeInit+0x34>)
 80015bc:	69db      	ldr	r3, [r3, #28]
 80015be:	4a07      	ldr	r2, [pc, #28]	; (80015dc <HAL_CAN_MspDeInit+0x34>)
 80015c0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80015c4:	61d3      	str	r3, [r2, #28]

    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 80015c6:	f44f 7140 	mov.w	r1, #768	; 0x300
 80015ca:	4805      	ldr	r0, [pc, #20]	; (80015e0 <HAL_CAN_MspDeInit+0x38>)
 80015cc:	f001 fa82 	bl	8002ad4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN CAN_MspDeInit 1 */

  /* USER CODE END CAN_MspDeInit 1 */
  }

}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40006400 	.word	0x40006400
 80015dc:	40021000 	.word	0x40021000
 80015e0:	48000400 	.word	0x48000400

080015e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80015e8:	f003 ff3e 	bl	8005468 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015ec:	e7fe      	b.n	80015ec <NMI_Handler+0x8>

080015ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015ee:	b480      	push	{r7}
 80015f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015f2:	e7fe      	b.n	80015f2 <HardFault_Handler+0x4>

080015f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f8:	e7fe      	b.n	80015f8 <MemManage_Handler+0x4>

080015fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015fa:	b480      	push	{r7}
 80015fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015fe:	e7fe      	b.n	80015fe <BusFault_Handler+0x4>

08001600 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001604:	e7fe      	b.n	8001604 <UsageFault_Handler+0x4>

08001606 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001606:	b480      	push	{r7}
 8001608:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800160a:	bf00      	nop
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001622:	b480      	push	{r7}
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001634:	f000 f8d2 	bl	80017dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}

0800163c <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 and USB low priority interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001640:	4802      	ldr	r0, [pc, #8]	; (800164c <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8001642:	f000 fd9a 	bl	800217a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	20000f28 	.word	0x20000f28

08001650 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority remap interrupt.
  */
void USB_LP_IRQHandler(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001654:	4802      	ldr	r0, [pc, #8]	; (8001660 <USB_LP_IRQHandler+0x10>)
 8001656:	f001 fc2b 	bl	8002eb0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	2000197c 	.word	0x2000197c

08001664 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800166c:	4a14      	ldr	r2, [pc, #80]	; (80016c0 <_sbrk+0x5c>)
 800166e:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <_sbrk+0x60>)
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001678:	4b13      	ldr	r3, [pc, #76]	; (80016c8 <_sbrk+0x64>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d102      	bne.n	8001686 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001680:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <_sbrk+0x64>)
 8001682:	4a12      	ldr	r2, [pc, #72]	; (80016cc <_sbrk+0x68>)
 8001684:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001686:	4b10      	ldr	r3, [pc, #64]	; (80016c8 <_sbrk+0x64>)
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4413      	add	r3, r2
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	429a      	cmp	r2, r3
 8001692:	d207      	bcs.n	80016a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001694:	f008 f850 	bl	8009738 <__errno>
 8001698:	4602      	mov	r2, r0
 800169a:	230c      	movs	r3, #12
 800169c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800169e:	f04f 33ff 	mov.w	r3, #4294967295
 80016a2:	e009      	b.n	80016b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016a4:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <_sbrk+0x64>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016aa:	4b07      	ldr	r3, [pc, #28]	; (80016c8 <_sbrk+0x64>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	4a05      	ldr	r2, [pc, #20]	; (80016c8 <_sbrk+0x64>)
 80016b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016b6:	68fb      	ldr	r3, [r7, #12]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3718      	adds	r7, #24
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20004000 	.word	0x20004000
 80016c4:	00000400 	.word	0x00000400
 80016c8:	20000230 	.word	0x20000230
 80016cc:	20001c70 	.word	0x20001c70

080016d0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016d4:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <SystemInit+0x28>)
 80016d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016da:	4a07      	ldr	r2, [pc, #28]	; (80016f8 <SystemInit+0x28>)
 80016dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80016e4:	4b04      	ldr	r3, [pc, #16]	; (80016f8 <SystemInit+0x28>)
 80016e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80016ea:	609a      	str	r2, [r3, #8]
#endif
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	e000ed00 	.word	0xe000ed00

080016fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80016fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001734 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001700:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001702:	e003      	b.n	800170c <LoopCopyDataInit>

08001704 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001704:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001706:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001708:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800170a:	3104      	adds	r1, #4

0800170c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800170c:	480b      	ldr	r0, [pc, #44]	; (800173c <LoopForever+0xa>)
	ldr	r3, =_edata
 800170e:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001710:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001712:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001714:	d3f6      	bcc.n	8001704 <CopyDataInit>
	ldr	r2, =_sbss
 8001716:	4a0b      	ldr	r2, [pc, #44]	; (8001744 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001718:	e002      	b.n	8001720 <LoopFillZerobss>

0800171a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800171a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800171c:	f842 3b04 	str.w	r3, [r2], #4

08001720 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001720:	4b09      	ldr	r3, [pc, #36]	; (8001748 <LoopForever+0x16>)
	cmp	r2, r3
 8001722:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001724:	d3f9      	bcc.n	800171a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001726:	f7ff ffd3 	bl	80016d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800172a:	f008 f80b 	bl	8009744 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800172e:	f7ff f803 	bl	8000738 <main>

08001732 <LoopForever>:

LoopForever:
    b LoopForever
 8001732:	e7fe      	b.n	8001732 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001734:	20004000 	.word	0x20004000
	ldr	r3, =_sidata
 8001738:	08009940 	.word	0x08009940
	ldr	r0, =_sdata
 800173c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001740:	200001e4 	.word	0x200001e4
	ldr	r2, =_sbss
 8001744:	200001e4 	.word	0x200001e4
	ldr	r3, = _ebss
 8001748:	20001c6c 	.word	0x20001c6c

0800174c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800174c:	e7fe      	b.n	800174c <ADC1_IRQHandler>
	...

08001750 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001754:	4b08      	ldr	r3, [pc, #32]	; (8001778 <HAL_Init+0x28>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a07      	ldr	r2, [pc, #28]	; (8001778 <HAL_Init+0x28>)
 800175a:	f043 0310 	orr.w	r3, r3, #16
 800175e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001760:	2003      	movs	r0, #3
 8001762:	f001 f803 	bl	800276c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001766:	2000      	movs	r0, #0
 8001768:	f000 f808 	bl	800177c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800176c:	f7ff feac 	bl	80014c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40022000 	.word	0x40022000

0800177c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <HAL_InitTick+0x54>)
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <HAL_InitTick+0x58>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	4619      	mov	r1, r3
 800178e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001792:	fbb3 f3f1 	udiv	r3, r3, r1
 8001796:	fbb2 f3f3 	udiv	r3, r2, r3
 800179a:	4618      	mov	r0, r3
 800179c:	f001 f81b 	bl	80027d6 <HAL_SYSTICK_Config>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e00e      	b.n	80017c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2b0f      	cmp	r3, #15
 80017ae:	d80a      	bhi.n	80017c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017b0:	2200      	movs	r2, #0
 80017b2:	6879      	ldr	r1, [r7, #4]
 80017b4:	f04f 30ff 	mov.w	r0, #4294967295
 80017b8:	f000 ffe3 	bl	8002782 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017bc:	4a06      	ldr	r2, [pc, #24]	; (80017d8 <HAL_InitTick+0x5c>)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80017c2:	2300      	movs	r3, #0
 80017c4:	e000      	b.n	80017c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000014 	.word	0x20000014
 80017d4:	2000001c 	.word	0x2000001c
 80017d8:	20000018 	.word	0x20000018

080017dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <HAL_IncTick+0x20>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	461a      	mov	r2, r3
 80017e6:	4b06      	ldr	r3, [pc, #24]	; (8001800 <HAL_IncTick+0x24>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4413      	add	r3, r2
 80017ec:	4a04      	ldr	r2, [pc, #16]	; (8001800 <HAL_IncTick+0x24>)
 80017ee:	6013      	str	r3, [r2, #0]
}
 80017f0:	bf00      	nop
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	2000001c 	.word	0x2000001c
 8001800:	20001778 	.word	0x20001778

08001804 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  return uwTick;  
 8001808:	4b03      	ldr	r3, [pc, #12]	; (8001818 <HAL_GetTick+0x14>)
 800180a:	681b      	ldr	r3, [r3, #0]
}
 800180c:	4618      	mov	r0, r3
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	20001778 	.word	0x20001778

0800181c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e0ed      	b.n	8001a0a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001834:	b2db      	uxtb	r3, r3
 8001836:	2b00      	cmp	r3, #0
 8001838:	d102      	bne.n	8001840 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f7ff fe68 	bl	8001510 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f022 0202 	bic.w	r2, r2, #2
 800184e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001850:	f7ff ffd8 	bl	8001804 <HAL_GetTick>
 8001854:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001856:	e012      	b.n	800187e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001858:	f7ff ffd4 	bl	8001804 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	2b0a      	cmp	r3, #10
 8001864:	d90b      	bls.n	800187e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2205      	movs	r2, #5
 8001876:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e0c5      	b.n	8001a0a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f003 0302 	and.w	r3, r3, #2
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1e5      	bne.n	8001858 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f042 0201 	orr.w	r2, r2, #1
 800189a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800189c:	f7ff ffb2 	bl	8001804 <HAL_GetTick>
 80018a0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80018a2:	e012      	b.n	80018ca <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80018a4:	f7ff ffae 	bl	8001804 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b0a      	cmp	r3, #10
 80018b0:	d90b      	bls.n	80018ca <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2205      	movs	r2, #5
 80018c2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e09f      	b.n	8001a0a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f003 0301 	and.w	r3, r3, #1
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d0e5      	beq.n	80018a4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	7e1b      	ldrb	r3, [r3, #24]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d108      	bne.n	80018f2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	e007      	b.n	8001902 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001900:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	7e5b      	ldrb	r3, [r3, #25]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d108      	bne.n	800191c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	e007      	b.n	800192c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800192a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	7e9b      	ldrb	r3, [r3, #26]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d108      	bne.n	8001946 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f042 0220 	orr.w	r2, r2, #32
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	e007      	b.n	8001956 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f022 0220 	bic.w	r2, r2, #32
 8001954:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	7edb      	ldrb	r3, [r3, #27]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d108      	bne.n	8001970 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f022 0210 	bic.w	r2, r2, #16
 800196c:	601a      	str	r2, [r3, #0]
 800196e:	e007      	b.n	8001980 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f042 0210 	orr.w	r2, r2, #16
 800197e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	7f1b      	ldrb	r3, [r3, #28]
 8001984:	2b01      	cmp	r3, #1
 8001986:	d108      	bne.n	800199a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f042 0208 	orr.w	r2, r2, #8
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	e007      	b.n	80019aa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f022 0208 	bic.w	r2, r2, #8
 80019a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	7f5b      	ldrb	r3, [r3, #29]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d108      	bne.n	80019c4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f042 0204 	orr.w	r2, r2, #4
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	e007      	b.n	80019d4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f022 0204 	bic.w	r2, r2, #4
 80019d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689a      	ldr	r2, [r3, #8]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	431a      	orrs	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	431a      	orrs	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	695b      	ldr	r3, [r3, #20]
 80019e8:	ea42 0103 	orr.w	r1, r2, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	1e5a      	subs	r2, r3, #1
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	430a      	orrs	r2, r1
 80019f8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2201      	movs	r2, #1
 8001a04:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b082      	sub	sp, #8
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d101      	bne.n	8001a24 <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e015      	b.n	8001a50 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  (void)HAL_CAN_Stop(hcan);
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f000 f925 	bl	8001c74 <HAL_CAN_Stop>
  /* DeInit the low level hardware: CLOCK, NVIC */
  hcan->MspDeInitCallback(hcan);

#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7ff fdbc 	bl	80015a8 <HAL_CAN_MspDeInit>
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001a3e:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2200      	movs	r2, #0
 8001a44:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001a4e:	2300      	movs	r3, #0
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3708      	adds	r7, #8
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b087      	sub	sp, #28
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a6e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001a70:	7cfb      	ldrb	r3, [r7, #19]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d003      	beq.n	8001a7e <HAL_CAN_ConfigFilter+0x26>
 8001a76:	7cfb      	ldrb	r3, [r7, #19]
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	f040 80aa 	bne.w	8001bd2 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001a84:	f043 0201 	orr.w	r2, r3, #1
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	f003 031f 	and.w	r3, r3, #31
 8001a96:	2201      	movs	r2, #1
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	43db      	mvns	r3, r3
 8001aa8:	401a      	ands	r2, r3
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	69db      	ldr	r3, [r3, #28]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d123      	bne.n	8001b00 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	401a      	ands	r2, r3
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001ada:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	3248      	adds	r2, #72	; 0x48
 8001ae0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001af4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001af6:	6979      	ldr	r1, [r7, #20]
 8001af8:	3348      	adds	r3, #72	; 0x48
 8001afa:	00db      	lsls	r3, r3, #3
 8001afc:	440b      	add	r3, r1
 8001afe:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	69db      	ldr	r3, [r3, #28]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d122      	bne.n	8001b4e <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	431a      	orrs	r2, r3
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b24:	683a      	ldr	r2, [r7, #0]
 8001b26:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001b28:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	3248      	adds	r2, #72	; 0x48
 8001b2e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b42:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b44:	6979      	ldr	r1, [r7, #20]
 8001b46:	3348      	adds	r3, #72	; 0x48
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	440b      	add	r3, r1
 8001b4c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d109      	bne.n	8001b6a <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	401a      	ands	r2, r3
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001b68:	e007      	b.n	8001b7a <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	431a      	orrs	r2, r3
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	691b      	ldr	r3, [r3, #16]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d109      	bne.n	8001b96 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	401a      	ands	r2, r3
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001b94:	e007      	b.n	8001ba6 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	431a      	orrs	r2, r3
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	6a1b      	ldr	r3, [r3, #32]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d107      	bne.n	8001bbe <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	431a      	orrs	r2, r3
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001bc4:	f023 0201 	bic.w	r2, r3, #1
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	e006      	b.n	8001be0 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
  }
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	371c      	adds	r7, #28
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d12e      	bne.n	8001c5e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2202      	movs	r2, #2
 8001c04:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f022 0201 	bic.w	r2, r2, #1
 8001c16:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001c18:	f7ff fdf4 	bl	8001804 <HAL_GetTick>
 8001c1c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001c1e:	e012      	b.n	8001c46 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c20:	f7ff fdf0 	bl	8001804 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b0a      	cmp	r3, #10
 8001c2c:	d90b      	bls.n	8001c46 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c32:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2205      	movs	r2, #5
 8001c3e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e012      	b.n	8001c6c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d1e5      	bne.n	8001c20 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	e006      	b.n	8001c6c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c62:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
  }
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d133      	bne.n	8001cf0 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f042 0201 	orr.w	r2, r2, #1
 8001c96:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001c98:	f7ff fdb4 	bl	8001804 <HAL_GetTick>
 8001c9c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c9e:	e012      	b.n	8001cc6 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ca0:	f7ff fdb0 	bl	8001804 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b0a      	cmp	r3, #10
 8001cac:	d90b      	bls.n	8001cc6 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2205      	movs	r2, #5
 8001cbe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e01b      	b.n	8001cfe <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0e5      	beq.n	8001ca0 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f022 0202 	bic.w	r2, r2, #2
 8001ce2:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001cec:	2300      	movs	r3, #0
 8001cee:	e006      	b.n	8001cfe <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
  }
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b089      	sub	sp, #36	; 0x24
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	60f8      	str	r0, [r7, #12]
 8001d0e:	60b9      	str	r1, [r7, #8]
 8001d10:	607a      	str	r2, [r7, #4]
 8001d12:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d1a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001d24:	7ffb      	ldrb	r3, [r7, #31]
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d003      	beq.n	8001d32 <HAL_CAN_AddTxMessage+0x2c>
 8001d2a:	7ffb      	ldrb	r3, [r7, #31]
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	f040 80b8 	bne.w	8001ea2 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d10a      	bne.n	8001d52 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d105      	bne.n	8001d52 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	f000 80a0 	beq.w	8001e92 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	0e1b      	lsrs	r3, r3, #24
 8001d56:	f003 0303 	and.w	r3, r3, #3
 8001d5a:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d907      	bls.n	8001d72 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d66:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e09e      	b.n	8001eb0 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001d72:	2201      	movs	r2, #1
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	409a      	lsls	r2, r3
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d10d      	bne.n	8001da0 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001d8e:	68f9      	ldr	r1, [r7, #12]
 8001d90:	6809      	ldr	r1, [r1, #0]
 8001d92:	431a      	orrs	r2, r3
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	3318      	adds	r3, #24
 8001d98:	011b      	lsls	r3, r3, #4
 8001d9a:	440b      	add	r3, r1
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	e00f      	b.n	8001dc0 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001daa:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001db0:	68f9      	ldr	r1, [r7, #12]
 8001db2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001db4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	3318      	adds	r3, #24
 8001dba:	011b      	lsls	r3, r3, #4
 8001dbc:	440b      	add	r3, r1
 8001dbe:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6819      	ldr	r1, [r3, #0]
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	691a      	ldr	r2, [r3, #16]
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	3318      	adds	r3, #24
 8001dcc:	011b      	lsls	r3, r3, #4
 8001dce:	440b      	add	r3, r1
 8001dd0:	3304      	adds	r3, #4
 8001dd2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	7d1b      	ldrb	r3, [r3, #20]
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d111      	bne.n	8001e00 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	3318      	adds	r3, #24
 8001de4:	011b      	lsls	r3, r3, #4
 8001de6:	4413      	add	r3, r2
 8001de8:	3304      	adds	r3, #4
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	68fa      	ldr	r2, [r7, #12]
 8001dee:	6811      	ldr	r1, [r2, #0]
 8001df0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	3318      	adds	r3, #24
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	440b      	add	r3, r1
 8001dfc:	3304      	adds	r3, #4
 8001dfe:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	3307      	adds	r3, #7
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	061a      	lsls	r2, r3, #24
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3306      	adds	r3, #6
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	041b      	lsls	r3, r3, #16
 8001e10:	431a      	orrs	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	3305      	adds	r3, #5
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	021b      	lsls	r3, r3, #8
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	3204      	adds	r2, #4
 8001e20:	7812      	ldrb	r2, [r2, #0]
 8001e22:	4610      	mov	r0, r2
 8001e24:	68fa      	ldr	r2, [r7, #12]
 8001e26:	6811      	ldr	r1, [r2, #0]
 8001e28:	ea43 0200 	orr.w	r2, r3, r0
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	011b      	lsls	r3, r3, #4
 8001e30:	440b      	add	r3, r1
 8001e32:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001e36:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3303      	adds	r3, #3
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	061a      	lsls	r2, r3, #24
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	3302      	adds	r3, #2
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	041b      	lsls	r3, r3, #16
 8001e48:	431a      	orrs	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	021b      	lsls	r3, r3, #8
 8001e52:	4313      	orrs	r3, r2
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	7812      	ldrb	r2, [r2, #0]
 8001e58:	4610      	mov	r0, r2
 8001e5a:	68fa      	ldr	r2, [r7, #12]
 8001e5c:	6811      	ldr	r1, [r2, #0]
 8001e5e:	ea43 0200 	orr.w	r2, r3, r0
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	011b      	lsls	r3, r3, #4
 8001e66:	440b      	add	r3, r1
 8001e68:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001e6c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	3318      	adds	r3, #24
 8001e76:	011b      	lsls	r3, r3, #4
 8001e78:	4413      	add	r3, r2
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	6811      	ldr	r1, [r2, #0]
 8001e80:	f043 0201 	orr.w	r2, r3, #1
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	3318      	adds	r3, #24
 8001e88:	011b      	lsls	r3, r3, #4
 8001e8a:	440b      	add	r3, r1
 8001e8c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	e00e      	b.n	8001eb0 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e96:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e006      	b.n	8001eb0 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
  }
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3724      	adds	r7, #36	; 0x24
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b087      	sub	sp, #28
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
 8001ec8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ed0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001ed2:	7dfb      	ldrb	r3, [r7, #23]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d003      	beq.n	8001ee0 <HAL_CAN_GetRxMessage+0x24>
 8001ed8:	7dfb      	ldrb	r3, [r7, #23]
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	f040 80f3 	bne.w	80020c6 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d10e      	bne.n	8001f04 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	f003 0303 	and.w	r3, r3, #3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d116      	bne.n	8001f22 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e0e7      	b.n	80020d4 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	f003 0303 	and.w	r3, r3, #3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d107      	bne.n	8001f22 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f16:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e0d8      	b.n	80020d4 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	331b      	adds	r3, #27
 8001f2a:	011b      	lsls	r3, r3, #4
 8001f2c:	4413      	add	r3, r2
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0204 	and.w	r2, r3, #4
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d10c      	bne.n	8001f5a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	331b      	adds	r3, #27
 8001f48:	011b      	lsls	r3, r3, #4
 8001f4a:	4413      	add	r3, r2
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	0d5b      	lsrs	r3, r3, #21
 8001f50:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	e00b      	b.n	8001f72 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	331b      	adds	r3, #27
 8001f62:	011b      	lsls	r3, r3, #4
 8001f64:	4413      	add	r3, r2
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	331b      	adds	r3, #27
 8001f7a:	011b      	lsls	r3, r3, #4
 8001f7c:	4413      	add	r3, r2
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0202 	and.w	r2, r3, #2
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	331b      	adds	r3, #27
 8001f90:	011b      	lsls	r3, r3, #4
 8001f92:	4413      	add	r3, r2
 8001f94:	3304      	adds	r3, #4
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 020f 	and.w	r2, r3, #15
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	331b      	adds	r3, #27
 8001fa8:	011b      	lsls	r3, r3, #4
 8001faa:	4413      	add	r3, r2
 8001fac:	3304      	adds	r3, #4
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	0a1b      	lsrs	r3, r3, #8
 8001fb2:	b2da      	uxtb	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	331b      	adds	r3, #27
 8001fc0:	011b      	lsls	r3, r3, #4
 8001fc2:	4413      	add	r3, r2
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	0c1b      	lsrs	r3, r3, #16
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	011b      	lsls	r3, r3, #4
 8001fd8:	4413      	add	r3, r2
 8001fda:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	b2da      	uxtb	r2, r3
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	011b      	lsls	r3, r3, #4
 8001fee:	4413      	add	r3, r2
 8001ff0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	0a1a      	lsrs	r2, r3, #8
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	b2d2      	uxtb	r2, r2
 8001ffe:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	011b      	lsls	r3, r3, #4
 8002008:	4413      	add	r3, r2
 800200a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	0c1a      	lsrs	r2, r3, #16
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	3302      	adds	r3, #2
 8002016:	b2d2      	uxtb	r2, r2
 8002018:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	011b      	lsls	r3, r3, #4
 8002022:	4413      	add	r3, r2
 8002024:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	0e1a      	lsrs	r2, r3, #24
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	3303      	adds	r3, #3
 8002030:	b2d2      	uxtb	r2, r2
 8002032:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	011b      	lsls	r3, r3, #4
 800203c:	4413      	add	r3, r2
 800203e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	3304      	adds	r3, #4
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	011b      	lsls	r3, r3, #4
 8002054:	4413      	add	r3, r2
 8002056:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	0a1a      	lsrs	r2, r3, #8
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	3305      	adds	r3, #5
 8002062:	b2d2      	uxtb	r2, r2
 8002064:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	011b      	lsls	r3, r3, #4
 800206e:	4413      	add	r3, r2
 8002070:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	0c1a      	lsrs	r2, r3, #16
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	3306      	adds	r3, #6
 800207c:	b2d2      	uxtb	r2, r2
 800207e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	011b      	lsls	r3, r3, #4
 8002088:	4413      	add	r3, r2
 800208a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	0e1a      	lsrs	r2, r3, #24
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	3307      	adds	r3, #7
 8002096:	b2d2      	uxtb	r2, r2
 8002098:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d108      	bne.n	80020b2 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	68da      	ldr	r2, [r3, #12]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f042 0220 	orr.w	r2, r2, #32
 80020ae:	60da      	str	r2, [r3, #12]
 80020b0:	e007      	b.n	80020c2 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	691a      	ldr	r2, [r3, #16]
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f042 0220 	orr.w	r2, r2, #32
 80020c0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	e006      	b.n	80020d4 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ca:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
  }
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	371c      	adds	r7, #28
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020f0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80020f2:	7bfb      	ldrb	r3, [r7, #15]
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d002      	beq.n	80020fe <HAL_CAN_ActivateNotification+0x1e>
 80020f8:	7bfb      	ldrb	r3, [r7, #15]
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d109      	bne.n	8002112 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	6959      	ldr	r1, [r3, #20]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	683a      	ldr	r2, [r7, #0]
 800210a:	430a      	orrs	r2, r1
 800210c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800210e:	2300      	movs	r3, #0
 8002110:	e006      	b.n	8002120 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002116:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
  }
}
 8002120:	4618      	mov	r0, r3
 8002122:	3714      	adds	r7, #20
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f893 3020 	ldrb.w	r3, [r3, #32]
 800213c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800213e:	7bfb      	ldrb	r3, [r7, #15]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d002      	beq.n	800214a <HAL_CAN_DeactivateNotification+0x1e>
 8002144:	7bfb      	ldrb	r3, [r7, #15]
 8002146:	2b02      	cmp	r3, #2
 8002148:	d10a      	bne.n	8002160 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6959      	ldr	r1, [r3, #20]
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	43da      	mvns	r2, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	400a      	ands	r2, r1
 800215a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800215c:	2300      	movs	r3, #0
 800215e:	e006      	b.n	800216e <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002164:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
  }
}
 800216e:	4618      	mov	r0, r3
 8002170:	3714      	adds	r7, #20
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800217a:	b580      	push	{r7, lr}
 800217c:	b08a      	sub	sp, #40	; 0x28
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002182:	2300      	movs	r3, #0
 8002184:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	695b      	ldr	r3, [r3, #20]
 800218c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	691b      	ldr	r3, [r3, #16]
 80021ac:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80021b6:	6a3b      	ldr	r3, [r7, #32]
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d07c      	beq.n	80022ba <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80021c0:	69bb      	ldr	r3, [r7, #24]
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d023      	beq.n	8002212 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2201      	movs	r2, #1
 80021d0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 f97d 	bl	80024dc <HAL_CAN_TxMailbox0CompleteCallback>
 80021e2:	e016      	b.n	8002212 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	f003 0304 	and.w	r3, r3, #4
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d004      	beq.n	80021f8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80021ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021f4:	627b      	str	r3, [r7, #36]	; 0x24
 80021f6:	e00c      	b.n	8002212 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	f003 0308 	and.w	r3, r3, #8
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d004      	beq.n	800220c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002204:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002208:	627b      	str	r3, [r7, #36]	; 0x24
 800220a:	e002      	b.n	8002212 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f000 f983 	bl	8002518 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002218:	2b00      	cmp	r3, #0
 800221a:	d024      	beq.n	8002266 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002224:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002226:	69bb      	ldr	r3, [r7, #24]
 8002228:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f000 f95d 	bl	80024f0 <HAL_CAN_TxMailbox1CompleteCallback>
 8002236:	e016      	b.n	8002266 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800223e:	2b00      	cmp	r3, #0
 8002240:	d004      	beq.n	800224c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002244:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002248:	627b      	str	r3, [r7, #36]	; 0x24
 800224a:	e00c      	b.n	8002266 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002252:	2b00      	cmp	r3, #0
 8002254:	d004      	beq.n	8002260 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002258:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800225c:	627b      	str	r3, [r7, #36]	; 0x24
 800225e:	e002      	b.n	8002266 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f000 f963 	bl	800252c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d024      	beq.n	80022ba <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002278:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800227a:	69bb      	ldr	r3, [r7, #24]
 800227c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d003      	beq.n	800228c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f000 f93d 	bl	8002504 <HAL_CAN_TxMailbox2CompleteCallback>
 800228a:	e016      	b.n	80022ba <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d004      	beq.n	80022a0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002298:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800229c:	627b      	str	r3, [r7, #36]	; 0x24
 800229e:	e00c      	b.n	80022ba <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d004      	beq.n	80022b4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80022aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022b0:	627b      	str	r3, [r7, #36]	; 0x24
 80022b2:	e002      	b.n	80022ba <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f000 f943 	bl	8002540 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80022ba:	6a3b      	ldr	r3, [r7, #32]
 80022bc:	f003 0308 	and.w	r3, r3, #8
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d00c      	beq.n	80022de <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	f003 0310 	and.w	r3, r3, #16
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d007      	beq.n	80022de <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80022ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022d4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2210      	movs	r2, #16
 80022dc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80022de:	6a3b      	ldr	r3, [r7, #32]
 80022e0:	f003 0304 	and.w	r3, r3, #4
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d00b      	beq.n	8002300 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	f003 0308 	and.w	r3, r3, #8
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d006      	beq.n	8002300 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2208      	movs	r2, #8
 80022f8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 f92a 	bl	8002554 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002300:	6a3b      	ldr	r3, [r7, #32]
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d009      	beq.n	800231e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	f003 0303 	and.w	r3, r3, #3
 8002314:	2b00      	cmp	r3, #0
 8002316:	d002      	beq.n	800231e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f7fe f893 	bl	8000444 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800231e:	6a3b      	ldr	r3, [r7, #32]
 8002320:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00c      	beq.n	8002342 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	f003 0310 	and.w	r3, r3, #16
 800232e:	2b00      	cmp	r3, #0
 8002330:	d007      	beq.n	8002342 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002334:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002338:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2210      	movs	r2, #16
 8002340:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002342:	6a3b      	ldr	r3, [r7, #32]
 8002344:	f003 0320 	and.w	r3, r3, #32
 8002348:	2b00      	cmp	r3, #0
 800234a:	d00b      	beq.n	8002364 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	f003 0308 	and.w	r3, r3, #8
 8002352:	2b00      	cmp	r3, #0
 8002354:	d006      	beq.n	8002364 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2208      	movs	r2, #8
 800235c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f000 f90c 	bl	800257c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002364:	6a3b      	ldr	r3, [r7, #32]
 8002366:	f003 0310 	and.w	r3, r3, #16
 800236a:	2b00      	cmp	r3, #0
 800236c:	d009      	beq.n	8002382 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	691b      	ldr	r3, [r3, #16]
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	2b00      	cmp	r3, #0
 800237a:	d002      	beq.n	8002382 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f000 f8f3 	bl	8002568 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002382:	6a3b      	ldr	r3, [r7, #32]
 8002384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00b      	beq.n	80023a4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	f003 0310 	and.w	r3, r3, #16
 8002392:	2b00      	cmp	r3, #0
 8002394:	d006      	beq.n	80023a4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2210      	movs	r2, #16
 800239c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 f8f6 	bl	8002590 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80023a4:	6a3b      	ldr	r3, [r7, #32]
 80023a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00b      	beq.n	80023c6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	f003 0308 	and.w	r3, r3, #8
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d006      	beq.n	80023c6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2208      	movs	r2, #8
 80023be:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 f8ef 	bl	80025a4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80023c6:	6a3b      	ldr	r3, [r7, #32]
 80023c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d075      	beq.n	80024bc <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	f003 0304 	and.w	r3, r3, #4
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d06c      	beq.n	80024b4 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80023da:	6a3b      	ldr	r3, [r7, #32]
 80023dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d008      	beq.n	80023f6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	f043 0301 	orr.w	r3, r3, #1
 80023f4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80023f6:	6a3b      	ldr	r3, [r7, #32]
 80023f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d008      	beq.n	8002412 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002406:	2b00      	cmp	r3, #0
 8002408:	d003      	beq.n	8002412 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800240a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240c:	f043 0302 	orr.w	r3, r3, #2
 8002410:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002412:	6a3b      	ldr	r3, [r7, #32]
 8002414:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002418:	2b00      	cmp	r3, #0
 800241a:	d008      	beq.n	800242e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002422:	2b00      	cmp	r3, #0
 8002424:	d003      	beq.n	800242e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002428:	f043 0304 	orr.w	r3, r3, #4
 800242c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800242e:	6a3b      	ldr	r3, [r7, #32]
 8002430:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002434:	2b00      	cmp	r3, #0
 8002436:	d03d      	beq.n	80024b4 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800243e:	2b00      	cmp	r3, #0
 8002440:	d038      	beq.n	80024b4 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002448:	2b30      	cmp	r3, #48	; 0x30
 800244a:	d017      	beq.n	800247c <HAL_CAN_IRQHandler+0x302>
 800244c:	2b30      	cmp	r3, #48	; 0x30
 800244e:	d804      	bhi.n	800245a <HAL_CAN_IRQHandler+0x2e0>
 8002450:	2b10      	cmp	r3, #16
 8002452:	d009      	beq.n	8002468 <HAL_CAN_IRQHandler+0x2ee>
 8002454:	2b20      	cmp	r3, #32
 8002456:	d00c      	beq.n	8002472 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002458:	e024      	b.n	80024a4 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 800245a:	2b50      	cmp	r3, #80	; 0x50
 800245c:	d018      	beq.n	8002490 <HAL_CAN_IRQHandler+0x316>
 800245e:	2b60      	cmp	r3, #96	; 0x60
 8002460:	d01b      	beq.n	800249a <HAL_CAN_IRQHandler+0x320>
 8002462:	2b40      	cmp	r3, #64	; 0x40
 8002464:	d00f      	beq.n	8002486 <HAL_CAN_IRQHandler+0x30c>
            break;
 8002466:	e01d      	b.n	80024a4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8002468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246a:	f043 0308 	orr.w	r3, r3, #8
 800246e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002470:	e018      	b.n	80024a4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002474:	f043 0310 	orr.w	r3, r3, #16
 8002478:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800247a:	e013      	b.n	80024a4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 800247c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247e:	f043 0320 	orr.w	r3, r3, #32
 8002482:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002484:	e00e      	b.n	80024a4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8002486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002488:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800248c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800248e:	e009      	b.n	80024a4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8002490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002492:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002496:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002498:	e004      	b.n	80024a4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 800249a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024a0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024a2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	699a      	ldr	r2, [r3, #24]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80024b2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2204      	movs	r2, #4
 80024ba:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80024bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d008      	beq.n	80024d4 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c8:	431a      	orrs	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 f872 	bl	80025b8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80024d4:	bf00      	nop
 80024d6:	3728      	adds	r7, #40	; 0x28
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}

080024dc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f003 0307 	and.w	r3, r3, #7
 80025da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025dc:	4b0c      	ldr	r3, [pc, #48]	; (8002610 <__NVIC_SetPriorityGrouping+0x44>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025e8:	4013      	ands	r3, r2
 80025ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025fe:	4a04      	ldr	r2, [pc, #16]	; (8002610 <__NVIC_SetPriorityGrouping+0x44>)
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	60d3      	str	r3, [r2, #12]
}
 8002604:	bf00      	nop
 8002606:	3714      	adds	r7, #20
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	e000ed00 	.word	0xe000ed00

08002614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002618:	4b04      	ldr	r3, [pc, #16]	; (800262c <__NVIC_GetPriorityGrouping+0x18>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	0a1b      	lsrs	r3, r3, #8
 800261e:	f003 0307 	and.w	r3, r3, #7
}
 8002622:	4618      	mov	r0, r3
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800263a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263e:	2b00      	cmp	r3, #0
 8002640:	db0b      	blt.n	800265a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002642:	79fb      	ldrb	r3, [r7, #7]
 8002644:	f003 021f 	and.w	r2, r3, #31
 8002648:	4907      	ldr	r1, [pc, #28]	; (8002668 <__NVIC_EnableIRQ+0x38>)
 800264a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264e:	095b      	lsrs	r3, r3, #5
 8002650:	2001      	movs	r0, #1
 8002652:	fa00 f202 	lsl.w	r2, r0, r2
 8002656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	e000e100 	.word	0xe000e100

0800266c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	6039      	str	r1, [r7, #0]
 8002676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267c:	2b00      	cmp	r3, #0
 800267e:	db0a      	blt.n	8002696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	b2da      	uxtb	r2, r3
 8002684:	490c      	ldr	r1, [pc, #48]	; (80026b8 <__NVIC_SetPriority+0x4c>)
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	0112      	lsls	r2, r2, #4
 800268c:	b2d2      	uxtb	r2, r2
 800268e:	440b      	add	r3, r1
 8002690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002694:	e00a      	b.n	80026ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	b2da      	uxtb	r2, r3
 800269a:	4908      	ldr	r1, [pc, #32]	; (80026bc <__NVIC_SetPriority+0x50>)
 800269c:	79fb      	ldrb	r3, [r7, #7]
 800269e:	f003 030f 	and.w	r3, r3, #15
 80026a2:	3b04      	subs	r3, #4
 80026a4:	0112      	lsls	r2, r2, #4
 80026a6:	b2d2      	uxtb	r2, r2
 80026a8:	440b      	add	r3, r1
 80026aa:	761a      	strb	r2, [r3, #24]
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	e000e100 	.word	0xe000e100
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b089      	sub	sp, #36	; 0x24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f003 0307 	and.w	r3, r3, #7
 80026d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	f1c3 0307 	rsb	r3, r3, #7
 80026da:	2b04      	cmp	r3, #4
 80026dc:	bf28      	it	cs
 80026de:	2304      	movcs	r3, #4
 80026e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	3304      	adds	r3, #4
 80026e6:	2b06      	cmp	r3, #6
 80026e8:	d902      	bls.n	80026f0 <NVIC_EncodePriority+0x30>
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	3b03      	subs	r3, #3
 80026ee:	e000      	b.n	80026f2 <NVIC_EncodePriority+0x32>
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f4:	f04f 32ff 	mov.w	r2, #4294967295
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	43da      	mvns	r2, r3
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	401a      	ands	r2, r3
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002708:	f04f 31ff 	mov.w	r1, #4294967295
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	fa01 f303 	lsl.w	r3, r1, r3
 8002712:	43d9      	mvns	r1, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002718:	4313      	orrs	r3, r2
         );
}
 800271a:	4618      	mov	r0, r3
 800271c:	3724      	adds	r7, #36	; 0x24
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
	...

08002728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3b01      	subs	r3, #1
 8002734:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002738:	d301      	bcc.n	800273e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800273a:	2301      	movs	r3, #1
 800273c:	e00f      	b.n	800275e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800273e:	4a0a      	ldr	r2, [pc, #40]	; (8002768 <SysTick_Config+0x40>)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3b01      	subs	r3, #1
 8002744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002746:	210f      	movs	r1, #15
 8002748:	f04f 30ff 	mov.w	r0, #4294967295
 800274c:	f7ff ff8e 	bl	800266c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002750:	4b05      	ldr	r3, [pc, #20]	; (8002768 <SysTick_Config+0x40>)
 8002752:	2200      	movs	r2, #0
 8002754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002756:	4b04      	ldr	r3, [pc, #16]	; (8002768 <SysTick_Config+0x40>)
 8002758:	2207      	movs	r2, #7
 800275a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	e000e010 	.word	0xe000e010

0800276c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7ff ff29 	bl	80025cc <__NVIC_SetPriorityGrouping>
}
 800277a:	bf00      	nop
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b086      	sub	sp, #24
 8002786:	af00      	add	r7, sp, #0
 8002788:	4603      	mov	r3, r0
 800278a:	60b9      	str	r1, [r7, #8]
 800278c:	607a      	str	r2, [r7, #4]
 800278e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002794:	f7ff ff3e 	bl	8002614 <__NVIC_GetPriorityGrouping>
 8002798:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	68b9      	ldr	r1, [r7, #8]
 800279e:	6978      	ldr	r0, [r7, #20]
 80027a0:	f7ff ff8e 	bl	80026c0 <NVIC_EncodePriority>
 80027a4:	4602      	mov	r2, r0
 80027a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027aa:	4611      	mov	r1, r2
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ff5d 	bl	800266c <__NVIC_SetPriority>
}
 80027b2:	bf00      	nop
 80027b4:	3718      	adds	r7, #24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b082      	sub	sp, #8
 80027be:	af00      	add	r7, sp, #0
 80027c0:	4603      	mov	r3, r0
 80027c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff ff31 	bl	8002630 <__NVIC_EnableIRQ>
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b082      	sub	sp, #8
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7ff ffa2 	bl	8002728 <SysTick_Config>
 80027e4:	4603      	mov	r3, r0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
	...

080027f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b087      	sub	sp, #28
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027fa:	2300      	movs	r3, #0
 80027fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027fe:	e14e      	b.n	8002a9e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	2101      	movs	r1, #1
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	fa01 f303 	lsl.w	r3, r1, r3
 800280c:	4013      	ands	r3, r2
 800280e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2b00      	cmp	r3, #0
 8002814:	f000 8140 	beq.w	8002a98 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	2b01      	cmp	r3, #1
 800281e:	d00b      	beq.n	8002838 <HAL_GPIO_Init+0x48>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	2b02      	cmp	r3, #2
 8002826:	d007      	beq.n	8002838 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800282c:	2b11      	cmp	r3, #17
 800282e:	d003      	beq.n	8002838 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	2b12      	cmp	r3, #18
 8002836:	d130      	bne.n	800289a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	2203      	movs	r2, #3
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	43db      	mvns	r3, r3
 800284a:	693a      	ldr	r2, [r7, #16]
 800284c:	4013      	ands	r3, r2
 800284e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	68da      	ldr	r2, [r3, #12]
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	693a      	ldr	r2, [r7, #16]
 800285e:	4313      	orrs	r3, r2
 8002860:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	693a      	ldr	r2, [r7, #16]
 8002866:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800286e:	2201      	movs	r2, #1
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	43db      	mvns	r3, r3
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	4013      	ands	r3, r2
 800287c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	091b      	lsrs	r3, r3, #4
 8002884:	f003 0201 	and.w	r2, r3, #1
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	4313      	orrs	r3, r2
 8002892:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	693a      	ldr	r2, [r7, #16]
 8002898:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	2203      	movs	r2, #3
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	43db      	mvns	r3, r3
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	4013      	ands	r3, r2
 80028b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	689a      	ldr	r2, [r3, #8]
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d003      	beq.n	80028da <HAL_GPIO_Init+0xea>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	2b12      	cmp	r3, #18
 80028d8:	d123      	bne.n	8002922 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	08da      	lsrs	r2, r3, #3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	3208      	adds	r2, #8
 80028e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	f003 0307 	and.w	r3, r3, #7
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	220f      	movs	r2, #15
 80028f2:	fa02 f303 	lsl.w	r3, r2, r3
 80028f6:	43db      	mvns	r3, r3
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	4013      	ands	r3, r2
 80028fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	691a      	ldr	r2, [r3, #16]
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	693a      	ldr	r2, [r7, #16]
 8002910:	4313      	orrs	r3, r2
 8002912:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	08da      	lsrs	r2, r3, #3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	3208      	adds	r2, #8
 800291c:	6939      	ldr	r1, [r7, #16]
 800291e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	2203      	movs	r2, #3
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	43db      	mvns	r3, r3
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	4013      	ands	r3, r2
 8002938:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f003 0203 	and.w	r2, r3, #3
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	fa02 f303 	lsl.w	r3, r2, r3
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	4313      	orrs	r3, r2
 800294e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800295e:	2b00      	cmp	r3, #0
 8002960:	f000 809a 	beq.w	8002a98 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002964:	4b55      	ldr	r3, [pc, #340]	; (8002abc <HAL_GPIO_Init+0x2cc>)
 8002966:	699b      	ldr	r3, [r3, #24]
 8002968:	4a54      	ldr	r2, [pc, #336]	; (8002abc <HAL_GPIO_Init+0x2cc>)
 800296a:	f043 0301 	orr.w	r3, r3, #1
 800296e:	6193      	str	r3, [r2, #24]
 8002970:	4b52      	ldr	r3, [pc, #328]	; (8002abc <HAL_GPIO_Init+0x2cc>)
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	60bb      	str	r3, [r7, #8]
 800297a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800297c:	4a50      	ldr	r2, [pc, #320]	; (8002ac0 <HAL_GPIO_Init+0x2d0>)
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	089b      	lsrs	r3, r3, #2
 8002982:	3302      	adds	r3, #2
 8002984:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002988:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	f003 0303 	and.w	r3, r3, #3
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	220f      	movs	r2, #15
 8002994:	fa02 f303 	lsl.w	r3, r2, r3
 8002998:	43db      	mvns	r3, r3
 800299a:	693a      	ldr	r2, [r7, #16]
 800299c:	4013      	ands	r3, r2
 800299e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80029a6:	d013      	beq.n	80029d0 <HAL_GPIO_Init+0x1e0>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a46      	ldr	r2, [pc, #280]	; (8002ac4 <HAL_GPIO_Init+0x2d4>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d00d      	beq.n	80029cc <HAL_GPIO_Init+0x1dc>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4a45      	ldr	r2, [pc, #276]	; (8002ac8 <HAL_GPIO_Init+0x2d8>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d007      	beq.n	80029c8 <HAL_GPIO_Init+0x1d8>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a44      	ldr	r2, [pc, #272]	; (8002acc <HAL_GPIO_Init+0x2dc>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d101      	bne.n	80029c4 <HAL_GPIO_Init+0x1d4>
 80029c0:	2303      	movs	r3, #3
 80029c2:	e006      	b.n	80029d2 <HAL_GPIO_Init+0x1e2>
 80029c4:	2305      	movs	r3, #5
 80029c6:	e004      	b.n	80029d2 <HAL_GPIO_Init+0x1e2>
 80029c8:	2302      	movs	r3, #2
 80029ca:	e002      	b.n	80029d2 <HAL_GPIO_Init+0x1e2>
 80029cc:	2301      	movs	r3, #1
 80029ce:	e000      	b.n	80029d2 <HAL_GPIO_Init+0x1e2>
 80029d0:	2300      	movs	r3, #0
 80029d2:	697a      	ldr	r2, [r7, #20]
 80029d4:	f002 0203 	and.w	r2, r2, #3
 80029d8:	0092      	lsls	r2, r2, #2
 80029da:	4093      	lsls	r3, r2
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	4313      	orrs	r3, r2
 80029e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80029e2:	4937      	ldr	r1, [pc, #220]	; (8002ac0 <HAL_GPIO_Init+0x2d0>)
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	089b      	lsrs	r3, r3, #2
 80029e8:	3302      	adds	r3, #2
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029f0:	4b37      	ldr	r3, [pc, #220]	; (8002ad0 <HAL_GPIO_Init+0x2e0>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	43db      	mvns	r3, r3
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	4013      	ands	r3, r2
 80029fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d003      	beq.n	8002a14 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002a14:	4a2e      	ldr	r2, [pc, #184]	; (8002ad0 <HAL_GPIO_Init+0x2e0>)
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002a1a:	4b2d      	ldr	r3, [pc, #180]	; (8002ad0 <HAL_GPIO_Init+0x2e0>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	43db      	mvns	r3, r3
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	4013      	ands	r3, r2
 8002a28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d003      	beq.n	8002a3e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002a3e:	4a24      	ldr	r2, [pc, #144]	; (8002ad0 <HAL_GPIO_Init+0x2e0>)
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a44:	4b22      	ldr	r3, [pc, #136]	; (8002ad0 <HAL_GPIO_Init+0x2e0>)
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	693a      	ldr	r2, [r7, #16]
 8002a50:	4013      	ands	r3, r2
 8002a52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d003      	beq.n	8002a68 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002a60:	693a      	ldr	r2, [r7, #16]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002a68:	4a19      	ldr	r2, [pc, #100]	; (8002ad0 <HAL_GPIO_Init+0x2e0>)
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a6e:	4b18      	ldr	r3, [pc, #96]	; (8002ad0 <HAL_GPIO_Init+0x2e0>)
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	43db      	mvns	r3, r3
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002a92:	4a0f      	ldr	r2, [pc, #60]	; (8002ad0 <HAL_GPIO_Init+0x2e0>)
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f47f aea9 	bne.w	8002800 <HAL_GPIO_Init+0x10>
  }
}
 8002aae:	bf00      	nop
 8002ab0:	371c      	adds	r7, #28
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	40010000 	.word	0x40010000
 8002ac4:	48000400 	.word	0x48000400
 8002ac8:	48000800 	.word	0x48000800
 8002acc:	48000c00 	.word	0x48000c00
 8002ad0:	40010400 	.word	0x40010400

08002ad4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b087      	sub	sp, #28
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002ae2:	e0b2      	b.n	8002c4a <HAL_GPIO_DeInit+0x176>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	4013      	ands	r3, r2
 8002af0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f000 80a5 	beq.w	8002c44 <HAL_GPIO_DeInit+0x170>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002afa:	4a5a      	ldr	r2, [pc, #360]	; (8002c64 <HAL_GPIO_DeInit+0x190>)
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	089b      	lsrs	r3, r3, #2
 8002b00:	3302      	adds	r3, #2
 8002b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b06:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	f003 0303 	and.w	r3, r3, #3
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	220f      	movs	r2, #15
 8002b12:	fa02 f303 	lsl.w	r3, r2, r3
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002b22:	d013      	beq.n	8002b4c <HAL_GPIO_DeInit+0x78>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a50      	ldr	r2, [pc, #320]	; (8002c68 <HAL_GPIO_DeInit+0x194>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d00d      	beq.n	8002b48 <HAL_GPIO_DeInit+0x74>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4a4f      	ldr	r2, [pc, #316]	; (8002c6c <HAL_GPIO_DeInit+0x198>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d007      	beq.n	8002b44 <HAL_GPIO_DeInit+0x70>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4a4e      	ldr	r2, [pc, #312]	; (8002c70 <HAL_GPIO_DeInit+0x19c>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d101      	bne.n	8002b40 <HAL_GPIO_DeInit+0x6c>
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e006      	b.n	8002b4e <HAL_GPIO_DeInit+0x7a>
 8002b40:	2305      	movs	r3, #5
 8002b42:	e004      	b.n	8002b4e <HAL_GPIO_DeInit+0x7a>
 8002b44:	2302      	movs	r3, #2
 8002b46:	e002      	b.n	8002b4e <HAL_GPIO_DeInit+0x7a>
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e000      	b.n	8002b4e <HAL_GPIO_DeInit+0x7a>
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	f002 0203 	and.w	r2, r2, #3
 8002b54:	0092      	lsls	r2, r2, #2
 8002b56:	4093      	lsls	r3, r2
 8002b58:	68fa      	ldr	r2, [r7, #12]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d132      	bne.n	8002bc4 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002b5e:	4b45      	ldr	r3, [pc, #276]	; (8002c74 <HAL_GPIO_DeInit+0x1a0>)
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	43db      	mvns	r3, r3
 8002b66:	4943      	ldr	r1, [pc, #268]	; (8002c74 <HAL_GPIO_DeInit+0x1a0>)
 8002b68:	4013      	ands	r3, r2
 8002b6a:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002b6c:	4b41      	ldr	r3, [pc, #260]	; (8002c74 <HAL_GPIO_DeInit+0x1a0>)
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	43db      	mvns	r3, r3
 8002b74:	493f      	ldr	r1, [pc, #252]	; (8002c74 <HAL_GPIO_DeInit+0x1a0>)
 8002b76:	4013      	ands	r3, r2
 8002b78:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002b7a:	4b3e      	ldr	r3, [pc, #248]	; (8002c74 <HAL_GPIO_DeInit+0x1a0>)
 8002b7c:	689a      	ldr	r2, [r3, #8]
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	43db      	mvns	r3, r3
 8002b82:	493c      	ldr	r1, [pc, #240]	; (8002c74 <HAL_GPIO_DeInit+0x1a0>)
 8002b84:	4013      	ands	r3, r2
 8002b86:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002b88:	4b3a      	ldr	r3, [pc, #232]	; (8002c74 <HAL_GPIO_DeInit+0x1a0>)
 8002b8a:	68da      	ldr	r2, [r3, #12]
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	4938      	ldr	r1, [pc, #224]	; (8002c74 <HAL_GPIO_DeInit+0x1a0>)
 8002b92:	4013      	ands	r3, r2
 8002b94:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	f003 0303 	and.w	r3, r3, #3
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	220f      	movs	r2, #15
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002ba6:	4a2f      	ldr	r2, [pc, #188]	; (8002c64 <HAL_GPIO_DeInit+0x190>)
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	089b      	lsrs	r3, r3, #2
 8002bac:	3302      	adds	r3, #2
 8002bae:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	43da      	mvns	r2, r3
 8002bb6:	482b      	ldr	r0, [pc, #172]	; (8002c64 <HAL_GPIO_DeInit+0x190>)
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	089b      	lsrs	r3, r3, #2
 8002bbc:	400a      	ands	r2, r1
 8002bbe:	3302      	adds	r3, #2
 8002bc0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	2103      	movs	r1, #3
 8002bce:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd2:	43db      	mvns	r3, r3
 8002bd4:	401a      	ands	r2, r3
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	08da      	lsrs	r2, r3, #3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	3208      	adds	r2, #8
 8002be2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	f003 0307 	and.w	r3, r3, #7
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	220f      	movs	r2, #15
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	08d2      	lsrs	r2, r2, #3
 8002bfa:	4019      	ands	r1, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3208      	adds	r2, #8
 8002c00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68da      	ldr	r2, [r3, #12]
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	2103      	movs	r1, #3
 8002c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c12:	43db      	mvns	r3, r3
 8002c14:	401a      	ands	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685a      	ldr	r2, [r3, #4]
 8002c1e:	2101      	movs	r1, #1
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	fa01 f303 	lsl.w	r3, r1, r3
 8002c26:	43db      	mvns	r3, r3
 8002c28:	401a      	ands	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	689a      	ldr	r2, [r3, #8]
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	2103      	movs	r1, #3
 8002c38:	fa01 f303 	lsl.w	r3, r1, r3
 8002c3c:	43db      	mvns	r3, r3
 8002c3e:	401a      	ands	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	609a      	str	r2, [r3, #8]
    }

    position++;
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	3301      	adds	r3, #1
 8002c48:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	f47f af46 	bne.w	8002ae4 <HAL_GPIO_DeInit+0x10>
  }
}
 8002c58:	bf00      	nop
 8002c5a:	371c      	adds	r7, #28
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	40010000 	.word	0x40010000
 8002c68:	48000400 	.word	0x48000400
 8002c6c:	48000800 	.word	0x48000800
 8002c70:	48000c00 	.word	0x48000c00
 8002c74:	40010400 	.word	0x40010400

08002c78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	460b      	mov	r3, r1
 8002c82:	807b      	strh	r3, [r7, #2]
 8002c84:	4613      	mov	r3, r2
 8002c86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c88:	787b      	ldrb	r3, [r7, #1]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d003      	beq.n	8002c96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c8e:	887a      	ldrh	r2, [r7, #2]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c94:	e002      	b.n	8002c9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c96:	887a      	ldrh	r2, [r7, #2]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c9c:	bf00      	nop
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002caa:	b08b      	sub	sp, #44	; 0x2c
 8002cac:	af06      	add	r7, sp, #24
 8002cae:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e0d0      	b.n	8002e5c <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d106      	bne.n	8002cd4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f006 fa72 	bl	80091b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2203      	movs	r2, #3
 8002cd8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f002 fd7e 	bl	80057e2 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	73fb      	strb	r3, [r7, #15]
 8002cea:	e04c      	b.n	8002d86 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002cec:	7bfb      	ldrb	r3, [r7, #15]
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	1c5a      	adds	r2, r3, #1
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	4413      	add	r3, r2
 8002cf8:	00db      	lsls	r3, r3, #3
 8002cfa:	440b      	add	r3, r1
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	2201      	movs	r2, #1
 8002d00:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002d02:	7bfb      	ldrb	r3, [r7, #15]
 8002d04:	6879      	ldr	r1, [r7, #4]
 8002d06:	1c5a      	adds	r2, r3, #1
 8002d08:	4613      	mov	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	4413      	add	r3, r2
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	440b      	add	r3, r1
 8002d12:	7bfa      	ldrb	r2, [r7, #15]
 8002d14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002d16:	7bfa      	ldrb	r2, [r7, #15]
 8002d18:	7bfb      	ldrb	r3, [r7, #15]
 8002d1a:	b298      	uxth	r0, r3
 8002d1c:	6879      	ldr	r1, [r7, #4]
 8002d1e:	4613      	mov	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	4413      	add	r3, r2
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	440b      	add	r3, r1
 8002d28:	3336      	adds	r3, #54	; 0x36
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d2e:	7bfb      	ldrb	r3, [r7, #15]
 8002d30:	6879      	ldr	r1, [r7, #4]
 8002d32:	1c5a      	adds	r2, r3, #1
 8002d34:	4613      	mov	r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	4413      	add	r3, r2
 8002d3a:	00db      	lsls	r3, r3, #3
 8002d3c:	440b      	add	r3, r1
 8002d3e:	3303      	adds	r3, #3
 8002d40:	2200      	movs	r2, #0
 8002d42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d44:	7bfa      	ldrb	r2, [r7, #15]
 8002d46:	6879      	ldr	r1, [r7, #4]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	4413      	add	r3, r2
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	440b      	add	r3, r1
 8002d52:	3338      	adds	r3, #56	; 0x38
 8002d54:	2200      	movs	r2, #0
 8002d56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d58:	7bfa      	ldrb	r2, [r7, #15]
 8002d5a:	6879      	ldr	r1, [r7, #4]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	4413      	add	r3, r2
 8002d62:	00db      	lsls	r3, r3, #3
 8002d64:	440b      	add	r3, r1
 8002d66:	333c      	adds	r3, #60	; 0x3c
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d6c:	7bfa      	ldrb	r2, [r7, #15]
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	4613      	mov	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	4413      	add	r3, r2
 8002d76:	00db      	lsls	r3, r3, #3
 8002d78:	440b      	add	r3, r1
 8002d7a:	3340      	adds	r3, #64	; 0x40
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d80:	7bfb      	ldrb	r3, [r7, #15]
 8002d82:	3301      	adds	r3, #1
 8002d84:	73fb      	strb	r3, [r7, #15]
 8002d86:	7bfa      	ldrb	r2, [r7, #15]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d3ad      	bcc.n	8002cec <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d90:	2300      	movs	r3, #0
 8002d92:	73fb      	strb	r3, [r7, #15]
 8002d94:	e044      	b.n	8002e20 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d96:	7bfa      	ldrb	r2, [r7, #15]
 8002d98:	6879      	ldr	r1, [r7, #4]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4413      	add	r3, r2
 8002da0:	00db      	lsls	r3, r3, #3
 8002da2:	440b      	add	r3, r1
 8002da4:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002da8:	2200      	movs	r2, #0
 8002daa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002dac:	7bfa      	ldrb	r2, [r7, #15]
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	4613      	mov	r3, r2
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	4413      	add	r3, r2
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	440b      	add	r3, r1
 8002dba:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002dbe:	7bfa      	ldrb	r2, [r7, #15]
 8002dc0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002dc2:	7bfa      	ldrb	r2, [r7, #15]
 8002dc4:	6879      	ldr	r1, [r7, #4]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	4413      	add	r3, r2
 8002dcc:	00db      	lsls	r3, r3, #3
 8002dce:	440b      	add	r3, r1
 8002dd0:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002dd8:	7bfa      	ldrb	r2, [r7, #15]
 8002dda:	6879      	ldr	r1, [r7, #4]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	4413      	add	r3, r2
 8002de2:	00db      	lsls	r3, r3, #3
 8002de4:	440b      	add	r3, r1
 8002de6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002dea:	2200      	movs	r2, #0
 8002dec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002dee:	7bfa      	ldrb	r2, [r7, #15]
 8002df0:	6879      	ldr	r1, [r7, #4]
 8002df2:	4613      	mov	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	4413      	add	r3, r2
 8002df8:	00db      	lsls	r3, r3, #3
 8002dfa:	440b      	add	r3, r1
 8002dfc:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002e04:	7bfa      	ldrb	r2, [r7, #15]
 8002e06:	6879      	ldr	r1, [r7, #4]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	4413      	add	r3, r2
 8002e0e:	00db      	lsls	r3, r3, #3
 8002e10:	440b      	add	r3, r1
 8002e12:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002e16:	2200      	movs	r2, #0
 8002e18:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e1a:	7bfb      	ldrb	r3, [r7, #15]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	73fb      	strb	r3, [r7, #15]
 8002e20:	7bfa      	ldrb	r2, [r7, #15]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d3b5      	bcc.n	8002d96 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	603b      	str	r3, [r7, #0]
 8002e30:	687e      	ldr	r6, [r7, #4]
 8002e32:	466d      	mov	r5, sp
 8002e34:	f106 0410 	add.w	r4, r6, #16
 8002e38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e3c:	6823      	ldr	r3, [r4, #0]
 8002e3e:	602b      	str	r3, [r5, #0]
 8002e40:	1d33      	adds	r3, r6, #4
 8002e42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e44:	6838      	ldr	r0, [r7, #0]
 8002e46:	f002 fce7 	bl	8005818 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e64 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d101      	bne.n	8002e7a <HAL_PCD_Start+0x16>
 8002e76:	2302      	movs	r3, #2
 8002e78:	e016      	b.n	8002ea8 <HAL_PCD_Start+0x44>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f002 fc94 	bl	80057b4 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f006 fc12 	bl	80096b8 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f004 fc6d 	bl	8007778 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002ea6:	2300      	movs	r3, #0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f004 fc66 	bl	800778e <USB_ReadInterrupts>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ec8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ecc:	d102      	bne.n	8002ed4 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 faf6 	bl	80034c0 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f004 fc58 	bl	800778e <USB_ReadInterrupts>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ee4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ee8:	d112      	bne.n	8002f10 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002efc:	b292      	uxth	r2, r2
 8002efe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f006 f9db 	bl	80092be <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002f08:	2100      	movs	r1, #0
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 f8c7 	bl	800309e <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f004 fc3a 	bl	800778e <USB_ReadInterrupts>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f24:	d10b      	bne.n	8002f3e <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002f38:	b292      	uxth	r2, r2
 8002f3a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f004 fc23 	bl	800778e <USB_ReadInterrupts>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f52:	d10b      	bne.n	8002f6c <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f5c:	b29a      	uxth	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f66:	b292      	uxth	r2, r2
 8002f68:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f004 fc0c 	bl	800778e <USB_ReadInterrupts>
 8002f76:	4603      	mov	r3, r0
 8002f78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f80:	d126      	bne.n	8002fd0 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002f8a:	b29a      	uxth	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0204 	bic.w	r2, r2, #4
 8002f94:	b292      	uxth	r2, r2
 8002f96:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 0208 	bic.w	r2, r2, #8
 8002fac:	b292      	uxth	r2, r2
 8002fae:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f006 f9bc 	bl	8009330 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002fca:	b292      	uxth	r2, r2
 8002fcc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f004 fbda 	bl	800778e <USB_ReadInterrupts>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fe0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002fe4:	d126      	bne.n	8003034 <HAL_PCD_IRQHandler+0x184>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f042 0208 	orr.w	r2, r2, #8
 8002ff8:	b292      	uxth	r2, r2
 8002ffa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003006:	b29a      	uxth	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003010:	b292      	uxth	r2, r2
 8003012:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800301e:	b29a      	uxth	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f042 0204 	orr.w	r2, r2, #4
 8003028:	b292      	uxth	r2, r2
 800302a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f006 f964 	bl	80092fc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4618      	mov	r0, r3
 800303a:	f004 fba8 	bl	800778e <USB_ReadInterrupts>
 800303e:	4603      	mov	r3, r0
 8003040:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003044:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003048:	d10e      	bne.n	8003068 <HAL_PCD_IRQHandler+0x1b8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003052:	b29a      	uxth	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800305c:	b292      	uxth	r2, r2
 800305e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f006 f91d 	bl	80092a2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4618      	mov	r0, r3
 800306e:	f004 fb8e 	bl	800778e <USB_ReadInterrupts>
 8003072:	4603      	mov	r3, r0
 8003074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003078:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800307c:	d10b      	bne.n	8003096 <HAL_PCD_IRQHandler+0x1e6>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003086:	b29a      	uxth	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003090:	b292      	uxth	r2, r2
 8003092:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8003096:	bf00      	nop
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}

0800309e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800309e:	b580      	push	{r7, lr}
 80030a0:	b082      	sub	sp, #8
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	6078      	str	r0, [r7, #4]
 80030a6:	460b      	mov	r3, r1
 80030a8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d101      	bne.n	80030b8 <HAL_PCD_SetAddress+0x1a>
 80030b4:	2302      	movs	r3, #2
 80030b6:	e013      	b.n	80030e0 <HAL_PCD_SetAddress+0x42>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	78fa      	ldrb	r2, [r7, #3]
 80030c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	78fa      	ldrb	r2, [r7, #3]
 80030ce:	4611      	mov	r1, r2
 80030d0:	4618      	mov	r0, r3
 80030d2:	f004 fb3d 	bl	8007750 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80030de:	2300      	movs	r3, #0
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3708      	adds	r7, #8
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	4608      	mov	r0, r1
 80030f2:	4611      	mov	r1, r2
 80030f4:	461a      	mov	r2, r3
 80030f6:	4603      	mov	r3, r0
 80030f8:	70fb      	strb	r3, [r7, #3]
 80030fa:	460b      	mov	r3, r1
 80030fc:	803b      	strh	r3, [r7, #0]
 80030fe:	4613      	mov	r3, r2
 8003100:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003102:	2300      	movs	r3, #0
 8003104:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003106:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800310a:	2b00      	cmp	r3, #0
 800310c:	da0e      	bge.n	800312c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800310e:	78fb      	ldrb	r3, [r7, #3]
 8003110:	f003 0307 	and.w	r3, r3, #7
 8003114:	1c5a      	adds	r2, r3, #1
 8003116:	4613      	mov	r3, r2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	4413      	add	r3, r2
 800311c:	00db      	lsls	r3, r3, #3
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	4413      	add	r3, r2
 8003122:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2201      	movs	r2, #1
 8003128:	705a      	strb	r2, [r3, #1]
 800312a:	e00e      	b.n	800314a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800312c:	78fb      	ldrb	r3, [r7, #3]
 800312e:	f003 0207 	and.w	r2, r3, #7
 8003132:	4613      	mov	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	4413      	add	r3, r2
 8003138:	00db      	lsls	r3, r3, #3
 800313a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	4413      	add	r3, r2
 8003142:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2200      	movs	r2, #0
 8003148:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800314a:	78fb      	ldrb	r3, [r7, #3]
 800314c:	f003 0307 	and.w	r3, r3, #7
 8003150:	b2da      	uxtb	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003156:	883a      	ldrh	r2, [r7, #0]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	78ba      	ldrb	r2, [r7, #2]
 8003160:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	785b      	ldrb	r3, [r3, #1]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d004      	beq.n	8003174 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	b29a      	uxth	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003174:	78bb      	ldrb	r3, [r7, #2]
 8003176:	2b02      	cmp	r3, #2
 8003178:	d102      	bne.n	8003180 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003186:	2b01      	cmp	r3, #1
 8003188:	d101      	bne.n	800318e <HAL_PCD_EP_Open+0xa6>
 800318a:	2302      	movs	r3, #2
 800318c:	e00e      	b.n	80031ac <HAL_PCD_EP_Open+0xc4>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2201      	movs	r2, #1
 8003192:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	68f9      	ldr	r1, [r7, #12]
 800319c:	4618      	mov	r0, r3
 800319e:	f002 fb5d 	bl	800585c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80031aa:	7afb      	ldrb	r3, [r7, #11]
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3710      	adds	r7, #16
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	460b      	mov	r3, r1
 80031be:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80031c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	da0e      	bge.n	80031e6 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031c8:	78fb      	ldrb	r3, [r7, #3]
 80031ca:	f003 0307 	and.w	r3, r3, #7
 80031ce:	1c5a      	adds	r2, r3, #1
 80031d0:	4613      	mov	r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	4413      	add	r3, r2
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	4413      	add	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2201      	movs	r2, #1
 80031e2:	705a      	strb	r2, [r3, #1]
 80031e4:	e00e      	b.n	8003204 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031e6:	78fb      	ldrb	r3, [r7, #3]
 80031e8:	f003 0207 	and.w	r2, r3, #7
 80031ec:	4613      	mov	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	4413      	add	r3, r2
 80031f2:	00db      	lsls	r3, r3, #3
 80031f4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	4413      	add	r3, r2
 80031fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003204:	78fb      	ldrb	r3, [r7, #3]
 8003206:	f003 0307 	and.w	r3, r3, #7
 800320a:	b2da      	uxtb	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003216:	2b01      	cmp	r3, #1
 8003218:	d101      	bne.n	800321e <HAL_PCD_EP_Close+0x6a>
 800321a:	2302      	movs	r3, #2
 800321c:	e00e      	b.n	800323c <HAL_PCD_EP_Close+0x88>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2201      	movs	r2, #1
 8003222:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	68f9      	ldr	r1, [r7, #12]
 800322c:	4618      	mov	r0, r3
 800322e:	f002 fe83 	bl	8005f38 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800323a:	2300      	movs	r3, #0
}
 800323c:	4618      	mov	r0, r3
 800323e:	3710      	adds	r7, #16
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af00      	add	r7, sp, #0
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	607a      	str	r2, [r7, #4]
 800324e:	603b      	str	r3, [r7, #0]
 8003250:	460b      	mov	r3, r1
 8003252:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003254:	7afb      	ldrb	r3, [r7, #11]
 8003256:	f003 0207 	and.w	r2, r3, #7
 800325a:	4613      	mov	r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	4413      	add	r3, r2
 8003260:	00db      	lsls	r3, r3, #3
 8003262:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	4413      	add	r3, r2
 800326a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	683a      	ldr	r2, [r7, #0]
 8003276:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	2200      	movs	r2, #0
 800327c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	2200      	movs	r2, #0
 8003282:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003284:	7afb      	ldrb	r3, [r7, #11]
 8003286:	f003 0307 	and.w	r3, r3, #7
 800328a:	b2da      	uxtb	r2, r3
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003290:	7afb      	ldrb	r3, [r7, #11]
 8003292:	f003 0307 	and.w	r3, r3, #7
 8003296:	2b00      	cmp	r3, #0
 8003298:	d106      	bne.n	80032a8 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	6979      	ldr	r1, [r7, #20]
 80032a0:	4618      	mov	r0, r3
 80032a2:	f003 f836 	bl	8006312 <USB_EPStartXfer>
 80032a6:	e005      	b.n	80032b4 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	6979      	ldr	r1, [r7, #20]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f003 f82f 	bl	8006312 <USB_EPStartXfer>
  }

  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3718      	adds	r7, #24
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032be:	b480      	push	{r7}
 80032c0:	b083      	sub	sp, #12
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
 80032c6:	460b      	mov	r3, r1
 80032c8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80032ca:	78fb      	ldrb	r3, [r7, #3]
 80032cc:	f003 0207 	and.w	r2, r3, #7
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	4613      	mov	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	4413      	add	r3, r2
 80032d8:	00db      	lsls	r3, r3, #3
 80032da:	440b      	add	r3, r1
 80032dc:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80032e0:	681b      	ldr	r3, [r3, #0]
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80032ee:	b580      	push	{r7, lr}
 80032f0:	b086      	sub	sp, #24
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	60f8      	str	r0, [r7, #12]
 80032f6:	607a      	str	r2, [r7, #4]
 80032f8:	603b      	str	r3, [r7, #0]
 80032fa:	460b      	mov	r3, r1
 80032fc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032fe:	7afb      	ldrb	r3, [r7, #11]
 8003300:	f003 0307 	and.w	r3, r3, #7
 8003304:	1c5a      	adds	r2, r3, #1
 8003306:	4613      	mov	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	4413      	add	r3, r2
 800330c:	00db      	lsls	r3, r3, #3
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	4413      	add	r3, r2
 8003312:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	683a      	ldr	r2, [r7, #0]
 800331e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	2200      	movs	r2, #0
 8003332:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	2201      	movs	r2, #1
 8003338:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800333a:	7afb      	ldrb	r3, [r7, #11]
 800333c:	f003 0307 	and.w	r3, r3, #7
 8003340:	b2da      	uxtb	r2, r3
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003346:	7afb      	ldrb	r3, [r7, #11]
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	2b00      	cmp	r3, #0
 800334e:	d106      	bne.n	800335e <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	6979      	ldr	r1, [r7, #20]
 8003356:	4618      	mov	r0, r3
 8003358:	f002 ffdb 	bl	8006312 <USB_EPStartXfer>
 800335c:	e005      	b.n	800336a <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	6979      	ldr	r1, [r7, #20]
 8003364:	4618      	mov	r0, r3
 8003366:	f002 ffd4 	bl	8006312 <USB_EPStartXfer>
  }

  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	460b      	mov	r3, r1
 800337e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003380:	78fb      	ldrb	r3, [r7, #3]
 8003382:	f003 0207 	and.w	r2, r3, #7
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	429a      	cmp	r2, r3
 800338c:	d901      	bls.n	8003392 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e03e      	b.n	8003410 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003392:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003396:	2b00      	cmp	r3, #0
 8003398:	da0e      	bge.n	80033b8 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800339a:	78fb      	ldrb	r3, [r7, #3]
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	1c5a      	adds	r2, r3, #1
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	4413      	add	r3, r2
 80033ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2201      	movs	r2, #1
 80033b4:	705a      	strb	r2, [r3, #1]
 80033b6:	e00c      	b.n	80033d2 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80033b8:	78fa      	ldrb	r2, [r7, #3]
 80033ba:	4613      	mov	r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	4413      	add	r3, r2
 80033c0:	00db      	lsls	r3, r3, #3
 80033c2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	4413      	add	r3, r2
 80033ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2201      	movs	r2, #1
 80033d6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033d8:	78fb      	ldrb	r3, [r7, #3]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	b2da      	uxtb	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d101      	bne.n	80033f2 <HAL_PCD_EP_SetStall+0x7e>
 80033ee:	2302      	movs	r3, #2
 80033f0:	e00e      	b.n	8003410 <HAL_PCD_EP_SetStall+0x9c>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	68f9      	ldr	r1, [r7, #12]
 8003400:	4618      	mov	r0, r3
 8003402:	f004 f8a6 	bl	8007552 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	3710      	adds	r7, #16
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}

08003418 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	460b      	mov	r3, r1
 8003422:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003424:	78fb      	ldrb	r3, [r7, #3]
 8003426:	f003 020f 	and.w	r2, r3, #15
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	429a      	cmp	r2, r3
 8003430:	d901      	bls.n	8003436 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e040      	b.n	80034b8 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003436:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800343a:	2b00      	cmp	r3, #0
 800343c:	da0e      	bge.n	800345c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800343e:	78fb      	ldrb	r3, [r7, #3]
 8003440:	f003 0307 	and.w	r3, r3, #7
 8003444:	1c5a      	adds	r2, r3, #1
 8003446:	4613      	mov	r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	4413      	add	r3, r2
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	4413      	add	r3, r2
 8003452:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2201      	movs	r2, #1
 8003458:	705a      	strb	r2, [r3, #1]
 800345a:	e00e      	b.n	800347a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800345c:	78fb      	ldrb	r3, [r7, #3]
 800345e:	f003 0207 	and.w	r2, r3, #7
 8003462:	4613      	mov	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	4413      	add	r3, r2
 8003468:	00db      	lsls	r3, r3, #3
 800346a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	4413      	add	r3, r2
 8003472:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2200      	movs	r2, #0
 800347e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003480:	78fb      	ldrb	r3, [r7, #3]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	b2da      	uxtb	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003492:	2b01      	cmp	r3, #1
 8003494:	d101      	bne.n	800349a <HAL_PCD_EP_ClrStall+0x82>
 8003496:	2302      	movs	r3, #2
 8003498:	e00e      	b.n	80034b8 <HAL_PCD_EP_ClrStall+0xa0>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2201      	movs	r2, #1
 800349e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	68f9      	ldr	r1, [r7, #12]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f004 f8a3 	bl	80075f4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3710      	adds	r7, #16
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08e      	sub	sp, #56	; 0x38
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80034c8:	e2d1      	b.n	8003a6e <PCD_EP_ISR_Handler+0x5ae>
  {
    wIstr = hpcd->Instance->ISTR;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80034d2:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80034d4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	f003 030f 	and.w	r3, r3, #15
 80034dc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 80034e0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f040 8152 	bne.w	800378e <PCD_EP_ISR_Handler+0x2ce>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80034ea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80034ec:	f003 0310 	and.w	r3, r3, #16
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d150      	bne.n	8003596 <PCD_EP_ISR_Handler+0xd6>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	881b      	ldrh	r3, [r3, #0]
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003500:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003504:	81fb      	strh	r3, [r7, #14]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	89fb      	ldrh	r3, [r7, #14]
 800350c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003510:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003514:	b29b      	uxth	r3, r3
 8003516:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3328      	adds	r3, #40	; 0x28
 800351c:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003526:	b29b      	uxth	r3, r3
 8003528:	461a      	mov	r2, r3
 800352a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	4413      	add	r3, r2
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	6812      	ldr	r2, [r2, #0]
 8003536:	4413      	add	r3, r2
 8003538:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800353c:	881b      	ldrh	r3, [r3, #0]
 800353e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003548:	695a      	ldr	r2, [r3, #20]
 800354a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354c:	69db      	ldr	r3, [r3, #28]
 800354e:	441a      	add	r2, r3
 8003550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003552:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003554:	2100      	movs	r1, #0
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f005 fe89 	bl	800926e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2b00      	cmp	r3, #0
 8003566:	f000 8282 	beq.w	8003a6e <PCD_EP_ISR_Handler+0x5ae>
 800356a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	2b00      	cmp	r3, #0
 8003570:	f040 827d 	bne.w	8003a6e <PCD_EP_ISR_Handler+0x5ae>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800357a:	b2db      	uxtb	r3, r3
 800357c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003580:	b2da      	uxtb	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	b292      	uxth	r2, r2
 8003588:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003594:	e26b      	b.n	8003a6e <PCD_EP_ISR_Handler+0x5ae>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800359c:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	881b      	ldrh	r3, [r3, #0]
 80035a4:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80035a6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80035a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d032      	beq.n	8003616 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	461a      	mov	r2, r3
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	00db      	lsls	r3, r3, #3
 80035c2:	4413      	add	r3, r2
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	6812      	ldr	r2, [r2, #0]
 80035c8:	4413      	add	r3, r2
 80035ca:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80035d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d6:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6818      	ldr	r0, [r3, #0]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80035e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80035e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	f004 f920 	bl	8007830 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	881b      	ldrh	r3, [r3, #0]
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80035fc:	4013      	ands	r3, r2
 80035fe:	823b      	strh	r3, [r7, #16]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	8a3a      	ldrh	r2, [r7, #16]
 8003606:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800360a:	b292      	uxth	r2, r2
 800360c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f005 fe00 	bl	8009214 <HAL_PCD_SetupStageCallback>
 8003614:	e22b      	b.n	8003a6e <PCD_EP_ISR_Handler+0x5ae>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003616:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800361a:	2b00      	cmp	r3, #0
 800361c:	f280 8227 	bge.w	8003a6e <PCD_EP_ISR_Handler+0x5ae>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	881b      	ldrh	r3, [r3, #0]
 8003626:	b29a      	uxth	r2, r3
 8003628:	f640 738f 	movw	r3, #3983	; 0xf8f
 800362c:	4013      	ands	r3, r2
 800362e:	83bb      	strh	r3, [r7, #28]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	8bba      	ldrh	r2, [r7, #28]
 8003636:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800363a:	b292      	uxth	r2, r2
 800363c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003646:	b29b      	uxth	r3, r3
 8003648:	461a      	mov	r2, r3
 800364a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	00db      	lsls	r3, r3, #3
 8003650:	4413      	add	r3, r2
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	6812      	ldr	r2, [r2, #0]
 8003656:	4413      	add	r3, r2
 8003658:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800365c:	881b      	ldrh	r3, [r3, #0]
 800365e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003664:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003668:	69db      	ldr	r3, [r3, #28]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d019      	beq.n	80036a2 <PCD_EP_ISR_Handler+0x1e2>
 800366e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003670:	695b      	ldr	r3, [r3, #20]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d015      	beq.n	80036a2 <PCD_EP_ISR_Handler+0x1e2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6818      	ldr	r0, [r3, #0]
 800367a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367c:	6959      	ldr	r1, [r3, #20]
 800367e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003680:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003684:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003686:	b29b      	uxth	r3, r3
 8003688:	f004 f8d2 	bl	8007830 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800368c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800368e:	695a      	ldr	r2, [r3, #20]
 8003690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003692:	69db      	ldr	r3, [r3, #28]
 8003694:	441a      	add	r2, r3
 8003696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003698:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800369a:	2100      	movs	r1, #0
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f005 fdcb 	bl	8009238 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	61bb      	str	r3, [r7, #24]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	461a      	mov	r2, r3
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	4413      	add	r3, r2
 80036b8:	61bb      	str	r3, [r7, #24]
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80036c0:	617b      	str	r3, [r7, #20]
 80036c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d112      	bne.n	80036f0 <PCD_EP_ISR_Handler+0x230>
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	881b      	ldrh	r3, [r3, #0]
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	801a      	strh	r2, [r3, #0]
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	881b      	ldrh	r3, [r3, #0]
 80036de:	b29b      	uxth	r3, r3
 80036e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80036e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	801a      	strh	r2, [r3, #0]
 80036ee:	e02f      	b.n	8003750 <PCD_EP_ISR_Handler+0x290>
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	691b      	ldr	r3, [r3, #16]
 80036f4:	2b3e      	cmp	r3, #62	; 0x3e
 80036f6:	d813      	bhi.n	8003720 <PCD_EP_ISR_Handler+0x260>
 80036f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	085b      	lsrs	r3, r3, #1
 80036fe:	633b      	str	r3, [r7, #48]	; 0x30
 8003700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	f003 0301 	and.w	r3, r3, #1
 8003708:	2b00      	cmp	r3, #0
 800370a:	d002      	beq.n	8003712 <PCD_EP_ISR_Handler+0x252>
 800370c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800370e:	3301      	adds	r3, #1
 8003710:	633b      	str	r3, [r7, #48]	; 0x30
 8003712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003714:	b29b      	uxth	r3, r3
 8003716:	029b      	lsls	r3, r3, #10
 8003718:	b29a      	uxth	r2, r3
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	801a      	strh	r2, [r3, #0]
 800371e:	e017      	b.n	8003750 <PCD_EP_ISR_Handler+0x290>
 8003720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	095b      	lsrs	r3, r3, #5
 8003726:	633b      	str	r3, [r7, #48]	; 0x30
 8003728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372a:	691b      	ldr	r3, [r3, #16]
 800372c:	f003 031f 	and.w	r3, r3, #31
 8003730:	2b00      	cmp	r3, #0
 8003732:	d102      	bne.n	800373a <PCD_EP_ISR_Handler+0x27a>
 8003734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003736:	3b01      	subs	r3, #1
 8003738:	633b      	str	r3, [r7, #48]	; 0x30
 800373a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800373c:	b29b      	uxth	r3, r3
 800373e:	029b      	lsls	r3, r3, #10
 8003740:	b29b      	uxth	r3, r3
 8003742:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003746:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800374a:	b29a      	uxth	r2, r3
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	881b      	ldrh	r3, [r3, #0]
 8003756:	b29b      	uxth	r3, r3
 8003758:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800375c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003760:	827b      	strh	r3, [r7, #18]
 8003762:	8a7b      	ldrh	r3, [r7, #18]
 8003764:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003768:	827b      	strh	r3, [r7, #18]
 800376a:	8a7b      	ldrh	r3, [r7, #18]
 800376c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003770:	827b      	strh	r3, [r7, #18]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	8a7b      	ldrh	r3, [r7, #18]
 8003778:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800377c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003780:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003784:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003788:	b29b      	uxth	r3, r3
 800378a:	8013      	strh	r3, [r2, #0]
 800378c:	e16f      	b.n	8003a6e <PCD_EP_ISR_Handler+0x5ae>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	461a      	mov	r2, r3
 8003794:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	4413      	add	r3, r2
 800379c:	881b      	ldrh	r3, [r3, #0]
 800379e:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80037a0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f280 80e4 	bge.w	8003972 <PCD_EP_ISR_Handler+0x4b2>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	461a      	mov	r2, r3
 80037b0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4413      	add	r3, r2
 80037b8:	881b      	ldrh	r3, [r3, #0]
 80037ba:	b29a      	uxth	r2, r3
 80037bc:	f640 738f 	movw	r3, #3983	; 0xf8f
 80037c0:	4013      	ands	r3, r2
 80037c2:	853b      	strh	r3, [r7, #40]	; 0x28
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	461a      	mov	r2, r3
 80037ca:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80037d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80037d8:	b292      	uxth	r2, r2
 80037da:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80037dc:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80037e0:	4613      	mov	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	4413      	add	r3, r2
 80037e6:	00db      	lsls	r3, r3, #3
 80037e8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	4413      	add	r3, r2
 80037f0:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80037f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f4:	7b1b      	ldrb	r3, [r3, #12]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d120      	bne.n	800383c <PCD_EP_ISR_Handler+0x37c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003802:	b29b      	uxth	r3, r3
 8003804:	461a      	mov	r2, r3
 8003806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	4413      	add	r3, r2
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	6812      	ldr	r2, [r2, #0]
 8003812:	4413      	add	r3, r2
 8003814:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003818:	881b      	ldrh	r3, [r3, #0]
 800381a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800381e:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8003820:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 8083 	beq.w	800392e <PCD_EP_ISR_Handler+0x46e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6818      	ldr	r0, [r3, #0]
 800382c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382e:	6959      	ldr	r1, [r3, #20]
 8003830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003832:	88da      	ldrh	r2, [r3, #6]
 8003834:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003836:	f003 fffb 	bl	8007830 <USB_ReadPMA>
 800383a:	e078      	b.n	800392e <PCD_EP_ISR_Handler+0x46e>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800383c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383e:	78db      	ldrb	r3, [r3, #3]
 8003840:	2b02      	cmp	r3, #2
 8003842:	d108      	bne.n	8003856 <PCD_EP_ISR_Handler+0x396>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003844:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003846:	461a      	mov	r2, r3
 8003848:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f91d 	bl	8003a8a <HAL_PCD_EP_DB_Receive>
 8003850:	4603      	mov	r3, r0
 8003852:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003854:	e06b      	b.n	800392e <PCD_EP_ISR_Handler+0x46e>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	461a      	mov	r2, r3
 800385c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	4413      	add	r3, r2
 8003864:	881b      	ldrh	r3, [r3, #0]
 8003866:	b29b      	uxth	r3, r3
 8003868:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800386c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003870:	847b      	strh	r3, [r7, #34]	; 0x22
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	461a      	mov	r2, r3
 8003878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	441a      	add	r2, r3
 8003880:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003882:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003886:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800388a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800388e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003892:	b29b      	uxth	r3, r3
 8003894:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	461a      	mov	r2, r3
 800389c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	4413      	add	r3, r2
 80038a4:	881b      	ldrh	r3, [r3, #0]
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d01f      	beq.n	80038f0 <PCD_EP_ISR_Handler+0x430>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	461a      	mov	r2, r3
 80038bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	00db      	lsls	r3, r3, #3
 80038c2:	4413      	add	r3, r2
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6812      	ldr	r2, [r2, #0]
 80038c8:	4413      	add	r3, r2
 80038ca:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80038ce:	881b      	ldrh	r3, [r3, #0]
 80038d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038d4:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80038d6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d028      	beq.n	800392e <PCD_EP_ISR_Handler+0x46e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6818      	ldr	r0, [r3, #0]
 80038e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e2:	6959      	ldr	r1, [r3, #20]
 80038e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e6:	891a      	ldrh	r2, [r3, #8]
 80038e8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80038ea:	f003 ffa1 	bl	8007830 <USB_ReadPMA>
 80038ee:	e01e      	b.n	800392e <PCD_EP_ISR_Handler+0x46e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	461a      	mov	r2, r3
 80038fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	00db      	lsls	r3, r3, #3
 8003902:	4413      	add	r3, r2
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	6812      	ldr	r2, [r2, #0]
 8003908:	4413      	add	r3, r2
 800390a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800390e:	881b      	ldrh	r3, [r3, #0]
 8003910:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003914:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8003916:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003918:	2b00      	cmp	r3, #0
 800391a:	d008      	beq.n	800392e <PCD_EP_ISR_Handler+0x46e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6818      	ldr	r0, [r3, #0]
 8003920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003922:	6959      	ldr	r1, [r3, #20]
 8003924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003926:	895a      	ldrh	r2, [r3, #10]
 8003928:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800392a:	f003 ff81 	bl	8007830 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800392e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003930:	69da      	ldr	r2, [r3, #28]
 8003932:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003934:	441a      	add	r2, r3
 8003936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003938:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800393a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800393c:	695a      	ldr	r2, [r3, #20]
 800393e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003940:	441a      	add	r2, r3
 8003942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003944:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d004      	beq.n	8003958 <PCD_EP_ISR_Handler+0x498>
 800394e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8003950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003952:	691b      	ldr	r3, [r3, #16]
 8003954:	429a      	cmp	r2, r3
 8003956:	d206      	bcs.n	8003966 <PCD_EP_ISR_Handler+0x4a6>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	4619      	mov	r1, r3
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f005 fc6a 	bl	8009238 <HAL_PCD_DataOutStageCallback>
 8003964:	e005      	b.n	8003972 <PCD_EP_ISR_Handler+0x4b2>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800396c:	4618      	mov	r0, r3
 800396e:	f002 fcd0 	bl	8006312 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003972:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003978:	2b00      	cmp	r3, #0
 800397a:	d078      	beq.n	8003a6e <PCD_EP_ISR_Handler+0x5ae>
      {
        ep = &hpcd->IN_ep[epindex];
 800397c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003980:	1c5a      	adds	r2, r3, #1
 8003982:	4613      	mov	r3, r2
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	4413      	add	r3, r2
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	4413      	add	r3, r2
 800398e:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	461a      	mov	r2, r3
 8003996:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	4413      	add	r3, r2
 800399e:	881b      	ldrh	r3, [r3, #0]
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80039a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039aa:	843b      	strh	r3, [r7, #32]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	461a      	mov	r2, r3
 80039b2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	441a      	add	r2, r3
 80039ba:	8c3b      	ldrh	r3, [r7, #32]
 80039bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 80039c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ca:	78db      	ldrb	r3, [r3, #3]
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d108      	bne.n	80039e2 <PCD_EP_ISR_Handler+0x522>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80039d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d2:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d144      	bne.n	8003a62 <PCD_EP_ISR_Handler+0x5a2>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80039d8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80039da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d13f      	bne.n	8003a62 <PCD_EP_ISR_Handler+0x5a2>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	461a      	mov	r2, r3
 80039ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	4413      	add	r3, r2
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	6812      	ldr	r2, [r2, #0]
 80039fa:	4413      	add	r3, r2
 80039fc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003a00:	881b      	ldrh	r3, [r3, #0]
 8003a02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a06:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8003a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0a:	699a      	ldr	r2, [r3, #24]
 8003a0c:	8bfb      	ldrh	r3, [r7, #30]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d906      	bls.n	8003a20 <PCD_EP_ISR_Handler+0x560>
          {
            ep->xfer_len -= TxByteNbre;
 8003a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a14:	699a      	ldr	r2, [r3, #24]
 8003a16:	8bfb      	ldrh	r3, [r7, #30]
 8003a18:	1ad2      	subs	r2, r2, r3
 8003a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1c:	619a      	str	r2, [r3, #24]
 8003a1e:	e002      	b.n	8003a26 <PCD_EP_ISR_Handler+0x566>
          }
          else
          {
            ep->xfer_len = 0U;
 8003a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a22:	2200      	movs	r2, #0
 8003a24:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8003a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d106      	bne.n	8003a3c <PCD_EP_ISR_Handler+0x57c>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	4619      	mov	r1, r3
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f005 fc1a 	bl	800926e <HAL_PCD_DataInStageCallback>
 8003a3a:	e018      	b.n	8003a6e <PCD_EP_ISR_Handler+0x5ae>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3e:	695a      	ldr	r2, [r3, #20]
 8003a40:	8bfb      	ldrh	r3, [r7, #30]
 8003a42:	441a      	add	r2, r3
 8003a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a46:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8003a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4a:	69da      	ldr	r2, [r3, #28]
 8003a4c:	8bfb      	ldrh	r3, [r7, #30]
 8003a4e:	441a      	add	r2, r3
 8003a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a52:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f002 fc59 	bl	8006312 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8003a60:	e005      	b.n	8003a6e <PCD_EP_ISR_Handler+0x5ae>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003a62:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003a64:	461a      	mov	r2, r3
 8003a66:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 f917 	bl	8003c9c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	b21b      	sxth	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f6ff ad25 	blt.w	80034ca <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3738      	adds	r7, #56	; 0x38
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b088      	sub	sp, #32
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	60f8      	str	r0, [r7, #12]
 8003a92:	60b9      	str	r1, [r7, #8]
 8003a94:	4613      	mov	r3, r2
 8003a96:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003a98:	88fb      	ldrh	r3, [r7, #6]
 8003a9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d07c      	beq.n	8003b9c <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	461a      	mov	r2, r3
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	00db      	lsls	r3, r3, #3
 8003ab4:	4413      	add	r3, r2
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	6812      	ldr	r2, [r2, #0]
 8003aba:	4413      	add	r3, r2
 8003abc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003ac0:	881b      	ldrh	r3, [r3, #0]
 8003ac2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ac6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	699a      	ldr	r2, [r3, #24]
 8003acc:	8b7b      	ldrh	r3, [r7, #26]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d306      	bcc.n	8003ae0 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	699a      	ldr	r2, [r3, #24]
 8003ad6:	8b7b      	ldrh	r3, [r7, #26]
 8003ad8:	1ad2      	subs	r2, r2, r3
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	619a      	str	r2, [r3, #24]
 8003ade:	e002      	b.n	8003ae6 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d123      	bne.n	8003b36 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	461a      	mov	r2, r3
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	4413      	add	r3, r2
 8003afc:	881b      	ldrh	r3, [r3, #0]
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b08:	833b      	strh	r3, [r7, #24]
 8003b0a:	8b3b      	ldrh	r3, [r7, #24]
 8003b0c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003b10:	833b      	strh	r3, [r7, #24]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	461a      	mov	r2, r3
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	441a      	add	r2, r3
 8003b20:	8b3b      	ldrh	r3, [r7, #24]
 8003b22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b36:	88fb      	ldrh	r3, [r7, #6]
 8003b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d01f      	beq.n	8003b80 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	461a      	mov	r2, r3
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	4413      	add	r3, r2
 8003b4e:	881b      	ldrh	r3, [r3, #0]
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b5a:	82fb      	strh	r3, [r7, #22]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	461a      	mov	r2, r3
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	441a      	add	r2, r3
 8003b6a:	8afb      	ldrh	r3, [r7, #22]
 8003b6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b78:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003b80:	8b7b      	ldrh	r3, [r7, #26]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	f000 8085 	beq.w	8003c92 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6818      	ldr	r0, [r3, #0]
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	6959      	ldr	r1, [r3, #20]
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	891a      	ldrh	r2, [r3, #8]
 8003b94:	8b7b      	ldrh	r3, [r7, #26]
 8003b96:	f003 fe4b 	bl	8007830 <USB_ReadPMA>
 8003b9a:	e07a      	b.n	8003c92 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	00db      	lsls	r3, r3, #3
 8003bae:	4413      	add	r3, r2
 8003bb0:	68fa      	ldr	r2, [r7, #12]
 8003bb2:	6812      	ldr	r2, [r2, #0]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003bba:	881b      	ldrh	r3, [r3, #0]
 8003bbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bc0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	699a      	ldr	r2, [r3, #24]
 8003bc6:	8b7b      	ldrh	r3, [r7, #26]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d306      	bcc.n	8003bda <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	699a      	ldr	r2, [r3, #24]
 8003bd0:	8b7b      	ldrh	r3, [r7, #26]
 8003bd2:	1ad2      	subs	r2, r2, r3
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	619a      	str	r2, [r3, #24]
 8003bd8:	e002      	b.n	8003be0 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d123      	bne.n	8003c30 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	461a      	mov	r2, r3
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	4413      	add	r3, r2
 8003bf6:	881b      	ldrh	r3, [r3, #0]
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c02:	83fb      	strh	r3, [r7, #30]
 8003c04:	8bfb      	ldrh	r3, [r7, #30]
 8003c06:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003c0a:	83fb      	strh	r3, [r7, #30]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	461a      	mov	r2, r3
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	441a      	add	r2, r3
 8003c1a:	8bfb      	ldrh	r3, [r7, #30]
 8003c1c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c20:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003c30:	88fb      	ldrh	r3, [r7, #6]
 8003c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d11f      	bne.n	8003c7a <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	4413      	add	r3, r2
 8003c48:	881b      	ldrh	r3, [r3, #0]
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c54:	83bb      	strh	r3, [r7, #28]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	441a      	add	r2, r3
 8003c64:	8bbb      	ldrh	r3, [r7, #28]
 8003c66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c72:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003c7a:	8b7b      	ldrh	r3, [r7, #26]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d008      	beq.n	8003c92 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6818      	ldr	r0, [r3, #0]
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	6959      	ldr	r1, [r3, #20]
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	895a      	ldrh	r2, [r3, #10]
 8003c8c:	8b7b      	ldrh	r3, [r7, #26]
 8003c8e:	f003 fdcf 	bl	8007830 <USB_ReadPMA>
    }
  }

  return count;
 8003c92:	8b7b      	ldrh	r3, [r7, #26]
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3720      	adds	r7, #32
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b092      	sub	sp, #72	; 0x48
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003caa:	88fb      	ldrh	r3, [r7, #6]
 8003cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	f000 8130 	beq.w	8003f16 <HAL_PCD_EP_DB_Transmit+0x27a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	4413      	add	r3, r2
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	6812      	ldr	r2, [r2, #0]
 8003cce:	4413      	add	r3, r2
 8003cd0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003cd4:	881b      	ldrh	r3, [r3, #0]
 8003cd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cda:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	699a      	ldr	r2, [r3, #24]
 8003ce0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d906      	bls.n	8003cf4 <HAL_PCD_EP_DB_Transmit+0x58>
    {
      ep->xfer_len -= TxByteNbre;
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	699a      	ldr	r2, [r3, #24]
 8003cea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003cec:	1ad2      	subs	r2, r2, r3
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	619a      	str	r2, [r3, #24]
 8003cf2:	e002      	b.n	8003cfa <HAL_PCD_EP_DB_Transmit+0x5e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d12c      	bne.n	8003d5c <HAL_PCD_EP_DB_Transmit+0xc0>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	4619      	mov	r1, r3
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f005 fab0 	bl	800926e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d0e:	88fb      	ldrh	r3, [r7, #6]
 8003d10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f000 822d 	beq.w	8004174 <HAL_PCD_EP_DB_Transmit+0x4d8>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	4413      	add	r3, r2
 8003d28:	881b      	ldrh	r3, [r3, #0]
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d34:	827b      	strh	r3, [r7, #18]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	441a      	add	r2, r3
 8003d44:	8a7b      	ldrh	r3, [r7, #18]
 8003d46:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d4a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d4e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	8013      	strh	r3, [r2, #0]
 8003d5a:	e20b      	b.n	8004174 <HAL_PCD_EP_DB_Transmit+0x4d8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d5c:	88fb      	ldrh	r3, [r7, #6]
 8003d5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d01f      	beq.n	8003da6 <HAL_PCD_EP_DB_Transmit+0x10a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	4413      	add	r3, r2
 8003d74:	881b      	ldrh	r3, [r3, #0]
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d80:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	461a      	mov	r2, r3
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	009b      	lsls	r3, r3, #2
 8003d8e:	441a      	add	r2, r3
 8003d90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d9a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	f040 81e1 	bne.w	8004174 <HAL_PCD_EP_DB_Transmit+0x4d8>
      {
        ep->xfer_buff += TxByteNbre;
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	695a      	ldr	r2, [r3, #20]
 8003db6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003db8:	441a      	add	r2, r3
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	69da      	ldr	r2, [r3, #28]
 8003dc2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003dc4:	441a      	add	r2, r3
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	6a1a      	ldr	r2, [r3, #32]
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d309      	bcc.n	8003dea <HAL_PCD_EP_DB_Transmit+0x14e>
        {
          len = ep->maxpacket;
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	6a1a      	ldr	r2, [r3, #32]
 8003de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003de2:	1ad2      	subs	r2, r2, r3
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	621a      	str	r2, [r3, #32]
 8003de8:	e014      	b.n	8003e14 <HAL_PCD_EP_DB_Transmit+0x178>
        }
        else if (ep->xfer_len_db == 0U)
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d106      	bne.n	8003e00 <HAL_PCD_EP_DB_Transmit+0x164>
        {
          len = TxByteNbre;
 8003df2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003df4:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003dfe:	e009      	b.n	8003e14 <HAL_PCD_EP_DB_Transmit+0x178>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	6a1b      	ldr	r3, [r3, #32]
 8003e0c:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	2200      	movs	r2, #0
 8003e12:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	785b      	ldrb	r3, [r3, #1]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d155      	bne.n	8003ec8 <HAL_PCD_EP_DB_Transmit+0x22c>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	61bb      	str	r3, [r7, #24]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	4413      	add	r3, r2
 8003e32:	61bb      	str	r3, [r7, #24]
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	00da      	lsls	r2, r3, #3
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003e42:	617b      	str	r3, [r7, #20]
 8003e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d112      	bne.n	8003e70 <HAL_PCD_EP_DB_Transmit+0x1d4>
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	881b      	ldrh	r3, [r3, #0]
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003e54:	b29a      	uxth	r2, r3
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	801a      	strh	r2, [r3, #0]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	881b      	ldrh	r3, [r3, #0]
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e68:	b29a      	uxth	r2, r3
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	801a      	strh	r2, [r3, #0]
 8003e6e:	e047      	b.n	8003f00 <HAL_PCD_EP_DB_Transmit+0x264>
 8003e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e72:	2b3e      	cmp	r3, #62	; 0x3e
 8003e74:	d811      	bhi.n	8003e9a <HAL_PCD_EP_DB_Transmit+0x1fe>
 8003e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e78:	085b      	lsrs	r3, r3, #1
 8003e7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d002      	beq.n	8003e8c <HAL_PCD_EP_DB_Transmit+0x1f0>
 8003e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e88:	3301      	adds	r3, #1
 8003e8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	029b      	lsls	r3, r3, #10
 8003e92:	b29a      	uxth	r2, r3
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	801a      	strh	r2, [r3, #0]
 8003e98:	e032      	b.n	8003f00 <HAL_PCD_EP_DB_Transmit+0x264>
 8003e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e9c:	095b      	lsrs	r3, r3, #5
 8003e9e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ea2:	f003 031f 	and.w	r3, r3, #31
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d102      	bne.n	8003eb0 <HAL_PCD_EP_DB_Transmit+0x214>
 8003eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eac:	3b01      	subs	r3, #1
 8003eae:	62bb      	str	r3, [r7, #40]	; 0x28
 8003eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	029b      	lsls	r3, r3, #10
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ebc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ec0:	b29a      	uxth	r2, r3
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	801a      	strh	r2, [r3, #0]
 8003ec6:	e01b      	b.n	8003f00 <HAL_PCD_EP_DB_Transmit+0x264>
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	785b      	ldrb	r3, [r3, #1]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d117      	bne.n	8003f00 <HAL_PCD_EP_DB_Transmit+0x264>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	623b      	str	r3, [r7, #32]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	6a3b      	ldr	r3, [r7, #32]
 8003ee4:	4413      	add	r3, r2
 8003ee6:	623b      	str	r3, [r7, #32]
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	00da      	lsls	r2, r3, #3
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003ef6:	61fb      	str	r3, [r7, #28]
 8003ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6818      	ldr	r0, [r3, #0]
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	6959      	ldr	r1, [r3, #20]
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	891a      	ldrh	r2, [r3, #8]
 8003f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	f003 fc4d 	bl	80077ae <USB_WritePMA>
 8003f14:	e12e      	b.n	8004174 <HAL_PCD_EP_DB_Transmit+0x4d8>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	461a      	mov	r2, r3
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	00db      	lsls	r3, r3, #3
 8003f28:	4413      	add	r3, r2
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	6812      	ldr	r2, [r2, #0]
 8003f2e:	4413      	add	r3, r2
 8003f30:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003f34:	881b      	ldrh	r3, [r3, #0]
 8003f36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f3a:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	699a      	ldr	r2, [r3, #24]
 8003f40:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d306      	bcc.n	8003f54 <HAL_PCD_EP_DB_Transmit+0x2b8>
    {
      ep->xfer_len -= TxByteNbre;
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	699a      	ldr	r2, [r3, #24]
 8003f4a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003f4c:	1ad2      	subs	r2, r2, r3
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	619a      	str	r2, [r3, #24]
 8003f52:	e002      	b.n	8003f5a <HAL_PCD_EP_DB_Transmit+0x2be>
    }
    else
    {
      ep->xfer_len = 0U;
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	2200      	movs	r2, #0
 8003f58:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	699b      	ldr	r3, [r3, #24]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d12c      	bne.n	8003fbc <HAL_PCD_EP_DB_Transmit+0x320>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	4619      	mov	r1, r3
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f005 f980 	bl	800926e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003f6e:	88fb      	ldrh	r3, [r7, #6]
 8003f70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	f040 80fd 	bne.w	8004174 <HAL_PCD_EP_DB_Transmit+0x4d8>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	461a      	mov	r2, r3
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	4413      	add	r3, r2
 8003f88:	881b      	ldrh	r3, [r3, #0]
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f94:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	441a      	add	r2, r3
 8003fa4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003fa6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003faa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003fae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003fb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	8013      	strh	r3, [r2, #0]
 8003fba:	e0db      	b.n	8004174 <HAL_PCD_EP_DB_Transmit+0x4d8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003fbc:	88fb      	ldrh	r3, [r7, #6]
 8003fbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d11f      	bne.n	8004006 <HAL_PCD_EP_DB_Transmit+0x36a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	4413      	add	r3, r2
 8003fd4:	881b      	ldrh	r3, [r3, #0]
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fe0:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	441a      	add	r2, r3
 8003ff0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003ff2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ff6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ffa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ffe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004002:	b29b      	uxth	r3, r3
 8004004:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800400c:	2b01      	cmp	r3, #1
 800400e:	f040 80b1 	bne.w	8004174 <HAL_PCD_EP_DB_Transmit+0x4d8>
      {
        ep->xfer_buff += TxByteNbre;
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	695a      	ldr	r2, [r3, #20]
 8004016:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004018:	441a      	add	r2, r3
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	69da      	ldr	r2, [r3, #28]
 8004022:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004024:	441a      	add	r2, r3
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	6a1a      	ldr	r2, [r3, #32]
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	429a      	cmp	r2, r3
 8004034:	d309      	bcc.n	800404a <HAL_PCD_EP_DB_Transmit+0x3ae>
        {
          len = ep->maxpacket;
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	6a1a      	ldr	r2, [r3, #32]
 8004040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004042:	1ad2      	subs	r2, r2, r3
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	621a      	str	r2, [r3, #32]
 8004048:	e014      	b.n	8004074 <HAL_PCD_EP_DB_Transmit+0x3d8>
        }
        else if (ep->xfer_len_db == 0U)
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d106      	bne.n	8004060 <HAL_PCD_EP_DB_Transmit+0x3c4>
        {
          len = TxByteNbre;
 8004052:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004054:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800405e:	e009      	b.n	8004074 <HAL_PCD_EP_DB_Transmit+0x3d8>
        }
        else
        {
          len = ep->xfer_len_db;
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	6a1b      	ldr	r3, [r3, #32]
 8004064:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	2200      	movs	r2, #0
 800406a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	637b      	str	r3, [r7, #52]	; 0x34
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	785b      	ldrb	r3, [r3, #1]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d155      	bne.n	800412e <HAL_PCD_EP_DB_Transmit+0x492>
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	647b      	str	r3, [r7, #68]	; 0x44
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004090:	b29b      	uxth	r3, r3
 8004092:	461a      	mov	r2, r3
 8004094:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004096:	4413      	add	r3, r2
 8004098:	647b      	str	r3, [r7, #68]	; 0x44
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	00da      	lsls	r2, r3, #3
 80040a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040a2:	4413      	add	r3, r2
 80040a4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80040a8:	643b      	str	r3, [r7, #64]	; 0x40
 80040aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d112      	bne.n	80040d6 <HAL_PCD_EP_DB_Transmit+0x43a>
 80040b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040b2:	881b      	ldrh	r3, [r3, #0]
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040be:	801a      	strh	r2, [r3, #0]
 80040c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040c2:	881b      	ldrh	r3, [r3, #0]
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040d2:	801a      	strh	r2, [r3, #0]
 80040d4:	e044      	b.n	8004160 <HAL_PCD_EP_DB_Transmit+0x4c4>
 80040d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040d8:	2b3e      	cmp	r3, #62	; 0x3e
 80040da:	d811      	bhi.n	8004100 <HAL_PCD_EP_DB_Transmit+0x464>
 80040dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040de:	085b      	lsrs	r3, r3, #1
 80040e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e4:	f003 0301 	and.w	r3, r3, #1
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d002      	beq.n	80040f2 <HAL_PCD_EP_DB_Transmit+0x456>
 80040ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040ee:	3301      	adds	r3, #1
 80040f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	029b      	lsls	r3, r3, #10
 80040f8:	b29a      	uxth	r2, r3
 80040fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040fc:	801a      	strh	r2, [r3, #0]
 80040fe:	e02f      	b.n	8004160 <HAL_PCD_EP_DB_Transmit+0x4c4>
 8004100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004102:	095b      	lsrs	r3, r3, #5
 8004104:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004108:	f003 031f 	and.w	r3, r3, #31
 800410c:	2b00      	cmp	r3, #0
 800410e:	d102      	bne.n	8004116 <HAL_PCD_EP_DB_Transmit+0x47a>
 8004110:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004112:	3b01      	subs	r3, #1
 8004114:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004116:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004118:	b29b      	uxth	r3, r3
 800411a:	029b      	lsls	r3, r3, #10
 800411c:	b29b      	uxth	r3, r3
 800411e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004122:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004126:	b29a      	uxth	r2, r3
 8004128:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800412a:	801a      	strh	r2, [r3, #0]
 800412c:	e018      	b.n	8004160 <HAL_PCD_EP_DB_Transmit+0x4c4>
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	785b      	ldrb	r3, [r3, #1]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d114      	bne.n	8004160 <HAL_PCD_EP_DB_Transmit+0x4c4>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800413e:	b29b      	uxth	r3, r3
 8004140:	461a      	mov	r2, r3
 8004142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004144:	4413      	add	r3, r2
 8004146:	637b      	str	r3, [r7, #52]	; 0x34
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	00da      	lsls	r2, r3, #3
 800414e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004150:	4413      	add	r3, r2
 8004152:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004156:	633b      	str	r3, [r7, #48]	; 0x30
 8004158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800415a:	b29a      	uxth	r2, r3
 800415c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800415e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6818      	ldr	r0, [r3, #0]
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	6959      	ldr	r1, [r3, #20]
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	895a      	ldrh	r2, [r3, #10]
 800416c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800416e:	b29b      	uxth	r3, r3
 8004170:	f003 fb1d 	bl	80077ae <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	461a      	mov	r2, r3
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4413      	add	r3, r2
 8004182:	881b      	ldrh	r3, [r3, #0]
 8004184:	b29b      	uxth	r3, r3
 8004186:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800418a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800418e:	823b      	strh	r3, [r7, #16]
 8004190:	8a3b      	ldrh	r3, [r7, #16]
 8004192:	f083 0310 	eor.w	r3, r3, #16
 8004196:	823b      	strh	r3, [r7, #16]
 8004198:	8a3b      	ldrh	r3, [r7, #16]
 800419a:	f083 0320 	eor.w	r3, r3, #32
 800419e:	823b      	strh	r3, [r7, #16]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	461a      	mov	r2, r3
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	441a      	add	r2, r3
 80041ae:	8a3b      	ldrh	r3, [r7, #16]
 80041b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80041b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80041b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3748      	adds	r7, #72	; 0x48
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80041ce:	b480      	push	{r7}
 80041d0:	b087      	sub	sp, #28
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	60f8      	str	r0, [r7, #12]
 80041d6:	607b      	str	r3, [r7, #4]
 80041d8:	460b      	mov	r3, r1
 80041da:	817b      	strh	r3, [r7, #10]
 80041dc:	4613      	mov	r3, r2
 80041de:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80041e0:	897b      	ldrh	r3, [r7, #10]
 80041e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00b      	beq.n	8004204 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041ec:	897b      	ldrh	r3, [r7, #10]
 80041ee:	f003 0307 	and.w	r3, r3, #7
 80041f2:	1c5a      	adds	r2, r3, #1
 80041f4:	4613      	mov	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4413      	add	r3, r2
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	68fa      	ldr	r2, [r7, #12]
 80041fe:	4413      	add	r3, r2
 8004200:	617b      	str	r3, [r7, #20]
 8004202:	e009      	b.n	8004218 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004204:	897a      	ldrh	r2, [r7, #10]
 8004206:	4613      	mov	r3, r2
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	4413      	add	r3, r2
 800420c:	00db      	lsls	r3, r3, #3
 800420e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	4413      	add	r3, r2
 8004216:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004218:	893b      	ldrh	r3, [r7, #8]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d107      	bne.n	800422e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	2200      	movs	r2, #0
 8004222:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	b29a      	uxth	r2, r3
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	80da      	strh	r2, [r3, #6]
 800422c:	e00b      	b.n	8004246 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	2201      	movs	r2, #1
 8004232:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	b29a      	uxth	r2, r3
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	0c1b      	lsrs	r3, r3, #16
 8004240:	b29a      	uxth	r2, r3
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004246:	2300      	movs	r3, #0
}
 8004248:	4618      	mov	r0, r3
 800424a:	371c      	adds	r7, #28
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800425a:	af00      	add	r7, sp, #0
 800425c:	1d3b      	adds	r3, r7, #4
 800425e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004260:	1d3b      	adds	r3, r7, #4
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d102      	bne.n	800426e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	f000 bef4 	b.w	8005056 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800426e:	1d3b      	adds	r3, r7, #4
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	2b00      	cmp	r3, #0
 800427a:	f000 816a 	beq.w	8004552 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800427e:	4bb3      	ldr	r3, [pc, #716]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	f003 030c 	and.w	r3, r3, #12
 8004286:	2b04      	cmp	r3, #4
 8004288:	d00c      	beq.n	80042a4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800428a:	4bb0      	ldr	r3, [pc, #704]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f003 030c 	and.w	r3, r3, #12
 8004292:	2b08      	cmp	r3, #8
 8004294:	d159      	bne.n	800434a <HAL_RCC_OscConfig+0xf6>
 8004296:	4bad      	ldr	r3, [pc, #692]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800429e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042a2:	d152      	bne.n	800434a <HAL_RCC_OscConfig+0xf6>
 80042a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042a8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ac:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80042b0:	fa93 f3a3 	rbit	r3, r3
 80042b4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80042b8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042bc:	fab3 f383 	clz	r3, r3
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	095b      	lsrs	r3, r3, #5
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	f043 0301 	orr.w	r3, r3, #1
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d102      	bne.n	80042d6 <HAL_RCC_OscConfig+0x82>
 80042d0:	4b9e      	ldr	r3, [pc, #632]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	e015      	b.n	8004302 <HAL_RCC_OscConfig+0xae>
 80042d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042da:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042de:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80042e2:	fa93 f3a3 	rbit	r3, r3
 80042e6:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80042ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042ee:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80042f2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80042f6:	fa93 f3a3 	rbit	r3, r3
 80042fa:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80042fe:	4b93      	ldr	r3, [pc, #588]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 8004300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004302:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004306:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800430a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800430e:	fa92 f2a2 	rbit	r2, r2
 8004312:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004316:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800431a:	fab2 f282 	clz	r2, r2
 800431e:	b2d2      	uxtb	r2, r2
 8004320:	f042 0220 	orr.w	r2, r2, #32
 8004324:	b2d2      	uxtb	r2, r2
 8004326:	f002 021f 	and.w	r2, r2, #31
 800432a:	2101      	movs	r1, #1
 800432c:	fa01 f202 	lsl.w	r2, r1, r2
 8004330:	4013      	ands	r3, r2
 8004332:	2b00      	cmp	r3, #0
 8004334:	f000 810c 	beq.w	8004550 <HAL_RCC_OscConfig+0x2fc>
 8004338:	1d3b      	adds	r3, r7, #4
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	f040 8106 	bne.w	8004550 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	f000 be86 	b.w	8005056 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800434a:	1d3b      	adds	r3, r7, #4
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004354:	d106      	bne.n	8004364 <HAL_RCC_OscConfig+0x110>
 8004356:	4b7d      	ldr	r3, [pc, #500]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a7c      	ldr	r2, [pc, #496]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 800435c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004360:	6013      	str	r3, [r2, #0]
 8004362:	e030      	b.n	80043c6 <HAL_RCC_OscConfig+0x172>
 8004364:	1d3b      	adds	r3, r7, #4
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d10c      	bne.n	8004388 <HAL_RCC_OscConfig+0x134>
 800436e:	4b77      	ldr	r3, [pc, #476]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a76      	ldr	r2, [pc, #472]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 8004374:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004378:	6013      	str	r3, [r2, #0]
 800437a:	4b74      	ldr	r3, [pc, #464]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a73      	ldr	r2, [pc, #460]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 8004380:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004384:	6013      	str	r3, [r2, #0]
 8004386:	e01e      	b.n	80043c6 <HAL_RCC_OscConfig+0x172>
 8004388:	1d3b      	adds	r3, r7, #4
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004392:	d10c      	bne.n	80043ae <HAL_RCC_OscConfig+0x15a>
 8004394:	4b6d      	ldr	r3, [pc, #436]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a6c      	ldr	r2, [pc, #432]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 800439a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800439e:	6013      	str	r3, [r2, #0]
 80043a0:	4b6a      	ldr	r3, [pc, #424]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a69      	ldr	r2, [pc, #420]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 80043a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043aa:	6013      	str	r3, [r2, #0]
 80043ac:	e00b      	b.n	80043c6 <HAL_RCC_OscConfig+0x172>
 80043ae:	4b67      	ldr	r3, [pc, #412]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a66      	ldr	r2, [pc, #408]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 80043b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043b8:	6013      	str	r3, [r2, #0]
 80043ba:	4b64      	ldr	r3, [pc, #400]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a63      	ldr	r2, [pc, #396]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 80043c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043c4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80043c6:	4b61      	ldr	r3, [pc, #388]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 80043c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ca:	f023 020f 	bic.w	r2, r3, #15
 80043ce:	1d3b      	adds	r3, r7, #4
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	495d      	ldr	r1, [pc, #372]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043da:	1d3b      	adds	r3, r7, #4
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d059      	beq.n	8004498 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e4:	f7fd fa0e 	bl	8001804 <HAL_GetTick>
 80043e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ec:	e00a      	b.n	8004404 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043ee:	f7fd fa09 	bl	8001804 <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b64      	cmp	r3, #100	; 0x64
 80043fc:	d902      	bls.n	8004404 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	f000 be29 	b.w	8005056 <HAL_RCC_OscConfig+0xe02>
 8004404:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004408:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800440c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004410:	fa93 f3a3 	rbit	r3, r3
 8004414:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004418:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800441c:	fab3 f383 	clz	r3, r3
 8004420:	b2db      	uxtb	r3, r3
 8004422:	095b      	lsrs	r3, r3, #5
 8004424:	b2db      	uxtb	r3, r3
 8004426:	f043 0301 	orr.w	r3, r3, #1
 800442a:	b2db      	uxtb	r3, r3
 800442c:	2b01      	cmp	r3, #1
 800442e:	d102      	bne.n	8004436 <HAL_RCC_OscConfig+0x1e2>
 8004430:	4b46      	ldr	r3, [pc, #280]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	e015      	b.n	8004462 <HAL_RCC_OscConfig+0x20e>
 8004436:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800443a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800443e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004442:	fa93 f3a3 	rbit	r3, r3
 8004446:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800444a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800444e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004452:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004456:	fa93 f3a3 	rbit	r3, r3
 800445a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800445e:	4b3b      	ldr	r3, [pc, #236]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 8004460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004462:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004466:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800446a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800446e:	fa92 f2a2 	rbit	r2, r2
 8004472:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004476:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800447a:	fab2 f282 	clz	r2, r2
 800447e:	b2d2      	uxtb	r2, r2
 8004480:	f042 0220 	orr.w	r2, r2, #32
 8004484:	b2d2      	uxtb	r2, r2
 8004486:	f002 021f 	and.w	r2, r2, #31
 800448a:	2101      	movs	r1, #1
 800448c:	fa01 f202 	lsl.w	r2, r1, r2
 8004490:	4013      	ands	r3, r2
 8004492:	2b00      	cmp	r3, #0
 8004494:	d0ab      	beq.n	80043ee <HAL_RCC_OscConfig+0x19a>
 8004496:	e05c      	b.n	8004552 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004498:	f7fd f9b4 	bl	8001804 <HAL_GetTick>
 800449c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044a0:	e00a      	b.n	80044b8 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044a2:	f7fd f9af 	bl	8001804 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	2b64      	cmp	r3, #100	; 0x64
 80044b0:	d902      	bls.n	80044b8 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	f000 bdcf 	b.w	8005056 <HAL_RCC_OscConfig+0xe02>
 80044b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044bc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80044c4:	fa93 f3a3 	rbit	r3, r3
 80044c8:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80044cc:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044d0:	fab3 f383 	clz	r3, r3
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	095b      	lsrs	r3, r3, #5
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	f043 0301 	orr.w	r3, r3, #1
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d102      	bne.n	80044ea <HAL_RCC_OscConfig+0x296>
 80044e4:	4b19      	ldr	r3, [pc, #100]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	e015      	b.n	8004516 <HAL_RCC_OscConfig+0x2c2>
 80044ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044ee:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80044f6:	fa93 f3a3 	rbit	r3, r3
 80044fa:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80044fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004502:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004506:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800450a:	fa93 f3a3 	rbit	r3, r3
 800450e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004512:	4b0e      	ldr	r3, [pc, #56]	; (800454c <HAL_RCC_OscConfig+0x2f8>)
 8004514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004516:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800451a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800451e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004522:	fa92 f2a2 	rbit	r2, r2
 8004526:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800452a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800452e:	fab2 f282 	clz	r2, r2
 8004532:	b2d2      	uxtb	r2, r2
 8004534:	f042 0220 	orr.w	r2, r2, #32
 8004538:	b2d2      	uxtb	r2, r2
 800453a:	f002 021f 	and.w	r2, r2, #31
 800453e:	2101      	movs	r1, #1
 8004540:	fa01 f202 	lsl.w	r2, r1, r2
 8004544:	4013      	ands	r3, r2
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1ab      	bne.n	80044a2 <HAL_RCC_OscConfig+0x24e>
 800454a:	e002      	b.n	8004552 <HAL_RCC_OscConfig+0x2fe>
 800454c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004550:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004552:	1d3b      	adds	r3, r7, #4
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b00      	cmp	r3, #0
 800455e:	f000 816f 	beq.w	8004840 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004562:	4bd0      	ldr	r3, [pc, #832]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f003 030c 	and.w	r3, r3, #12
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00b      	beq.n	8004586 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800456e:	4bcd      	ldr	r3, [pc, #820]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f003 030c 	and.w	r3, r3, #12
 8004576:	2b08      	cmp	r3, #8
 8004578:	d16c      	bne.n	8004654 <HAL_RCC_OscConfig+0x400>
 800457a:	4bca      	ldr	r3, [pc, #808]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d166      	bne.n	8004654 <HAL_RCC_OscConfig+0x400>
 8004586:	2302      	movs	r3, #2
 8004588:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800458c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004590:	fa93 f3a3 	rbit	r3, r3
 8004594:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004598:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800459c:	fab3 f383 	clz	r3, r3
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	095b      	lsrs	r3, r3, #5
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	f043 0301 	orr.w	r3, r3, #1
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d102      	bne.n	80045b6 <HAL_RCC_OscConfig+0x362>
 80045b0:	4bbc      	ldr	r3, [pc, #752]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	e013      	b.n	80045de <HAL_RCC_OscConfig+0x38a>
 80045b6:	2302      	movs	r3, #2
 80045b8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045bc:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80045c0:	fa93 f3a3 	rbit	r3, r3
 80045c4:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80045c8:	2302      	movs	r3, #2
 80045ca:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80045ce:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80045d2:	fa93 f3a3 	rbit	r3, r3
 80045d6:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80045da:	4bb2      	ldr	r3, [pc, #712]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 80045dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045de:	2202      	movs	r2, #2
 80045e0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80045e4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80045e8:	fa92 f2a2 	rbit	r2, r2
 80045ec:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80045f0:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80045f4:	fab2 f282 	clz	r2, r2
 80045f8:	b2d2      	uxtb	r2, r2
 80045fa:	f042 0220 	orr.w	r2, r2, #32
 80045fe:	b2d2      	uxtb	r2, r2
 8004600:	f002 021f 	and.w	r2, r2, #31
 8004604:	2101      	movs	r1, #1
 8004606:	fa01 f202 	lsl.w	r2, r1, r2
 800460a:	4013      	ands	r3, r2
 800460c:	2b00      	cmp	r3, #0
 800460e:	d007      	beq.n	8004620 <HAL_RCC_OscConfig+0x3cc>
 8004610:	1d3b      	adds	r3, r7, #4
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	2b01      	cmp	r3, #1
 8004618:	d002      	beq.n	8004620 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	f000 bd1b 	b.w	8005056 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004620:	4ba0      	ldr	r3, [pc, #640]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004628:	1d3b      	adds	r3, r7, #4
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	21f8      	movs	r1, #248	; 0xf8
 8004630:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004634:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004638:	fa91 f1a1 	rbit	r1, r1
 800463c:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004640:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004644:	fab1 f181 	clz	r1, r1
 8004648:	b2c9      	uxtb	r1, r1
 800464a:	408b      	lsls	r3, r1
 800464c:	4995      	ldr	r1, [pc, #596]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 800464e:	4313      	orrs	r3, r2
 8004650:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004652:	e0f5      	b.n	8004840 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004654:	1d3b      	adds	r3, r7, #4
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	2b00      	cmp	r3, #0
 800465c:	f000 8085 	beq.w	800476a <HAL_RCC_OscConfig+0x516>
 8004660:	2301      	movs	r3, #1
 8004662:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004666:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800466a:	fa93 f3a3 	rbit	r3, r3
 800466e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004672:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004676:	fab3 f383 	clz	r3, r3
 800467a:	b2db      	uxtb	r3, r3
 800467c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004680:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	461a      	mov	r2, r3
 8004688:	2301      	movs	r3, #1
 800468a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800468c:	f7fd f8ba 	bl	8001804 <HAL_GetTick>
 8004690:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004694:	e00a      	b.n	80046ac <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004696:	f7fd f8b5 	bl	8001804 <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d902      	bls.n	80046ac <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	f000 bcd5 	b.w	8005056 <HAL_RCC_OscConfig+0xe02>
 80046ac:	2302      	movs	r3, #2
 80046ae:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046b2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80046b6:	fa93 f3a3 	rbit	r3, r3
 80046ba:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80046be:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046c2:	fab3 f383 	clz	r3, r3
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	095b      	lsrs	r3, r3, #5
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	f043 0301 	orr.w	r3, r3, #1
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d102      	bne.n	80046dc <HAL_RCC_OscConfig+0x488>
 80046d6:	4b73      	ldr	r3, [pc, #460]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	e013      	b.n	8004704 <HAL_RCC_OscConfig+0x4b0>
 80046dc:	2302      	movs	r3, #2
 80046de:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80046e6:	fa93 f3a3 	rbit	r3, r3
 80046ea:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80046ee:	2302      	movs	r3, #2
 80046f0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80046f4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80046f8:	fa93 f3a3 	rbit	r3, r3
 80046fc:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004700:	4b68      	ldr	r3, [pc, #416]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 8004702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004704:	2202      	movs	r2, #2
 8004706:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800470a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800470e:	fa92 f2a2 	rbit	r2, r2
 8004712:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004716:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800471a:	fab2 f282 	clz	r2, r2
 800471e:	b2d2      	uxtb	r2, r2
 8004720:	f042 0220 	orr.w	r2, r2, #32
 8004724:	b2d2      	uxtb	r2, r2
 8004726:	f002 021f 	and.w	r2, r2, #31
 800472a:	2101      	movs	r1, #1
 800472c:	fa01 f202 	lsl.w	r2, r1, r2
 8004730:	4013      	ands	r3, r2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0af      	beq.n	8004696 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004736:	4b5b      	ldr	r3, [pc, #364]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800473e:	1d3b      	adds	r3, r7, #4
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	21f8      	movs	r1, #248	; 0xf8
 8004746:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800474a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800474e:	fa91 f1a1 	rbit	r1, r1
 8004752:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004756:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800475a:	fab1 f181 	clz	r1, r1
 800475e:	b2c9      	uxtb	r1, r1
 8004760:	408b      	lsls	r3, r1
 8004762:	4950      	ldr	r1, [pc, #320]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 8004764:	4313      	orrs	r3, r2
 8004766:	600b      	str	r3, [r1, #0]
 8004768:	e06a      	b.n	8004840 <HAL_RCC_OscConfig+0x5ec>
 800476a:	2301      	movs	r3, #1
 800476c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004770:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004774:	fa93 f3a3 	rbit	r3, r3
 8004778:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800477c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004780:	fab3 f383 	clz	r3, r3
 8004784:	b2db      	uxtb	r3, r3
 8004786:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800478a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	461a      	mov	r2, r3
 8004792:	2300      	movs	r3, #0
 8004794:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004796:	f7fd f835 	bl	8001804 <HAL_GetTick>
 800479a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800479e:	e00a      	b.n	80047b6 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047a0:	f7fd f830 	bl	8001804 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	2b02      	cmp	r3, #2
 80047ae:	d902      	bls.n	80047b6 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	f000 bc50 	b.w	8005056 <HAL_RCC_OscConfig+0xe02>
 80047b6:	2302      	movs	r3, #2
 80047b8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047bc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80047c0:	fa93 f3a3 	rbit	r3, r3
 80047c4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80047c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047cc:	fab3 f383 	clz	r3, r3
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	095b      	lsrs	r3, r3, #5
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	f043 0301 	orr.w	r3, r3, #1
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d102      	bne.n	80047e6 <HAL_RCC_OscConfig+0x592>
 80047e0:	4b30      	ldr	r3, [pc, #192]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	e013      	b.n	800480e <HAL_RCC_OscConfig+0x5ba>
 80047e6:	2302      	movs	r3, #2
 80047e8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80047f0:	fa93 f3a3 	rbit	r3, r3
 80047f4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80047f8:	2302      	movs	r3, #2
 80047fa:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80047fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004802:	fa93 f3a3 	rbit	r3, r3
 8004806:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800480a:	4b26      	ldr	r3, [pc, #152]	; (80048a4 <HAL_RCC_OscConfig+0x650>)
 800480c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480e:	2202      	movs	r2, #2
 8004810:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004814:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004818:	fa92 f2a2 	rbit	r2, r2
 800481c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004820:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004824:	fab2 f282 	clz	r2, r2
 8004828:	b2d2      	uxtb	r2, r2
 800482a:	f042 0220 	orr.w	r2, r2, #32
 800482e:	b2d2      	uxtb	r2, r2
 8004830:	f002 021f 	and.w	r2, r2, #31
 8004834:	2101      	movs	r1, #1
 8004836:	fa01 f202 	lsl.w	r2, r1, r2
 800483a:	4013      	ands	r3, r2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d1af      	bne.n	80047a0 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004840:	1d3b      	adds	r3, r7, #4
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0308 	and.w	r3, r3, #8
 800484a:	2b00      	cmp	r3, #0
 800484c:	f000 80da 	beq.w	8004a04 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004850:	1d3b      	adds	r3, r7, #4
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d069      	beq.n	800492e <HAL_RCC_OscConfig+0x6da>
 800485a:	2301      	movs	r3, #1
 800485c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004860:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004864:	fa93 f3a3 	rbit	r3, r3
 8004868:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800486c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004870:	fab3 f383 	clz	r3, r3
 8004874:	b2db      	uxtb	r3, r3
 8004876:	461a      	mov	r2, r3
 8004878:	4b0b      	ldr	r3, [pc, #44]	; (80048a8 <HAL_RCC_OscConfig+0x654>)
 800487a:	4413      	add	r3, r2
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	461a      	mov	r2, r3
 8004880:	2301      	movs	r3, #1
 8004882:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004884:	f7fc ffbe 	bl	8001804 <HAL_GetTick>
 8004888:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800488c:	e00e      	b.n	80048ac <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800488e:	f7fc ffb9 	bl	8001804 <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	2b02      	cmp	r3, #2
 800489c:	d906      	bls.n	80048ac <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e3d9      	b.n	8005056 <HAL_RCC_OscConfig+0xe02>
 80048a2:	bf00      	nop
 80048a4:	40021000 	.word	0x40021000
 80048a8:	10908120 	.word	0x10908120
 80048ac:	2302      	movs	r3, #2
 80048ae:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048b2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80048b6:	fa93 f3a3 	rbit	r3, r3
 80048ba:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80048be:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80048c2:	2202      	movs	r2, #2
 80048c4:	601a      	str	r2, [r3, #0]
 80048c6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	fa93 f2a3 	rbit	r2, r3
 80048d0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80048d4:	601a      	str	r2, [r3, #0]
 80048d6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80048da:	2202      	movs	r2, #2
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	fa93 f2a3 	rbit	r2, r3
 80048e8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80048ec:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ee:	4ba5      	ldr	r3, [pc, #660]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 80048f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048f2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80048f6:	2102      	movs	r1, #2
 80048f8:	6019      	str	r1, [r3, #0]
 80048fa:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	fa93 f1a3 	rbit	r1, r3
 8004904:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004908:	6019      	str	r1, [r3, #0]
  return result;
 800490a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	fab3 f383 	clz	r3, r3
 8004914:	b2db      	uxtb	r3, r3
 8004916:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800491a:	b2db      	uxtb	r3, r3
 800491c:	f003 031f 	and.w	r3, r3, #31
 8004920:	2101      	movs	r1, #1
 8004922:	fa01 f303 	lsl.w	r3, r1, r3
 8004926:	4013      	ands	r3, r2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d0b0      	beq.n	800488e <HAL_RCC_OscConfig+0x63a>
 800492c:	e06a      	b.n	8004a04 <HAL_RCC_OscConfig+0x7b0>
 800492e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004932:	2201      	movs	r2, #1
 8004934:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004936:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	fa93 f2a3 	rbit	r2, r3
 8004940:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004944:	601a      	str	r2, [r3, #0]
  return result;
 8004946:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800494a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800494c:	fab3 f383 	clz	r3, r3
 8004950:	b2db      	uxtb	r3, r3
 8004952:	461a      	mov	r2, r3
 8004954:	4b8c      	ldr	r3, [pc, #560]	; (8004b88 <HAL_RCC_OscConfig+0x934>)
 8004956:	4413      	add	r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	461a      	mov	r2, r3
 800495c:	2300      	movs	r3, #0
 800495e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004960:	f7fc ff50 	bl	8001804 <HAL_GetTick>
 8004964:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004968:	e009      	b.n	800497e <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800496a:	f7fc ff4b 	bl	8001804 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e36b      	b.n	8005056 <HAL_RCC_OscConfig+0xe02>
 800497e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004982:	2202      	movs	r2, #2
 8004984:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004986:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	fa93 f2a3 	rbit	r2, r3
 8004990:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004994:	601a      	str	r2, [r3, #0]
 8004996:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800499a:	2202      	movs	r2, #2
 800499c:	601a      	str	r2, [r3, #0]
 800499e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	fa93 f2a3 	rbit	r2, r3
 80049a8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80049b2:	2202      	movs	r2, #2
 80049b4:	601a      	str	r2, [r3, #0]
 80049b6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	fa93 f2a3 	rbit	r2, r3
 80049c0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80049c4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049c6:	4b6f      	ldr	r3, [pc, #444]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 80049c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049ca:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80049ce:	2102      	movs	r1, #2
 80049d0:	6019      	str	r1, [r3, #0]
 80049d2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	fa93 f1a3 	rbit	r1, r3
 80049dc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80049e0:	6019      	str	r1, [r3, #0]
  return result;
 80049e2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	fab3 f383 	clz	r3, r3
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	f003 031f 	and.w	r3, r3, #31
 80049f8:	2101      	movs	r1, #1
 80049fa:	fa01 f303 	lsl.w	r3, r1, r3
 80049fe:	4013      	ands	r3, r2
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d1b2      	bne.n	800496a <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a04:	1d3b      	adds	r3, r7, #4
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0304 	and.w	r3, r3, #4
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	f000 8158 	beq.w	8004cc4 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a14:	2300      	movs	r3, #0
 8004a16:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a1a:	4b5a      	ldr	r3, [pc, #360]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004a1c:	69db      	ldr	r3, [r3, #28]
 8004a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d112      	bne.n	8004a4c <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a26:	4b57      	ldr	r3, [pc, #348]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004a28:	69db      	ldr	r3, [r3, #28]
 8004a2a:	4a56      	ldr	r2, [pc, #344]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a30:	61d3      	str	r3, [r2, #28]
 8004a32:	4b54      	ldr	r3, [pc, #336]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004a34:	69db      	ldr	r3, [r3, #28]
 8004a36:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004a3a:	f107 0308 	add.w	r3, r7, #8
 8004a3e:	601a      	str	r2, [r3, #0]
 8004a40:	f107 0308 	add.w	r3, r7, #8
 8004a44:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004a46:	2301      	movs	r3, #1
 8004a48:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a4c:	4b4f      	ldr	r3, [pc, #316]	; (8004b8c <HAL_RCC_OscConfig+0x938>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d11a      	bne.n	8004a8e <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a58:	4b4c      	ldr	r3, [pc, #304]	; (8004b8c <HAL_RCC_OscConfig+0x938>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a4b      	ldr	r2, [pc, #300]	; (8004b8c <HAL_RCC_OscConfig+0x938>)
 8004a5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a62:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a64:	f7fc fece 	bl	8001804 <HAL_GetTick>
 8004a68:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a6c:	e009      	b.n	8004a82 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a6e:	f7fc fec9 	bl	8001804 <HAL_GetTick>
 8004a72:	4602      	mov	r2, r0
 8004a74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	2b64      	cmp	r3, #100	; 0x64
 8004a7c:	d901      	bls.n	8004a82 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e2e9      	b.n	8005056 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a82:	4b42      	ldr	r3, [pc, #264]	; (8004b8c <HAL_RCC_OscConfig+0x938>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d0ef      	beq.n	8004a6e <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a8e:	1d3b      	adds	r3, r7, #4
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d106      	bne.n	8004aa6 <HAL_RCC_OscConfig+0x852>
 8004a98:	4b3a      	ldr	r3, [pc, #232]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004a9a:	6a1b      	ldr	r3, [r3, #32]
 8004a9c:	4a39      	ldr	r2, [pc, #228]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004a9e:	f043 0301 	orr.w	r3, r3, #1
 8004aa2:	6213      	str	r3, [r2, #32]
 8004aa4:	e02f      	b.n	8004b06 <HAL_RCC_OscConfig+0x8b2>
 8004aa6:	1d3b      	adds	r3, r7, #4
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10c      	bne.n	8004aca <HAL_RCC_OscConfig+0x876>
 8004ab0:	4b34      	ldr	r3, [pc, #208]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004ab2:	6a1b      	ldr	r3, [r3, #32]
 8004ab4:	4a33      	ldr	r2, [pc, #204]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004ab6:	f023 0301 	bic.w	r3, r3, #1
 8004aba:	6213      	str	r3, [r2, #32]
 8004abc:	4b31      	ldr	r3, [pc, #196]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004abe:	6a1b      	ldr	r3, [r3, #32]
 8004ac0:	4a30      	ldr	r2, [pc, #192]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004ac2:	f023 0304 	bic.w	r3, r3, #4
 8004ac6:	6213      	str	r3, [r2, #32]
 8004ac8:	e01d      	b.n	8004b06 <HAL_RCC_OscConfig+0x8b2>
 8004aca:	1d3b      	adds	r3, r7, #4
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	2b05      	cmp	r3, #5
 8004ad2:	d10c      	bne.n	8004aee <HAL_RCC_OscConfig+0x89a>
 8004ad4:	4b2b      	ldr	r3, [pc, #172]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	4a2a      	ldr	r2, [pc, #168]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004ada:	f043 0304 	orr.w	r3, r3, #4
 8004ade:	6213      	str	r3, [r2, #32]
 8004ae0:	4b28      	ldr	r3, [pc, #160]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004ae2:	6a1b      	ldr	r3, [r3, #32]
 8004ae4:	4a27      	ldr	r2, [pc, #156]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004ae6:	f043 0301 	orr.w	r3, r3, #1
 8004aea:	6213      	str	r3, [r2, #32]
 8004aec:	e00b      	b.n	8004b06 <HAL_RCC_OscConfig+0x8b2>
 8004aee:	4b25      	ldr	r3, [pc, #148]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004af0:	6a1b      	ldr	r3, [r3, #32]
 8004af2:	4a24      	ldr	r2, [pc, #144]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004af4:	f023 0301 	bic.w	r3, r3, #1
 8004af8:	6213      	str	r3, [r2, #32]
 8004afa:	4b22      	ldr	r3, [pc, #136]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	4a21      	ldr	r2, [pc, #132]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004b00:	f023 0304 	bic.w	r3, r3, #4
 8004b04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b06:	1d3b      	adds	r3, r7, #4
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d06b      	beq.n	8004be8 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b10:	f7fc fe78 	bl	8001804 <HAL_GetTick>
 8004b14:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b18:	e00b      	b.n	8004b32 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b1a:	f7fc fe73 	bl	8001804 <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e291      	b.n	8005056 <HAL_RCC_OscConfig+0xe02>
 8004b32:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004b36:	2202      	movs	r2, #2
 8004b38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b3a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	fa93 f2a3 	rbit	r2, r3
 8004b44:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004b48:	601a      	str	r2, [r3, #0]
 8004b4a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004b4e:	2202      	movs	r2, #2
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	fa93 f2a3 	rbit	r2, r3
 8004b5c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004b60:	601a      	str	r2, [r3, #0]
  return result;
 8004b62:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004b66:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b68:	fab3 f383 	clz	r3, r3
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	095b      	lsrs	r3, r3, #5
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	f043 0302 	orr.w	r3, r3, #2
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d109      	bne.n	8004b90 <HAL_RCC_OscConfig+0x93c>
 8004b7c:	4b01      	ldr	r3, [pc, #4]	; (8004b84 <HAL_RCC_OscConfig+0x930>)
 8004b7e:	6a1b      	ldr	r3, [r3, #32]
 8004b80:	e014      	b.n	8004bac <HAL_RCC_OscConfig+0x958>
 8004b82:	bf00      	nop
 8004b84:	40021000 	.word	0x40021000
 8004b88:	10908120 	.word	0x10908120
 8004b8c:	40007000 	.word	0x40007000
 8004b90:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004b94:	2202      	movs	r2, #2
 8004b96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b98:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	fa93 f2a3 	rbit	r2, r3
 8004ba2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004ba6:	601a      	str	r2, [r3, #0]
 8004ba8:	4bbb      	ldr	r3, [pc, #748]	; (8004e98 <HAL_RCC_OscConfig+0xc44>)
 8004baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bac:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004bb0:	2102      	movs	r1, #2
 8004bb2:	6011      	str	r1, [r2, #0]
 8004bb4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004bb8:	6812      	ldr	r2, [r2, #0]
 8004bba:	fa92 f1a2 	rbit	r1, r2
 8004bbe:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004bc2:	6011      	str	r1, [r2, #0]
  return result;
 8004bc4:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004bc8:	6812      	ldr	r2, [r2, #0]
 8004bca:	fab2 f282 	clz	r2, r2
 8004bce:	b2d2      	uxtb	r2, r2
 8004bd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bd4:	b2d2      	uxtb	r2, r2
 8004bd6:	f002 021f 	and.w	r2, r2, #31
 8004bda:	2101      	movs	r1, #1
 8004bdc:	fa01 f202 	lsl.w	r2, r1, r2
 8004be0:	4013      	ands	r3, r2
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d099      	beq.n	8004b1a <HAL_RCC_OscConfig+0x8c6>
 8004be6:	e063      	b.n	8004cb0 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004be8:	f7fc fe0c 	bl	8001804 <HAL_GetTick>
 8004bec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bf0:	e00b      	b.n	8004c0a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bf2:	f7fc fe07 	bl	8001804 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d901      	bls.n	8004c0a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e225      	b.n	8005056 <HAL_RCC_OscConfig+0xe02>
 8004c0a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004c0e:	2202      	movs	r2, #2
 8004c10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c12:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	fa93 f2a3 	rbit	r2, r3
 8004c1c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004c20:	601a      	str	r2, [r3, #0]
 8004c22:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004c26:	2202      	movs	r2, #2
 8004c28:	601a      	str	r2, [r3, #0]
 8004c2a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	fa93 f2a3 	rbit	r2, r3
 8004c34:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004c38:	601a      	str	r2, [r3, #0]
  return result;
 8004c3a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004c3e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c40:	fab3 f383 	clz	r3, r3
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	095b      	lsrs	r3, r3, #5
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	f043 0302 	orr.w	r3, r3, #2
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d102      	bne.n	8004c5a <HAL_RCC_OscConfig+0xa06>
 8004c54:	4b90      	ldr	r3, [pc, #576]	; (8004e98 <HAL_RCC_OscConfig+0xc44>)
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	e00d      	b.n	8004c76 <HAL_RCC_OscConfig+0xa22>
 8004c5a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004c5e:	2202      	movs	r2, #2
 8004c60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c62:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	fa93 f2a3 	rbit	r2, r3
 8004c6c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004c70:	601a      	str	r2, [r3, #0]
 8004c72:	4b89      	ldr	r3, [pc, #548]	; (8004e98 <HAL_RCC_OscConfig+0xc44>)
 8004c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c76:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004c7a:	2102      	movs	r1, #2
 8004c7c:	6011      	str	r1, [r2, #0]
 8004c7e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004c82:	6812      	ldr	r2, [r2, #0]
 8004c84:	fa92 f1a2 	rbit	r1, r2
 8004c88:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004c8c:	6011      	str	r1, [r2, #0]
  return result;
 8004c8e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004c92:	6812      	ldr	r2, [r2, #0]
 8004c94:	fab2 f282 	clz	r2, r2
 8004c98:	b2d2      	uxtb	r2, r2
 8004c9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c9e:	b2d2      	uxtb	r2, r2
 8004ca0:	f002 021f 	and.w	r2, r2, #31
 8004ca4:	2101      	movs	r1, #1
 8004ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8004caa:	4013      	ands	r3, r2
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1a0      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004cb0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d105      	bne.n	8004cc4 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cb8:	4b77      	ldr	r3, [pc, #476]	; (8004e98 <HAL_RCC_OscConfig+0xc44>)
 8004cba:	69db      	ldr	r3, [r3, #28]
 8004cbc:	4a76      	ldr	r2, [pc, #472]	; (8004e98 <HAL_RCC_OscConfig+0xc44>)
 8004cbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cc2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cc4:	1d3b      	adds	r3, r7, #4
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	69db      	ldr	r3, [r3, #28]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f000 81c2 	beq.w	8005054 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cd0:	4b71      	ldr	r3, [pc, #452]	; (8004e98 <HAL_RCC_OscConfig+0xc44>)
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f003 030c 	and.w	r3, r3, #12
 8004cd8:	2b08      	cmp	r3, #8
 8004cda:	f000 819c 	beq.w	8005016 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cde:	1d3b      	adds	r3, r7, #4
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	69db      	ldr	r3, [r3, #28]
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	f040 8114 	bne.w	8004f12 <HAL_RCC_OscConfig+0xcbe>
 8004cea:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004cee:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004cf2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cf4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	fa93 f2a3 	rbit	r2, r3
 8004cfe:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004d02:	601a      	str	r2, [r3, #0]
  return result;
 8004d04:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004d08:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d0a:	fab3 f383 	clz	r3, r3
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004d14:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d20:	f7fc fd70 	bl	8001804 <HAL_GetTick>
 8004d24:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d28:	e009      	b.n	8004d3e <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d2a:	f7fc fd6b 	bl	8001804 <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d901      	bls.n	8004d3e <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e18b      	b.n	8005056 <HAL_RCC_OscConfig+0xe02>
 8004d3e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004d42:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d48:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	fa93 f2a3 	rbit	r2, r3
 8004d52:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004d56:	601a      	str	r2, [r3, #0]
  return result;
 8004d58:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004d5c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d5e:	fab3 f383 	clz	r3, r3
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	095b      	lsrs	r3, r3, #5
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	f043 0301 	orr.w	r3, r3, #1
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d102      	bne.n	8004d78 <HAL_RCC_OscConfig+0xb24>
 8004d72:	4b49      	ldr	r3, [pc, #292]	; (8004e98 <HAL_RCC_OscConfig+0xc44>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	e01b      	b.n	8004db0 <HAL_RCC_OscConfig+0xb5c>
 8004d78:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004d7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d82:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	fa93 f2a3 	rbit	r2, r3
 8004d8c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004d90:	601a      	str	r2, [r3, #0]
 8004d92:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004d96:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	fa93 f2a3 	rbit	r2, r3
 8004da6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004daa:	601a      	str	r2, [r3, #0]
 8004dac:	4b3a      	ldr	r3, [pc, #232]	; (8004e98 <HAL_RCC_OscConfig+0xc44>)
 8004dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004db4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004db8:	6011      	str	r1, [r2, #0]
 8004dba:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004dbe:	6812      	ldr	r2, [r2, #0]
 8004dc0:	fa92 f1a2 	rbit	r1, r2
 8004dc4:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004dc8:	6011      	str	r1, [r2, #0]
  return result;
 8004dca:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004dce:	6812      	ldr	r2, [r2, #0]
 8004dd0:	fab2 f282 	clz	r2, r2
 8004dd4:	b2d2      	uxtb	r2, r2
 8004dd6:	f042 0220 	orr.w	r2, r2, #32
 8004dda:	b2d2      	uxtb	r2, r2
 8004ddc:	f002 021f 	and.w	r2, r2, #31
 8004de0:	2101      	movs	r1, #1
 8004de2:	fa01 f202 	lsl.w	r2, r1, r2
 8004de6:	4013      	ands	r3, r2
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d19e      	bne.n	8004d2a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dec:	4b2a      	ldr	r3, [pc, #168]	; (8004e98 <HAL_RCC_OscConfig+0xc44>)
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004df4:	1d3b      	adds	r3, r7, #4
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004dfa:	1d3b      	adds	r3, r7, #4
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	6a1b      	ldr	r3, [r3, #32]
 8004e00:	430b      	orrs	r3, r1
 8004e02:	4925      	ldr	r1, [pc, #148]	; (8004e98 <HAL_RCC_OscConfig+0xc44>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	604b      	str	r3, [r1, #4]
 8004e08:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004e0c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004e10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e12:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	fa93 f2a3 	rbit	r2, r3
 8004e1c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004e20:	601a      	str	r2, [r3, #0]
  return result;
 8004e22:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004e26:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e28:	fab3 f383 	clz	r3, r3
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004e32:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	461a      	mov	r2, r3
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e3e:	f7fc fce1 	bl	8001804 <HAL_GetTick>
 8004e42:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e46:	e009      	b.n	8004e5c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e48:	f7fc fcdc 	bl	8001804 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d901      	bls.n	8004e5c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e0fc      	b.n	8005056 <HAL_RCC_OscConfig+0xe02>
 8004e5c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004e60:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004e64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e66:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	fa93 f2a3 	rbit	r2, r3
 8004e70:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004e74:	601a      	str	r2, [r3, #0]
  return result;
 8004e76:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004e7a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e7c:	fab3 f383 	clz	r3, r3
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	095b      	lsrs	r3, r3, #5
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	f043 0301 	orr.w	r3, r3, #1
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d105      	bne.n	8004e9c <HAL_RCC_OscConfig+0xc48>
 8004e90:	4b01      	ldr	r3, [pc, #4]	; (8004e98 <HAL_RCC_OscConfig+0xc44>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	e01e      	b.n	8004ed4 <HAL_RCC_OscConfig+0xc80>
 8004e96:	bf00      	nop
 8004e98:	40021000 	.word	0x40021000
 8004e9c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004ea0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ea4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	fa93 f2a3 	rbit	r2, r3
 8004eb0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004eba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	fa93 f2a3 	rbit	r2, r3
 8004eca:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004ece:	601a      	str	r2, [r3, #0]
 8004ed0:	4b63      	ldr	r3, [pc, #396]	; (8005060 <HAL_RCC_OscConfig+0xe0c>)
 8004ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004ed8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004edc:	6011      	str	r1, [r2, #0]
 8004ede:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004ee2:	6812      	ldr	r2, [r2, #0]
 8004ee4:	fa92 f1a2 	rbit	r1, r2
 8004ee8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004eec:	6011      	str	r1, [r2, #0]
  return result;
 8004eee:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004ef2:	6812      	ldr	r2, [r2, #0]
 8004ef4:	fab2 f282 	clz	r2, r2
 8004ef8:	b2d2      	uxtb	r2, r2
 8004efa:	f042 0220 	orr.w	r2, r2, #32
 8004efe:	b2d2      	uxtb	r2, r2
 8004f00:	f002 021f 	and.w	r2, r2, #31
 8004f04:	2101      	movs	r1, #1
 8004f06:	fa01 f202 	lsl.w	r2, r1, r2
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d09b      	beq.n	8004e48 <HAL_RCC_OscConfig+0xbf4>
 8004f10:	e0a0      	b.n	8005054 <HAL_RCC_OscConfig+0xe00>
 8004f12:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004f16:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004f1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f1c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	fa93 f2a3 	rbit	r2, r3
 8004f26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004f2a:	601a      	str	r2, [r3, #0]
  return result;
 8004f2c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004f30:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f32:	fab3 f383 	clz	r3, r3
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004f3c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	461a      	mov	r2, r3
 8004f44:	2300      	movs	r3, #0
 8004f46:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f48:	f7fc fc5c 	bl	8001804 <HAL_GetTick>
 8004f4c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f50:	e009      	b.n	8004f66 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f52:	f7fc fc57 	bl	8001804 <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d901      	bls.n	8004f66 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	e077      	b.n	8005056 <HAL_RCC_OscConfig+0xe02>
 8004f66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004f6a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	fa93 f2a3 	rbit	r2, r3
 8004f7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f7e:	601a      	str	r2, [r3, #0]
  return result;
 8004f80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f84:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f86:	fab3 f383 	clz	r3, r3
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	095b      	lsrs	r3, r3, #5
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	f043 0301 	orr.w	r3, r3, #1
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d102      	bne.n	8004fa0 <HAL_RCC_OscConfig+0xd4c>
 8004f9a:	4b31      	ldr	r3, [pc, #196]	; (8005060 <HAL_RCC_OscConfig+0xe0c>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	e01b      	b.n	8004fd8 <HAL_RCC_OscConfig+0xd84>
 8004fa0:	f107 0320 	add.w	r3, r7, #32
 8004fa4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004fa8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004faa:	f107 0320 	add.w	r3, r7, #32
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	fa93 f2a3 	rbit	r2, r3
 8004fb4:	f107 031c 	add.w	r3, r7, #28
 8004fb8:	601a      	str	r2, [r3, #0]
 8004fba:	f107 0318 	add.w	r3, r7, #24
 8004fbe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004fc2:	601a      	str	r2, [r3, #0]
 8004fc4:	f107 0318 	add.w	r3, r7, #24
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	fa93 f2a3 	rbit	r2, r3
 8004fce:	f107 0314 	add.w	r3, r7, #20
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	4b22      	ldr	r3, [pc, #136]	; (8005060 <HAL_RCC_OscConfig+0xe0c>)
 8004fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd8:	f107 0210 	add.w	r2, r7, #16
 8004fdc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004fe0:	6011      	str	r1, [r2, #0]
 8004fe2:	f107 0210 	add.w	r2, r7, #16
 8004fe6:	6812      	ldr	r2, [r2, #0]
 8004fe8:	fa92 f1a2 	rbit	r1, r2
 8004fec:	f107 020c 	add.w	r2, r7, #12
 8004ff0:	6011      	str	r1, [r2, #0]
  return result;
 8004ff2:	f107 020c 	add.w	r2, r7, #12
 8004ff6:	6812      	ldr	r2, [r2, #0]
 8004ff8:	fab2 f282 	clz	r2, r2
 8004ffc:	b2d2      	uxtb	r2, r2
 8004ffe:	f042 0220 	orr.w	r2, r2, #32
 8005002:	b2d2      	uxtb	r2, r2
 8005004:	f002 021f 	and.w	r2, r2, #31
 8005008:	2101      	movs	r1, #1
 800500a:	fa01 f202 	lsl.w	r2, r1, r2
 800500e:	4013      	ands	r3, r2
 8005010:	2b00      	cmp	r3, #0
 8005012:	d19e      	bne.n	8004f52 <HAL_RCC_OscConfig+0xcfe>
 8005014:	e01e      	b.n	8005054 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005016:	1d3b      	adds	r3, r7, #4
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	69db      	ldr	r3, [r3, #28]
 800501c:	2b01      	cmp	r3, #1
 800501e:	d101      	bne.n	8005024 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e018      	b.n	8005056 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005024:	4b0e      	ldr	r3, [pc, #56]	; (8005060 <HAL_RCC_OscConfig+0xe0c>)
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800502c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005030:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005034:	1d3b      	adds	r3, r7, #4
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6a1b      	ldr	r3, [r3, #32]
 800503a:	429a      	cmp	r2, r3
 800503c:	d108      	bne.n	8005050 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800503e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005042:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005046:	1d3b      	adds	r3, r7, #4
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800504c:	429a      	cmp	r2, r3
 800504e:	d001      	beq.n	8005054 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e000      	b.n	8005056 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8005054:	2300      	movs	r3, #0
}
 8005056:	4618      	mov	r0, r3
 8005058:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}
 8005060:	40021000 	.word	0x40021000

08005064 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b09e      	sub	sp, #120	; 0x78
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800506e:	2300      	movs	r3, #0
 8005070:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d101      	bne.n	800507c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	e162      	b.n	8005342 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800507c:	4b90      	ldr	r3, [pc, #576]	; (80052c0 <HAL_RCC_ClockConfig+0x25c>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 0307 	and.w	r3, r3, #7
 8005084:	683a      	ldr	r2, [r7, #0]
 8005086:	429a      	cmp	r2, r3
 8005088:	d910      	bls.n	80050ac <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800508a:	4b8d      	ldr	r3, [pc, #564]	; (80052c0 <HAL_RCC_ClockConfig+0x25c>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f023 0207 	bic.w	r2, r3, #7
 8005092:	498b      	ldr	r1, [pc, #556]	; (80052c0 <HAL_RCC_ClockConfig+0x25c>)
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	4313      	orrs	r3, r2
 8005098:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800509a:	4b89      	ldr	r3, [pc, #548]	; (80052c0 <HAL_RCC_ClockConfig+0x25c>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0307 	and.w	r3, r3, #7
 80050a2:	683a      	ldr	r2, [r7, #0]
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d001      	beq.n	80050ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e14a      	b.n	8005342 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d008      	beq.n	80050ca <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050b8:	4b82      	ldr	r3, [pc, #520]	; (80052c4 <HAL_RCC_ClockConfig+0x260>)
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	497f      	ldr	r1, [pc, #508]	; (80052c4 <HAL_RCC_ClockConfig+0x260>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0301 	and.w	r3, r3, #1
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f000 80dc 	beq.w	8005290 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d13c      	bne.n	800515a <HAL_RCC_ClockConfig+0xf6>
 80050e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80050e4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80050e8:	fa93 f3a3 	rbit	r3, r3
 80050ec:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80050ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050f0:	fab3 f383 	clz	r3, r3
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	095b      	lsrs	r3, r3, #5
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	f043 0301 	orr.w	r3, r3, #1
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2b01      	cmp	r3, #1
 8005102:	d102      	bne.n	800510a <HAL_RCC_ClockConfig+0xa6>
 8005104:	4b6f      	ldr	r3, [pc, #444]	; (80052c4 <HAL_RCC_ClockConfig+0x260>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	e00f      	b.n	800512a <HAL_RCC_ClockConfig+0xc6>
 800510a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800510e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005110:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005112:	fa93 f3a3 	rbit	r3, r3
 8005116:	667b      	str	r3, [r7, #100]	; 0x64
 8005118:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800511c:	663b      	str	r3, [r7, #96]	; 0x60
 800511e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005120:	fa93 f3a3 	rbit	r3, r3
 8005124:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005126:	4b67      	ldr	r3, [pc, #412]	; (80052c4 <HAL_RCC_ClockConfig+0x260>)
 8005128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800512e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005130:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005132:	fa92 f2a2 	rbit	r2, r2
 8005136:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005138:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800513a:	fab2 f282 	clz	r2, r2
 800513e:	b2d2      	uxtb	r2, r2
 8005140:	f042 0220 	orr.w	r2, r2, #32
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	f002 021f 	and.w	r2, r2, #31
 800514a:	2101      	movs	r1, #1
 800514c:	fa01 f202 	lsl.w	r2, r1, r2
 8005150:	4013      	ands	r3, r2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d17b      	bne.n	800524e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e0f3      	b.n	8005342 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	2b02      	cmp	r3, #2
 8005160:	d13c      	bne.n	80051dc <HAL_RCC_ClockConfig+0x178>
 8005162:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005166:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005168:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800516a:	fa93 f3a3 	rbit	r3, r3
 800516e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005170:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005172:	fab3 f383 	clz	r3, r3
 8005176:	b2db      	uxtb	r3, r3
 8005178:	095b      	lsrs	r3, r3, #5
 800517a:	b2db      	uxtb	r3, r3
 800517c:	f043 0301 	orr.w	r3, r3, #1
 8005180:	b2db      	uxtb	r3, r3
 8005182:	2b01      	cmp	r3, #1
 8005184:	d102      	bne.n	800518c <HAL_RCC_ClockConfig+0x128>
 8005186:	4b4f      	ldr	r3, [pc, #316]	; (80052c4 <HAL_RCC_ClockConfig+0x260>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	e00f      	b.n	80051ac <HAL_RCC_ClockConfig+0x148>
 800518c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005190:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005192:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005194:	fa93 f3a3 	rbit	r3, r3
 8005198:	647b      	str	r3, [r7, #68]	; 0x44
 800519a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800519e:	643b      	str	r3, [r7, #64]	; 0x40
 80051a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051a2:	fa93 f3a3 	rbit	r3, r3
 80051a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051a8:	4b46      	ldr	r3, [pc, #280]	; (80052c4 <HAL_RCC_ClockConfig+0x260>)
 80051aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051b0:	63ba      	str	r2, [r7, #56]	; 0x38
 80051b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051b4:	fa92 f2a2 	rbit	r2, r2
 80051b8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80051ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80051bc:	fab2 f282 	clz	r2, r2
 80051c0:	b2d2      	uxtb	r2, r2
 80051c2:	f042 0220 	orr.w	r2, r2, #32
 80051c6:	b2d2      	uxtb	r2, r2
 80051c8:	f002 021f 	and.w	r2, r2, #31
 80051cc:	2101      	movs	r1, #1
 80051ce:	fa01 f202 	lsl.w	r2, r1, r2
 80051d2:	4013      	ands	r3, r2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d13a      	bne.n	800524e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e0b2      	b.n	8005342 <HAL_RCC_ClockConfig+0x2de>
 80051dc:	2302      	movs	r3, #2
 80051de:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051e2:	fa93 f3a3 	rbit	r3, r3
 80051e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80051e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051ea:	fab3 f383 	clz	r3, r3
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	095b      	lsrs	r3, r3, #5
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	f043 0301 	orr.w	r3, r3, #1
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d102      	bne.n	8005204 <HAL_RCC_ClockConfig+0x1a0>
 80051fe:	4b31      	ldr	r3, [pc, #196]	; (80052c4 <HAL_RCC_ClockConfig+0x260>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	e00d      	b.n	8005220 <HAL_RCC_ClockConfig+0x1bc>
 8005204:	2302      	movs	r3, #2
 8005206:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520a:	fa93 f3a3 	rbit	r3, r3
 800520e:	627b      	str	r3, [r7, #36]	; 0x24
 8005210:	2302      	movs	r3, #2
 8005212:	623b      	str	r3, [r7, #32]
 8005214:	6a3b      	ldr	r3, [r7, #32]
 8005216:	fa93 f3a3 	rbit	r3, r3
 800521a:	61fb      	str	r3, [r7, #28]
 800521c:	4b29      	ldr	r3, [pc, #164]	; (80052c4 <HAL_RCC_ClockConfig+0x260>)
 800521e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005220:	2202      	movs	r2, #2
 8005222:	61ba      	str	r2, [r7, #24]
 8005224:	69ba      	ldr	r2, [r7, #24]
 8005226:	fa92 f2a2 	rbit	r2, r2
 800522a:	617a      	str	r2, [r7, #20]
  return result;
 800522c:	697a      	ldr	r2, [r7, #20]
 800522e:	fab2 f282 	clz	r2, r2
 8005232:	b2d2      	uxtb	r2, r2
 8005234:	f042 0220 	orr.w	r2, r2, #32
 8005238:	b2d2      	uxtb	r2, r2
 800523a:	f002 021f 	and.w	r2, r2, #31
 800523e:	2101      	movs	r1, #1
 8005240:	fa01 f202 	lsl.w	r2, r1, r2
 8005244:	4013      	ands	r3, r2
 8005246:	2b00      	cmp	r3, #0
 8005248:	d101      	bne.n	800524e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e079      	b.n	8005342 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800524e:	4b1d      	ldr	r3, [pc, #116]	; (80052c4 <HAL_RCC_ClockConfig+0x260>)
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	f023 0203 	bic.w	r2, r3, #3
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	491a      	ldr	r1, [pc, #104]	; (80052c4 <HAL_RCC_ClockConfig+0x260>)
 800525c:	4313      	orrs	r3, r2
 800525e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005260:	f7fc fad0 	bl	8001804 <HAL_GetTick>
 8005264:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005266:	e00a      	b.n	800527e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005268:	f7fc facc 	bl	8001804 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	f241 3288 	movw	r2, #5000	; 0x1388
 8005276:	4293      	cmp	r3, r2
 8005278:	d901      	bls.n	800527e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e061      	b.n	8005342 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800527e:	4b11      	ldr	r3, [pc, #68]	; (80052c4 <HAL_RCC_ClockConfig+0x260>)
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	f003 020c 	and.w	r2, r3, #12
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	429a      	cmp	r2, r3
 800528e:	d1eb      	bne.n	8005268 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005290:	4b0b      	ldr	r3, [pc, #44]	; (80052c0 <HAL_RCC_ClockConfig+0x25c>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 0307 	and.w	r3, r3, #7
 8005298:	683a      	ldr	r2, [r7, #0]
 800529a:	429a      	cmp	r2, r3
 800529c:	d214      	bcs.n	80052c8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800529e:	4b08      	ldr	r3, [pc, #32]	; (80052c0 <HAL_RCC_ClockConfig+0x25c>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f023 0207 	bic.w	r2, r3, #7
 80052a6:	4906      	ldr	r1, [pc, #24]	; (80052c0 <HAL_RCC_ClockConfig+0x25c>)
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ae:	4b04      	ldr	r3, [pc, #16]	; (80052c0 <HAL_RCC_ClockConfig+0x25c>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0307 	and.w	r3, r3, #7
 80052b6:	683a      	ldr	r2, [r7, #0]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d005      	beq.n	80052c8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e040      	b.n	8005342 <HAL_RCC_ClockConfig+0x2de>
 80052c0:	40022000 	.word	0x40022000
 80052c4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0304 	and.w	r3, r3, #4
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d008      	beq.n	80052e6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052d4:	4b1d      	ldr	r3, [pc, #116]	; (800534c <HAL_RCC_ClockConfig+0x2e8>)
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	491a      	ldr	r1, [pc, #104]	; (800534c <HAL_RCC_ClockConfig+0x2e8>)
 80052e2:	4313      	orrs	r3, r2
 80052e4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0308 	and.w	r3, r3, #8
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d009      	beq.n	8005306 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052f2:	4b16      	ldr	r3, [pc, #88]	; (800534c <HAL_RCC_ClockConfig+0x2e8>)
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	00db      	lsls	r3, r3, #3
 8005300:	4912      	ldr	r1, [pc, #72]	; (800534c <HAL_RCC_ClockConfig+0x2e8>)
 8005302:	4313      	orrs	r3, r2
 8005304:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005306:	f000 f845 	bl	8005394 <HAL_RCC_GetSysClockFreq>
 800530a:	4601      	mov	r1, r0
 800530c:	4b0f      	ldr	r3, [pc, #60]	; (800534c <HAL_RCC_ClockConfig+0x2e8>)
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005314:	22f0      	movs	r2, #240	; 0xf0
 8005316:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005318:	693a      	ldr	r2, [r7, #16]
 800531a:	fa92 f2a2 	rbit	r2, r2
 800531e:	60fa      	str	r2, [r7, #12]
  return result;
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	fab2 f282 	clz	r2, r2
 8005326:	b2d2      	uxtb	r2, r2
 8005328:	40d3      	lsrs	r3, r2
 800532a:	4a09      	ldr	r2, [pc, #36]	; (8005350 <HAL_RCC_ClockConfig+0x2ec>)
 800532c:	5cd3      	ldrb	r3, [r2, r3]
 800532e:	fa21 f303 	lsr.w	r3, r1, r3
 8005332:	4a08      	ldr	r2, [pc, #32]	; (8005354 <HAL_RCC_ClockConfig+0x2f0>)
 8005334:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005336:	4b08      	ldr	r3, [pc, #32]	; (8005358 <HAL_RCC_ClockConfig+0x2f4>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4618      	mov	r0, r3
 800533c:	f7fc fa1e 	bl	800177c <HAL_InitTick>
  
  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3778      	adds	r7, #120	; 0x78
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	40021000 	.word	0x40021000
 8005350:	08009908 	.word	0x08009908
 8005354:	20000014 	.word	0x20000014
 8005358:	20000018 	.word	0x20000018

0800535c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to 
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005366:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	fa93 f3a3 	rbit	r3, r3
 800536e:	603b      	str	r3, [r7, #0]
  return result;
 8005370:	683b      	ldr	r3, [r7, #0]
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8005372:	fab3 f383 	clz	r3, r3
 8005376:	b2db      	uxtb	r3, r3
 8005378:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800537c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	461a      	mov	r2, r3
 8005384:	2301      	movs	r3, #1
 8005386:	6013      	str	r3, [r2, #0]
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005394:	b480      	push	{r7}
 8005396:	b08b      	sub	sp, #44	; 0x2c
 8005398:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800539a:	2300      	movs	r3, #0
 800539c:	61fb      	str	r3, [r7, #28]
 800539e:	2300      	movs	r3, #0
 80053a0:	61bb      	str	r3, [r7, #24]
 80053a2:	2300      	movs	r3, #0
 80053a4:	627b      	str	r3, [r7, #36]	; 0x24
 80053a6:	2300      	movs	r3, #0
 80053a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80053aa:	2300      	movs	r3, #0
 80053ac:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80053ae:	4b29      	ldr	r3, [pc, #164]	; (8005454 <HAL_RCC_GetSysClockFreq+0xc0>)
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	f003 030c 	and.w	r3, r3, #12
 80053ba:	2b04      	cmp	r3, #4
 80053bc:	d002      	beq.n	80053c4 <HAL_RCC_GetSysClockFreq+0x30>
 80053be:	2b08      	cmp	r3, #8
 80053c0:	d003      	beq.n	80053ca <HAL_RCC_GetSysClockFreq+0x36>
 80053c2:	e03c      	b.n	800543e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80053c4:	4b24      	ldr	r3, [pc, #144]	; (8005458 <HAL_RCC_GetSysClockFreq+0xc4>)
 80053c6:	623b      	str	r3, [r7, #32]
      break;
 80053c8:	e03c      	b.n	8005444 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80053d0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80053d4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053d6:	68ba      	ldr	r2, [r7, #8]
 80053d8:	fa92 f2a2 	rbit	r2, r2
 80053dc:	607a      	str	r2, [r7, #4]
  return result;
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	fab2 f282 	clz	r2, r2
 80053e4:	b2d2      	uxtb	r2, r2
 80053e6:	40d3      	lsrs	r3, r2
 80053e8:	4a1c      	ldr	r2, [pc, #112]	; (800545c <HAL_RCC_GetSysClockFreq+0xc8>)
 80053ea:	5cd3      	ldrb	r3, [r2, r3]
 80053ec:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80053ee:	4b19      	ldr	r3, [pc, #100]	; (8005454 <HAL_RCC_GetSysClockFreq+0xc0>)
 80053f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f2:	f003 030f 	and.w	r3, r3, #15
 80053f6:	220f      	movs	r2, #15
 80053f8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	fa92 f2a2 	rbit	r2, r2
 8005400:	60fa      	str	r2, [r7, #12]
  return result;
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	fab2 f282 	clz	r2, r2
 8005408:	b2d2      	uxtb	r2, r2
 800540a:	40d3      	lsrs	r3, r2
 800540c:	4a14      	ldr	r2, [pc, #80]	; (8005460 <HAL_RCC_GetSysClockFreq+0xcc>)
 800540e:	5cd3      	ldrb	r3, [r2, r3]
 8005410:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d008      	beq.n	800542e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800541c:	4a0e      	ldr	r2, [pc, #56]	; (8005458 <HAL_RCC_GetSysClockFreq+0xc4>)
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	fbb2 f2f3 	udiv	r2, r2, r3
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	fb02 f303 	mul.w	r3, r2, r3
 800542a:	627b      	str	r3, [r7, #36]	; 0x24
 800542c:	e004      	b.n	8005438 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	4a0c      	ldr	r2, [pc, #48]	; (8005464 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005432:	fb02 f303 	mul.w	r3, r2, r3
 8005436:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800543a:	623b      	str	r3, [r7, #32]
      break;
 800543c:	e002      	b.n	8005444 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800543e:	4b06      	ldr	r3, [pc, #24]	; (8005458 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005440:	623b      	str	r3, [r7, #32]
      break;
 8005442:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005444:	6a3b      	ldr	r3, [r7, #32]
}
 8005446:	4618      	mov	r0, r3
 8005448:	372c      	adds	r7, #44	; 0x2c
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	40021000 	.word	0x40021000
 8005458:	007a1200 	.word	0x007a1200
 800545c:	08009918 	.word	0x08009918
 8005460:	08009928 	.word	0x08009928
 8005464:	003d0900 	.word	0x003d0900

08005468 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800546c:	4b06      	ldr	r3, [pc, #24]	; (8005488 <HAL_RCC_NMI_IRQHandler+0x20>)
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005474:	2b80      	cmp	r3, #128	; 0x80
 8005476:	d104      	bne.n	8005482 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8005478:	f7fb f95a 	bl	8000730 <HAL_RCC_CSSCallback>
    
    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800547c:	4b03      	ldr	r3, [pc, #12]	; (800548c <HAL_RCC_NMI_IRQHandler+0x24>)
 800547e:	2280      	movs	r2, #128	; 0x80
 8005480:	701a      	strb	r2, [r3, #0]
  }
}
 8005482:	bf00      	nop
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	40021000 	.word	0x40021000
 800548c:	4002100a 	.word	0x4002100a

08005490 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b092      	sub	sp, #72	; 0x48
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005498:	2300      	movs	r3, #0
 800549a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800549c:	2300      	movs	r3, #0
 800549e:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f000 80d7 	beq.w	800565c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80054ae:	2300      	movs	r3, #0
 80054b0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054b4:	4b4e      	ldr	r3, [pc, #312]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054b6:	69db      	ldr	r3, [r3, #28]
 80054b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d10e      	bne.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054c0:	4b4b      	ldr	r3, [pc, #300]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054c2:	69db      	ldr	r3, [r3, #28]
 80054c4:	4a4a      	ldr	r2, [pc, #296]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054ca:	61d3      	str	r3, [r2, #28]
 80054cc:	4b48      	ldr	r3, [pc, #288]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054ce:	69db      	ldr	r3, [r3, #28]
 80054d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054d4:	60bb      	str	r3, [r7, #8]
 80054d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054d8:	2301      	movs	r3, #1
 80054da:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054de:	4b45      	ldr	r3, [pc, #276]	; (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d118      	bne.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054ea:	4b42      	ldr	r3, [pc, #264]	; (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a41      	ldr	r2, [pc, #260]	; (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80054f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054f4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054f6:	f7fc f985 	bl	8001804 <HAL_GetTick>
 80054fa:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054fc:	e008      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054fe:	f7fc f981 	bl	8001804 <HAL_GetTick>
 8005502:	4602      	mov	r2, r0
 8005504:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005506:	1ad3      	subs	r3, r2, r3
 8005508:	2b64      	cmp	r3, #100	; 0x64
 800550a:	d901      	bls.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e14b      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005510:	4b38      	ldr	r3, [pc, #224]	; (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005518:	2b00      	cmp	r3, #0
 800551a:	d0f0      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800551c:	4b34      	ldr	r3, [pc, #208]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800551e:	6a1b      	ldr	r3, [r3, #32]
 8005520:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005524:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005526:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005528:	2b00      	cmp	r3, #0
 800552a:	f000 8084 	beq.w	8005636 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005536:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005538:	429a      	cmp	r2, r3
 800553a:	d07c      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800553c:	4b2c      	ldr	r3, [pc, #176]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800553e:	6a1b      	ldr	r3, [r3, #32]
 8005540:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005544:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005546:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800554a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800554c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800554e:	fa93 f3a3 	rbit	r3, r3
 8005552:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005556:	fab3 f383 	clz	r3, r3
 800555a:	b2db      	uxtb	r3, r3
 800555c:	461a      	mov	r2, r3
 800555e:	4b26      	ldr	r3, [pc, #152]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005560:	4413      	add	r3, r2
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	461a      	mov	r2, r3
 8005566:	2301      	movs	r3, #1
 8005568:	6013      	str	r3, [r2, #0]
 800556a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800556e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005572:	fa93 f3a3 	rbit	r3, r3
 8005576:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800557a:	fab3 f383 	clz	r3, r3
 800557e:	b2db      	uxtb	r3, r3
 8005580:	461a      	mov	r2, r3
 8005582:	4b1d      	ldr	r3, [pc, #116]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005584:	4413      	add	r3, r2
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	461a      	mov	r2, r3
 800558a:	2300      	movs	r3, #0
 800558c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800558e:	4a18      	ldr	r2, [pc, #96]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005590:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005592:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005594:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b00      	cmp	r3, #0
 800559c:	d04b      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800559e:	f7fc f931 	bl	8001804 <HAL_GetTick>
 80055a2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055a4:	e00a      	b.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055a6:	f7fc f92d 	bl	8001804 <HAL_GetTick>
 80055aa:	4602      	mov	r2, r0
 80055ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055ae:	1ad3      	subs	r3, r2, r3
 80055b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d901      	bls.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e0f5      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80055bc:	2302      	movs	r3, #2
 80055be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055c2:	fa93 f3a3 	rbit	r3, r3
 80055c6:	627b      	str	r3, [r7, #36]	; 0x24
 80055c8:	2302      	movs	r3, #2
 80055ca:	623b      	str	r3, [r7, #32]
 80055cc:	6a3b      	ldr	r3, [r7, #32]
 80055ce:	fa93 f3a3 	rbit	r3, r3
 80055d2:	61fb      	str	r3, [r7, #28]
  return result;
 80055d4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055d6:	fab3 f383 	clz	r3, r3
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	095b      	lsrs	r3, r3, #5
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	f043 0302 	orr.w	r3, r3, #2
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d108      	bne.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80055ea:	4b01      	ldr	r3, [pc, #4]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	e00d      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80055f0:	40021000 	.word	0x40021000
 80055f4:	40007000 	.word	0x40007000
 80055f8:	10908100 	.word	0x10908100
 80055fc:	2302      	movs	r3, #2
 80055fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005600:	69bb      	ldr	r3, [r7, #24]
 8005602:	fa93 f3a3 	rbit	r3, r3
 8005606:	617b      	str	r3, [r7, #20]
 8005608:	4b69      	ldr	r3, [pc, #420]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800560a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560c:	2202      	movs	r2, #2
 800560e:	613a      	str	r2, [r7, #16]
 8005610:	693a      	ldr	r2, [r7, #16]
 8005612:	fa92 f2a2 	rbit	r2, r2
 8005616:	60fa      	str	r2, [r7, #12]
  return result;
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	fab2 f282 	clz	r2, r2
 800561e:	b2d2      	uxtb	r2, r2
 8005620:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005624:	b2d2      	uxtb	r2, r2
 8005626:	f002 021f 	and.w	r2, r2, #31
 800562a:	2101      	movs	r1, #1
 800562c:	fa01 f202 	lsl.w	r2, r1, r2
 8005630:	4013      	ands	r3, r2
 8005632:	2b00      	cmp	r3, #0
 8005634:	d0b7      	beq.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005636:	4b5e      	ldr	r3, [pc, #376]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	495b      	ldr	r1, [pc, #364]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005644:	4313      	orrs	r3, r2
 8005646:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005648:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800564c:	2b01      	cmp	r3, #1
 800564e:	d105      	bne.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005650:	4b57      	ldr	r3, [pc, #348]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005652:	69db      	ldr	r3, [r3, #28]
 8005654:	4a56      	ldr	r2, [pc, #344]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005656:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800565a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0301 	and.w	r3, r3, #1
 8005664:	2b00      	cmp	r3, #0
 8005666:	d008      	beq.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005668:	4b51      	ldr	r3, [pc, #324]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800566a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800566c:	f023 0203 	bic.w	r2, r3, #3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	494e      	ldr	r1, [pc, #312]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005676:	4313      	orrs	r3, r2
 8005678:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0320 	and.w	r3, r3, #32
 8005682:	2b00      	cmp	r3, #0
 8005684:	d008      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005686:	4b4a      	ldr	r3, [pc, #296]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800568a:	f023 0210 	bic.w	r2, r3, #16
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	4947      	ldr	r1, [pc, #284]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005694:	4313      	orrs	r3, r2
 8005696:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d008      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80056a4:	4b42      	ldr	r3, [pc, #264]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b0:	493f      	ldr	r1, [pc, #252]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d008      	beq.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056c2:	4b3b      	ldr	r3, [pc, #236]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c6:	f023 0220 	bic.w	r2, r3, #32
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	4938      	ldr	r1, [pc, #224]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d008      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80056e0:	4b33      	ldr	r3, [pc, #204]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	695b      	ldr	r3, [r3, #20]
 80056ec:	4930      	ldr	r1, [pc, #192]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d008      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80056fe:	4b2c      	ldr	r3, [pc, #176]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	69db      	ldr	r3, [r3, #28]
 800570a:	4929      	ldr	r1, [pc, #164]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800570c:	4313      	orrs	r3, r2
 800570e:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005718:	2b00      	cmp	r3, #0
 800571a:	d008      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 800571c:	4b24      	ldr	r3, [pc, #144]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800571e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005720:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	699b      	ldr	r3, [r3, #24]
 8005728:	4921      	ldr	r1, [pc, #132]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800572a:	4313      	orrs	r3, r2
 800572c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005736:	2b00      	cmp	r3, #0
 8005738:	d008      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800573a:	4b1d      	ldr	r3, [pc, #116]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800573c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a1b      	ldr	r3, [r3, #32]
 8005746:	491a      	ldr	r1, [pc, #104]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005748:	4313      	orrs	r3, r2
 800574a:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005754:	2b00      	cmp	r3, #0
 8005756:	d008      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005758:	4b15      	ldr	r3, [pc, #84]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800575a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800575c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005764:	4912      	ldr	r1, [pc, #72]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005766:	4313      	orrs	r3, r2
 8005768:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d008      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005776:	4b0e      	ldr	r3, [pc, #56]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800577a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005782:	490b      	ldr	r1, [pc, #44]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005784:	4313      	orrs	r3, r2
 8005786:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005790:	2b00      	cmp	r3, #0
 8005792:	d008      	beq.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005794:	4b06      	ldr	r3, [pc, #24]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005798:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a0:	4903      	ldr	r1, [pc, #12]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80057a2:	4313      	orrs	r3, r2
 80057a4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3748      	adds	r7, #72	; 0x48
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	40021000 	.word	0x40021000

080057b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b085      	sub	sp, #20
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80057c4:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80057c8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	b29a      	uxth	r2, r3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3714      	adds	r7, #20
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr

080057e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b085      	sub	sp, #20
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80057ea:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80057ee:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80057f6:	b29a      	uxth	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	43db      	mvns	r3, r3
 80057fe:	b29b      	uxth	r3, r3
 8005800:	4013      	ands	r3, r2
 8005802:	b29a      	uxth	r2, r3
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800580a:	2300      	movs	r3, #0
}
 800580c:	4618      	mov	r0, r3
 800580e:	3714      	adds	r7, #20
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005818:	b084      	sub	sp, #16
 800581a:	b480      	push	{r7}
 800581c:	b083      	sub	sp, #12
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
 8005822:	f107 0014 	add.w	r0, r7, #20
 8005826:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2201      	movs	r2, #1
 800582e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	b004      	add	sp, #16
 8005858:	4770      	bx	lr
	...

0800585c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800585c:	b480      	push	{r7}
 800585e:	b09b      	sub	sp, #108	; 0x6c
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005866:	2300      	movs	r3, #0
 8005868:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	4413      	add	r3, r2
 8005876:	881b      	ldrh	r3, [r3, #0]
 8005878:	b29b      	uxth	r3, r3
 800587a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800587e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005882:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	78db      	ldrb	r3, [r3, #3]
 800588a:	2b03      	cmp	r3, #3
 800588c:	d81f      	bhi.n	80058ce <USB_ActivateEndpoint+0x72>
 800588e:	a201      	add	r2, pc, #4	; (adr r2, 8005894 <USB_ActivateEndpoint+0x38>)
 8005890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005894:	080058a5 	.word	0x080058a5
 8005898:	080058c1 	.word	0x080058c1
 800589c:	080058d7 	.word	0x080058d7
 80058a0:	080058b3 	.word	0x080058b3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80058a4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80058a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80058ac:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80058b0:	e012      	b.n	80058d8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80058b2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80058b6:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80058ba:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80058be:	e00b      	b.n	80058d8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80058c0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80058c4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80058c8:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80058cc:	e004      	b.n	80058d8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 80058d4:	e000      	b.n	80058d8 <USB_ActivateEndpoint+0x7c>
      break;
 80058d6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	781b      	ldrb	r3, [r3, #0]
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	441a      	add	r2, r3
 80058e2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80058e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	781b      	ldrb	r3, [r3, #0]
 8005900:	009b      	lsls	r3, r3, #2
 8005902:	4413      	add	r3, r2
 8005904:	881b      	ldrh	r3, [r3, #0]
 8005906:	b29b      	uxth	r3, r3
 8005908:	b21b      	sxth	r3, r3
 800590a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800590e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005912:	b21a      	sxth	r2, r3
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	781b      	ldrb	r3, [r3, #0]
 8005918:	b21b      	sxth	r3, r3
 800591a:	4313      	orrs	r3, r2
 800591c:	b21b      	sxth	r3, r3
 800591e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	441a      	add	r2, r3
 800592c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8005930:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005934:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005938:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800593c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005940:	b29b      	uxth	r3, r3
 8005942:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	7b1b      	ldrb	r3, [r3, #12]
 8005948:	2b00      	cmp	r3, #0
 800594a:	f040 8149 	bne.w	8005be0 <USB_ActivateEndpoint+0x384>
  {
    if (ep->is_in != 0U)
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	785b      	ldrb	r3, [r3, #1]
 8005952:	2b00      	cmp	r3, #0
 8005954:	f000 8084 	beq.w	8005a60 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	617b      	str	r3, [r7, #20]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005962:	b29b      	uxth	r3, r3
 8005964:	461a      	mov	r2, r3
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	4413      	add	r3, r2
 800596a:	617b      	str	r3, [r7, #20]
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	781b      	ldrb	r3, [r3, #0]
 8005970:	00da      	lsls	r2, r3, #3
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	4413      	add	r3, r2
 8005976:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800597a:	613b      	str	r3, [r7, #16]
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	88db      	ldrh	r3, [r3, #6]
 8005980:	085b      	lsrs	r3, r3, #1
 8005982:	b29b      	uxth	r3, r3
 8005984:	005b      	lsls	r3, r3, #1
 8005986:	b29a      	uxth	r2, r3
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	4413      	add	r3, r2
 8005996:	881b      	ldrh	r3, [r3, #0]
 8005998:	81fb      	strh	r3, [r7, #14]
 800599a:	89fb      	ldrh	r3, [r7, #14]
 800599c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d01b      	beq.n	80059dc <USB_ActivateEndpoint+0x180>
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	4413      	add	r3, r2
 80059ae:	881b      	ldrh	r3, [r3, #0]
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ba:	81bb      	strh	r3, [r7, #12]
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	781b      	ldrb	r3, [r3, #0]
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	441a      	add	r2, r3
 80059c6:	89bb      	ldrh	r3, [r7, #12]
 80059c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059d4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80059d8:	b29b      	uxth	r3, r3
 80059da:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	78db      	ldrb	r3, [r3, #3]
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d020      	beq.n	8005a26 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	4413      	add	r3, r2
 80059ee:	881b      	ldrh	r3, [r3, #0]
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059fa:	813b      	strh	r3, [r7, #8]
 80059fc:	893b      	ldrh	r3, [r7, #8]
 80059fe:	f083 0320 	eor.w	r3, r3, #32
 8005a02:	813b      	strh	r3, [r7, #8]
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	781b      	ldrb	r3, [r3, #0]
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	441a      	add	r2, r3
 8005a0e:	893b      	ldrh	r3, [r7, #8]
 8005a10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	8013      	strh	r3, [r2, #0]
 8005a24:	e27f      	b.n	8005f26 <USB_ActivateEndpoint+0x6ca>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005a26:	687a      	ldr	r2, [r7, #4]
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	781b      	ldrb	r3, [r3, #0]
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	4413      	add	r3, r2
 8005a30:	881b      	ldrh	r3, [r3, #0]
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a3c:	817b      	strh	r3, [r7, #10]
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	441a      	add	r2, r3
 8005a48:	897b      	ldrh	r3, [r7, #10]
 8005a4a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a4e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	8013      	strh	r3, [r2, #0]
 8005a5e:	e262      	b.n	8005f26 <USB_ActivateEndpoint+0x6ca>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a70:	4413      	add	r3, r2
 8005a72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	00da      	lsls	r2, r3, #3
 8005a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a7c:	4413      	add	r3, r2
 8005a7e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005a82:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	88db      	ldrh	r3, [r3, #6]
 8005a88:	085b      	lsrs	r3, r3, #1
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	005b      	lsls	r3, r3, #1
 8005a8e:	b29a      	uxth	r2, r3
 8005a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a92:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	627b      	str	r3, [r7, #36]	; 0x24
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa4:	4413      	add	r3, r2
 8005aa6:	627b      	str	r3, [r7, #36]	; 0x24
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	00da      	lsls	r2, r3, #3
 8005aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab0:	4413      	add	r3, r2
 8005ab2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005ab6:	623b      	str	r3, [r7, #32]
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d112      	bne.n	8005ae6 <USB_ActivateEndpoint+0x28a>
 8005ac0:	6a3b      	ldr	r3, [r7, #32]
 8005ac2:	881b      	ldrh	r3, [r3, #0]
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005aca:	b29a      	uxth	r2, r3
 8005acc:	6a3b      	ldr	r3, [r7, #32]
 8005ace:	801a      	strh	r2, [r3, #0]
 8005ad0:	6a3b      	ldr	r3, [r7, #32]
 8005ad2:	881b      	ldrh	r3, [r3, #0]
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ada:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ade:	b29a      	uxth	r2, r3
 8005ae0:	6a3b      	ldr	r3, [r7, #32]
 8005ae2:	801a      	strh	r2, [r3, #0]
 8005ae4:	e02f      	b.n	8005b46 <USB_ActivateEndpoint+0x2ea>
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	2b3e      	cmp	r3, #62	; 0x3e
 8005aec:	d813      	bhi.n	8005b16 <USB_ActivateEndpoint+0x2ba>
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	085b      	lsrs	r3, r3, #1
 8005af4:	663b      	str	r3, [r7, #96]	; 0x60
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	f003 0301 	and.w	r3, r3, #1
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d002      	beq.n	8005b08 <USB_ActivateEndpoint+0x2ac>
 8005b02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b04:	3301      	adds	r3, #1
 8005b06:	663b      	str	r3, [r7, #96]	; 0x60
 8005b08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	029b      	lsls	r3, r3, #10
 8005b0e:	b29a      	uxth	r2, r3
 8005b10:	6a3b      	ldr	r3, [r7, #32]
 8005b12:	801a      	strh	r2, [r3, #0]
 8005b14:	e017      	b.n	8005b46 <USB_ActivateEndpoint+0x2ea>
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	095b      	lsrs	r3, r3, #5
 8005b1c:	663b      	str	r3, [r7, #96]	; 0x60
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	691b      	ldr	r3, [r3, #16]
 8005b22:	f003 031f 	and.w	r3, r3, #31
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d102      	bne.n	8005b30 <USB_ActivateEndpoint+0x2d4>
 8005b2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b2c:	3b01      	subs	r3, #1
 8005b2e:	663b      	str	r3, [r7, #96]	; 0x60
 8005b30:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	029b      	lsls	r3, r3, #10
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b40:	b29a      	uxth	r2, r3
 8005b42:	6a3b      	ldr	r3, [r7, #32]
 8005b44:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	781b      	ldrb	r3, [r3, #0]
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	4413      	add	r3, r2
 8005b50:	881b      	ldrh	r3, [r3, #0]
 8005b52:	83fb      	strh	r3, [r7, #30]
 8005b54:	8bfb      	ldrh	r3, [r7, #30]
 8005b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d01b      	beq.n	8005b96 <USB_ActivateEndpoint+0x33a>
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	781b      	ldrb	r3, [r3, #0]
 8005b64:	009b      	lsls	r3, r3, #2
 8005b66:	4413      	add	r3, r2
 8005b68:	881b      	ldrh	r3, [r3, #0]
 8005b6a:	b29b      	uxth	r3, r3
 8005b6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b74:	83bb      	strh	r3, [r7, #28]
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	441a      	add	r2, r3
 8005b80:	8bbb      	ldrh	r3, [r7, #28]
 8005b82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b8a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005b8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	4413      	add	r3, r2
 8005ba0:	881b      	ldrh	r3, [r3, #0]
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ba8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bac:	837b      	strh	r3, [r7, #26]
 8005bae:	8b7b      	ldrh	r3, [r7, #26]
 8005bb0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005bb4:	837b      	strh	r3, [r7, #26]
 8005bb6:	8b7b      	ldrh	r3, [r7, #26]
 8005bb8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005bbc:	837b      	strh	r3, [r7, #26]
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	781b      	ldrb	r3, [r3, #0]
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	441a      	add	r2, r3
 8005bc8:	8b7b      	ldrh	r3, [r7, #26]
 8005bca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005bce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005bd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	8013      	strh	r3, [r2, #0]
 8005bde:	e1a2      	b.n	8005f26 <USB_ActivateEndpoint+0x6ca>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	4413      	add	r3, r2
 8005bea:	881b      	ldrh	r3, [r3, #0]
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bf6:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	441a      	add	r2, r3
 8005c04:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8005c08:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c0c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c10:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005c14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	65bb      	str	r3, [r7, #88]	; 0x58
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	461a      	mov	r2, r3
 8005c2a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005c2c:	4413      	add	r3, r2
 8005c2e:	65bb      	str	r3, [r7, #88]	; 0x58
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	781b      	ldrb	r3, [r3, #0]
 8005c34:	00da      	lsls	r2, r3, #3
 8005c36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005c38:	4413      	add	r3, r2
 8005c3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c3e:	657b      	str	r3, [r7, #84]	; 0x54
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	891b      	ldrh	r3, [r3, #8]
 8005c44:	085b      	lsrs	r3, r3, #1
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	005b      	lsls	r3, r3, #1
 8005c4a:	b29a      	uxth	r2, r3
 8005c4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c4e:	801a      	strh	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	653b      	str	r3, [r7, #80]	; 0x50
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c60:	4413      	add	r3, r2
 8005c62:	653b      	str	r3, [r7, #80]	; 0x50
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	781b      	ldrb	r3, [r3, #0]
 8005c68:	00da      	lsls	r2, r3, #3
 8005c6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005c72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	895b      	ldrh	r3, [r3, #10]
 8005c78:	085b      	lsrs	r3, r3, #1
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	005b      	lsls	r3, r3, #1
 8005c7e:	b29a      	uxth	r2, r3
 8005c80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c82:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	785b      	ldrb	r3, [r3, #1]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	f040 8091 	bne.w	8005db0 <USB_ActivateEndpoint+0x554>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	781b      	ldrb	r3, [r3, #0]
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	4413      	add	r3, r2
 8005c98:	881b      	ldrh	r3, [r3, #0]
 8005c9a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8005c9c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005c9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d01b      	beq.n	8005cde <USB_ActivateEndpoint+0x482>
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	781b      	ldrb	r3, [r3, #0]
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	4413      	add	r3, r2
 8005cb0:	881b      	ldrh	r3, [r3, #0]
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cbc:	877b      	strh	r3, [r7, #58]	; 0x3a
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	441a      	add	r2, r3
 8005cc8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8005cca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cd2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005cd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	781b      	ldrb	r3, [r3, #0]
 8005ce4:	009b      	lsls	r3, r3, #2
 8005ce6:	4413      	add	r3, r2
 8005ce8:	881b      	ldrh	r3, [r3, #0]
 8005cea:	873b      	strh	r3, [r7, #56]	; 0x38
 8005cec:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d01b      	beq.n	8005d2e <USB_ActivateEndpoint+0x4d2>
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	781b      	ldrb	r3, [r3, #0]
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	4413      	add	r3, r2
 8005d00:	881b      	ldrh	r3, [r3, #0]
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d0c:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	781b      	ldrb	r3, [r3, #0]
 8005d14:	009b      	lsls	r3, r3, #2
 8005d16:	441a      	add	r2, r3
 8005d18:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005d1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d26:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	781b      	ldrb	r3, [r3, #0]
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	4413      	add	r3, r2
 8005d38:	881b      	ldrh	r3, [r3, #0]
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d44:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005d46:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005d48:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005d4c:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005d4e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005d50:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005d54:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	441a      	add	r2, r3
 8005d60:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005d62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	4413      	add	r3, r2
 8005d80:	881b      	ldrh	r3, [r3, #0]
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d8c:	867b      	strh	r3, [r7, #50]	; 0x32
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	781b      	ldrb	r3, [r3, #0]
 8005d94:	009b      	lsls	r3, r3, #2
 8005d96:	441a      	add	r2, r3
 8005d98:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8005d9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005da2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005da6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	8013      	strh	r3, [r2, #0]
 8005dae:	e0ba      	b.n	8005f26 <USB_ActivateEndpoint+0x6ca>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	4413      	add	r3, r2
 8005dba:	881b      	ldrh	r3, [r3, #0]
 8005dbc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005dc0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005dc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d01d      	beq.n	8005e08 <USB_ActivateEndpoint+0x5ac>
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	4413      	add	r3, r2
 8005dd6:	881b      	ldrh	r3, [r3, #0]
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005de2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	009b      	lsls	r3, r3, #2
 8005dee:	441a      	add	r2, r3
 8005df0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005df4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005df8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005dfc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	781b      	ldrb	r3, [r3, #0]
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	4413      	add	r3, r2
 8005e12:	881b      	ldrh	r3, [r3, #0]
 8005e14:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8005e18:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8005e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d01d      	beq.n	8005e60 <USB_ActivateEndpoint+0x604>
 8005e24:	687a      	ldr	r2, [r7, #4]
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	781b      	ldrb	r3, [r3, #0]
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4413      	add	r3, r2
 8005e2e:	881b      	ldrh	r3, [r3, #0]
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e3a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	009b      	lsls	r3, r3, #2
 8005e46:	441a      	add	r2, r3
 8005e48:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005e4c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e50:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e58:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	78db      	ldrb	r3, [r3, #3]
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d024      	beq.n	8005eb2 <USB_ActivateEndpoint+0x656>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	781b      	ldrb	r3, [r3, #0]
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	4413      	add	r3, r2
 8005e72:	881b      	ldrh	r3, [r3, #0]
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e7e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005e82:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005e86:	f083 0320 	eor.w	r3, r3, #32
 8005e8a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	441a      	add	r2, r3
 8005e98:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005e9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ea0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ea4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ea8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	8013      	strh	r3, [r2, #0]
 8005eb0:	e01d      	b.n	8005eee <USB_ActivateEndpoint+0x692>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005eb2:	687a      	ldr	r2, [r7, #4]
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	009b      	lsls	r3, r3, #2
 8005eba:	4413      	add	r3, r2
 8005ebc:	881b      	ldrh	r3, [r3, #0]
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ec4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ec8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	441a      	add	r2, r3
 8005ed6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005eda:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ede:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ee2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ee6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	781b      	ldrb	r3, [r3, #0]
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	4413      	add	r3, r2
 8005ef8:	881b      	ldrh	r3, [r3, #0]
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f04:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	441a      	add	r2, r3
 8005f10:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005f12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8005f26:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	376c      	adds	r7, #108	; 0x6c
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop

08005f38 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b08d      	sub	sp, #52	; 0x34
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
 8005f40:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	7b1b      	ldrb	r3, [r3, #12]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f040 808e 	bne.w	8006068 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	785b      	ldrb	r3, [r3, #1]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d044      	beq.n	8005fde <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	781b      	ldrb	r3, [r3, #0]
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	4413      	add	r3, r2
 8005f5e:	881b      	ldrh	r3, [r3, #0]
 8005f60:	81bb      	strh	r3, [r7, #12]
 8005f62:	89bb      	ldrh	r3, [r7, #12]
 8005f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d01b      	beq.n	8005fa4 <USB_DeactivateEndpoint+0x6c>
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	781b      	ldrb	r3, [r3, #0]
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	4413      	add	r3, r2
 8005f76:	881b      	ldrh	r3, [r3, #0]
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f82:	817b      	strh	r3, [r7, #10]
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	441a      	add	r2, r3
 8005f8e:	897b      	ldrh	r3, [r7, #10]
 8005f90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f9c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	781b      	ldrb	r3, [r3, #0]
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	4413      	add	r3, r2
 8005fae:	881b      	ldrh	r3, [r3, #0]
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fba:	813b      	strh	r3, [r7, #8]
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	781b      	ldrb	r3, [r3, #0]
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	441a      	add	r2, r3
 8005fc6:	893b      	ldrh	r3, [r7, #8]
 8005fc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005fcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005fd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	8013      	strh	r3, [r2, #0]
 8005fdc:	e192      	b.n	8006304 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	781b      	ldrb	r3, [r3, #0]
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	4413      	add	r3, r2
 8005fe8:	881b      	ldrh	r3, [r3, #0]
 8005fea:	827b      	strh	r3, [r7, #18]
 8005fec:	8a7b      	ldrh	r3, [r7, #18]
 8005fee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d01b      	beq.n	800602e <USB_DeactivateEndpoint+0xf6>
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	4413      	add	r3, r2
 8006000:	881b      	ldrh	r3, [r3, #0]
 8006002:	b29b      	uxth	r3, r3
 8006004:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006008:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800600c:	823b      	strh	r3, [r7, #16]
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	009b      	lsls	r3, r3, #2
 8006016:	441a      	add	r2, r3
 8006018:	8a3b      	ldrh	r3, [r7, #16]
 800601a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800601e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006022:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006026:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800602a:	b29b      	uxth	r3, r3
 800602c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	781b      	ldrb	r3, [r3, #0]
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	4413      	add	r3, r2
 8006038:	881b      	ldrh	r3, [r3, #0]
 800603a:	b29b      	uxth	r3, r3
 800603c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006044:	81fb      	strh	r3, [r7, #14]
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	781b      	ldrb	r3, [r3, #0]
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	441a      	add	r2, r3
 8006050:	89fb      	ldrh	r3, [r7, #14]
 8006052:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006056:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800605a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800605e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006062:	b29b      	uxth	r3, r3
 8006064:	8013      	strh	r3, [r2, #0]
 8006066:	e14d      	b.n	8006304 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	785b      	ldrb	r3, [r3, #1]
 800606c:	2b00      	cmp	r3, #0
 800606e:	f040 80a5 	bne.w	80061bc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	4413      	add	r3, r2
 800607c:	881b      	ldrh	r3, [r3, #0]
 800607e:	843b      	strh	r3, [r7, #32]
 8006080:	8c3b      	ldrh	r3, [r7, #32]
 8006082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006086:	2b00      	cmp	r3, #0
 8006088:	d01b      	beq.n	80060c2 <USB_DeactivateEndpoint+0x18a>
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	4413      	add	r3, r2
 8006094:	881b      	ldrh	r3, [r3, #0]
 8006096:	b29b      	uxth	r3, r3
 8006098:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800609c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060a0:	83fb      	strh	r3, [r7, #30]
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	441a      	add	r2, r3
 80060ac:	8bfb      	ldrh	r3, [r7, #30]
 80060ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060b6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80060ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060be:	b29b      	uxth	r3, r3
 80060c0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80060c2:	687a      	ldr	r2, [r7, #4]
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	4413      	add	r3, r2
 80060cc:	881b      	ldrh	r3, [r3, #0]
 80060ce:	83bb      	strh	r3, [r7, #28]
 80060d0:	8bbb      	ldrh	r3, [r7, #28]
 80060d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d01b      	beq.n	8006112 <USB_DeactivateEndpoint+0x1da>
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	781b      	ldrb	r3, [r3, #0]
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	4413      	add	r3, r2
 80060e4:	881b      	ldrh	r3, [r3, #0]
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060f0:	837b      	strh	r3, [r7, #26]
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	441a      	add	r2, r3
 80060fc:	8b7b      	ldrh	r3, [r7, #26]
 80060fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006102:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006106:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800610a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800610e:	b29b      	uxth	r3, r3
 8006110:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4413      	add	r3, r2
 800611c:	881b      	ldrh	r3, [r3, #0]
 800611e:	b29b      	uxth	r3, r3
 8006120:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006124:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006128:	833b      	strh	r3, [r7, #24]
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	441a      	add	r2, r3
 8006134:	8b3b      	ldrh	r3, [r7, #24]
 8006136:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800613a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800613e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006142:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006146:	b29b      	uxth	r3, r3
 8006148:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	781b      	ldrb	r3, [r3, #0]
 8006150:	009b      	lsls	r3, r3, #2
 8006152:	4413      	add	r3, r2
 8006154:	881b      	ldrh	r3, [r3, #0]
 8006156:	b29b      	uxth	r3, r3
 8006158:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800615c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006160:	82fb      	strh	r3, [r7, #22]
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	009b      	lsls	r3, r3, #2
 800616a:	441a      	add	r2, r3
 800616c:	8afb      	ldrh	r3, [r7, #22]
 800616e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006172:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006176:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800617a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800617e:	b29b      	uxth	r3, r3
 8006180:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	781b      	ldrb	r3, [r3, #0]
 8006188:	009b      	lsls	r3, r3, #2
 800618a:	4413      	add	r3, r2
 800618c:	881b      	ldrh	r3, [r3, #0]
 800618e:	b29b      	uxth	r3, r3
 8006190:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006194:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006198:	82bb      	strh	r3, [r7, #20]
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	781b      	ldrb	r3, [r3, #0]
 80061a0:	009b      	lsls	r3, r3, #2
 80061a2:	441a      	add	r2, r3
 80061a4:	8abb      	ldrh	r3, [r7, #20]
 80061a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	8013      	strh	r3, [r2, #0]
 80061ba:	e0a3      	b.n	8006304 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	781b      	ldrb	r3, [r3, #0]
 80061c2:	009b      	lsls	r3, r3, #2
 80061c4:	4413      	add	r3, r2
 80061c6:	881b      	ldrh	r3, [r3, #0]
 80061c8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80061ca:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80061cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d01b      	beq.n	800620c <USB_DeactivateEndpoint+0x2d4>
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	781b      	ldrb	r3, [r3, #0]
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	4413      	add	r3, r2
 80061de:	881b      	ldrh	r3, [r3, #0]
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ea:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80061ec:	687a      	ldr	r2, [r7, #4]
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	009b      	lsls	r3, r3, #2
 80061f4:	441a      	add	r2, r3
 80061f6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80061f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006200:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006208:	b29b      	uxth	r3, r3
 800620a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	4413      	add	r3, r2
 8006216:	881b      	ldrh	r3, [r3, #0]
 8006218:	857b      	strh	r3, [r7, #42]	; 0x2a
 800621a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800621c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006220:	2b00      	cmp	r3, #0
 8006222:	d01b      	beq.n	800625c <USB_DeactivateEndpoint+0x324>
 8006224:	687a      	ldr	r2, [r7, #4]
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	4413      	add	r3, r2
 800622e:	881b      	ldrh	r3, [r3, #0]
 8006230:	b29b      	uxth	r3, r3
 8006232:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006236:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800623a:	853b      	strh	r3, [r7, #40]	; 0x28
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	781b      	ldrb	r3, [r3, #0]
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	441a      	add	r2, r3
 8006246:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006248:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800624c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006250:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006254:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006258:	b29b      	uxth	r3, r3
 800625a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	4413      	add	r3, r2
 8006266:	881b      	ldrh	r3, [r3, #0]
 8006268:	b29b      	uxth	r3, r3
 800626a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800626e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006272:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	781b      	ldrb	r3, [r3, #0]
 800627a:	009b      	lsls	r3, r3, #2
 800627c:	441a      	add	r2, r3
 800627e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006280:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006284:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006288:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800628c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006290:	b29b      	uxth	r3, r3
 8006292:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006294:	687a      	ldr	r2, [r7, #4]
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	781b      	ldrb	r3, [r3, #0]
 800629a:	009b      	lsls	r3, r3, #2
 800629c:	4413      	add	r3, r2
 800629e:	881b      	ldrh	r3, [r3, #0]
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062aa:	84bb      	strh	r3, [r7, #36]	; 0x24
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	781b      	ldrb	r3, [r3, #0]
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	441a      	add	r2, r3
 80062b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80062b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	4413      	add	r3, r2
 80062d6:	881b      	ldrh	r3, [r3, #0]
 80062d8:	b29b      	uxth	r3, r3
 80062da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062e2:	847b      	strh	r3, [r7, #34]	; 0x22
 80062e4:	687a      	ldr	r2, [r7, #4]
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	009b      	lsls	r3, r3, #2
 80062ec:	441a      	add	r2, r3
 80062ee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80062f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006300:	b29b      	uxth	r3, r3
 8006302:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	3734      	adds	r7, #52	; 0x34
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr

08006312 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006312:	b580      	push	{r7, lr}
 8006314:	b0c4      	sub	sp, #272	; 0x110
 8006316:	af00      	add	r7, sp, #0
 8006318:	1d3b      	adds	r3, r7, #4
 800631a:	6018      	str	r0, [r3, #0]
 800631c:	463b      	mov	r3, r7
 800631e:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006320:	463b      	mov	r3, r7
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	785b      	ldrb	r3, [r3, #1]
 8006326:	2b01      	cmp	r3, #1
 8006328:	f040 8557 	bne.w	8006dda <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800632c:	463b      	mov	r3, r7
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	699a      	ldr	r2, [r3, #24]
 8006332:	463b      	mov	r3, r7
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	429a      	cmp	r2, r3
 800633a:	d905      	bls.n	8006348 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 800633c:	463b      	mov	r3, r7
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	691b      	ldr	r3, [r3, #16]
 8006342:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006346:	e004      	b.n	8006352 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8006348:	463b      	mov	r3, r7
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	699b      	ldr	r3, [r3, #24]
 800634e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006352:	463b      	mov	r3, r7
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	7b1b      	ldrb	r3, [r3, #12]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d12c      	bne.n	80063b6 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800635c:	463b      	mov	r3, r7
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	6959      	ldr	r1, [r3, #20]
 8006362:	463b      	mov	r3, r7
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	88da      	ldrh	r2, [r3, #6]
 8006368:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800636c:	b29b      	uxth	r3, r3
 800636e:	1d38      	adds	r0, r7, #4
 8006370:	6800      	ldr	r0, [r0, #0]
 8006372:	f001 fa1c 	bl	80077ae <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006376:	1d3b      	adds	r3, r7, #4
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	617b      	str	r3, [r7, #20]
 800637c:	1d3b      	adds	r3, r7, #4
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006384:	b29b      	uxth	r3, r3
 8006386:	461a      	mov	r2, r3
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	4413      	add	r3, r2
 800638c:	617b      	str	r3, [r7, #20]
 800638e:	463b      	mov	r3, r7
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	781b      	ldrb	r3, [r3, #0]
 8006394:	00da      	lsls	r2, r3, #3
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	4413      	add	r3, r2
 800639a:	f203 4202 	addw	r2, r3, #1026	; 0x402
 800639e:	f107 0310 	add.w	r3, r7, #16
 80063a2:	601a      	str	r2, [r3, #0]
 80063a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80063a8:	b29a      	uxth	r2, r3
 80063aa:	f107 0310 	add.w	r3, r7, #16
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	801a      	strh	r2, [r3, #0]
 80063b2:	f000 bcdd 	b.w	8006d70 <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80063b6:	463b      	mov	r3, r7
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	78db      	ldrb	r3, [r3, #3]
 80063bc:	2b02      	cmp	r3, #2
 80063be:	f040 8347 	bne.w	8006a50 <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80063c2:	463b      	mov	r3, r7
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	6a1a      	ldr	r2, [r3, #32]
 80063c8:	463b      	mov	r3, r7
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	429a      	cmp	r2, r3
 80063d0:	f240 82eb 	bls.w	80069aa <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 80063d4:	1d3b      	adds	r3, r7, #4
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	463b      	mov	r3, r7
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	781b      	ldrb	r3, [r3, #0]
 80063de:	009b      	lsls	r3, r3, #2
 80063e0:	4413      	add	r3, r2
 80063e2:	881b      	ldrh	r3, [r3, #0]
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80063ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063ee:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 80063f2:	1d3b      	adds	r3, r7, #4
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	463b      	mov	r3, r7
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	441a      	add	r2, r3
 8006400:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8006404:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006408:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800640c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8006410:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006414:	b29b      	uxth	r3, r3
 8006416:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006418:	463b      	mov	r3, r7
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	6a1a      	ldr	r2, [r3, #32]
 800641e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006422:	1ad2      	subs	r2, r2, r3
 8006424:	463b      	mov	r3, r7
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800642a:	1d3b      	adds	r3, r7, #4
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	463b      	mov	r3, r7
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	781b      	ldrb	r3, [r3, #0]
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	4413      	add	r3, r2
 8006438:	881b      	ldrh	r3, [r3, #0]
 800643a:	b29b      	uxth	r3, r3
 800643c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 8159 	beq.w	80066f8 <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006446:	1d3b      	adds	r3, r7, #4
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	637b      	str	r3, [r7, #52]	; 0x34
 800644c:	463b      	mov	r3, r7
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	785b      	ldrb	r3, [r3, #1]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d164      	bne.n	8006520 <USB_EPStartXfer+0x20e>
 8006456:	1d3b      	adds	r3, r7, #4
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800645c:	1d3b      	adds	r3, r7, #4
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006464:	b29b      	uxth	r3, r3
 8006466:	461a      	mov	r2, r3
 8006468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800646a:	4413      	add	r3, r2
 800646c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800646e:	463b      	mov	r3, r7
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	00da      	lsls	r2, r3, #3
 8006476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006478:	4413      	add	r3, r2
 800647a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800647e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006480:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006484:	2b00      	cmp	r3, #0
 8006486:	d112      	bne.n	80064ae <USB_EPStartXfer+0x19c>
 8006488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800648a:	881b      	ldrh	r3, [r3, #0]
 800648c:	b29b      	uxth	r3, r3
 800648e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006492:	b29a      	uxth	r2, r3
 8006494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006496:	801a      	strh	r2, [r3, #0]
 8006498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800649a:	881b      	ldrh	r3, [r3, #0]
 800649c:	b29b      	uxth	r3, r3
 800649e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80064a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064a6:	b29a      	uxth	r2, r3
 80064a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064aa:	801a      	strh	r2, [r3, #0]
 80064ac:	e054      	b.n	8006558 <USB_EPStartXfer+0x246>
 80064ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80064b2:	2b3e      	cmp	r3, #62	; 0x3e
 80064b4:	d817      	bhi.n	80064e6 <USB_EPStartXfer+0x1d4>
 80064b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80064ba:	085b      	lsrs	r3, r3, #1
 80064bc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80064c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80064c4:	f003 0301 	and.w	r3, r3, #1
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d004      	beq.n	80064d6 <USB_EPStartXfer+0x1c4>
 80064cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064d0:	3301      	adds	r3, #1
 80064d2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80064d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064da:	b29b      	uxth	r3, r3
 80064dc:	029b      	lsls	r3, r3, #10
 80064de:	b29a      	uxth	r2, r3
 80064e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e2:	801a      	strh	r2, [r3, #0]
 80064e4:	e038      	b.n	8006558 <USB_EPStartXfer+0x246>
 80064e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80064ea:	095b      	lsrs	r3, r3, #5
 80064ec:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80064f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80064f4:	f003 031f 	and.w	r3, r3, #31
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d104      	bne.n	8006506 <USB_EPStartXfer+0x1f4>
 80064fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006500:	3b01      	subs	r3, #1
 8006502:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006506:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800650a:	b29b      	uxth	r3, r3
 800650c:	029b      	lsls	r3, r3, #10
 800650e:	b29b      	uxth	r3, r3
 8006510:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006514:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006518:	b29a      	uxth	r2, r3
 800651a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800651c:	801a      	strh	r2, [r3, #0]
 800651e:	e01b      	b.n	8006558 <USB_EPStartXfer+0x246>
 8006520:	463b      	mov	r3, r7
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	785b      	ldrb	r3, [r3, #1]
 8006526:	2b01      	cmp	r3, #1
 8006528:	d116      	bne.n	8006558 <USB_EPStartXfer+0x246>
 800652a:	1d3b      	adds	r3, r7, #4
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006532:	b29b      	uxth	r3, r3
 8006534:	461a      	mov	r2, r3
 8006536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006538:	4413      	add	r3, r2
 800653a:	637b      	str	r3, [r7, #52]	; 0x34
 800653c:	463b      	mov	r3, r7
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	00da      	lsls	r2, r3, #3
 8006544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006546:	4413      	add	r3, r2
 8006548:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800654c:	633b      	str	r3, [r7, #48]	; 0x30
 800654e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006552:	b29a      	uxth	r2, r3
 8006554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006556:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006558:	463b      	mov	r3, r7
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	895b      	ldrh	r3, [r3, #10]
 800655e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006562:	463b      	mov	r3, r7
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	6959      	ldr	r1, [r3, #20]
 8006568:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800656c:	b29b      	uxth	r3, r3
 800656e:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8006572:	1d38      	adds	r0, r7, #4
 8006574:	6800      	ldr	r0, [r0, #0]
 8006576:	f001 f91a 	bl	80077ae <USB_WritePMA>
            ep->xfer_buff += len;
 800657a:	463b      	mov	r3, r7
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	695a      	ldr	r2, [r3, #20]
 8006580:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006584:	441a      	add	r2, r3
 8006586:	463b      	mov	r3, r7
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800658c:	463b      	mov	r3, r7
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	6a1a      	ldr	r2, [r3, #32]
 8006592:	463b      	mov	r3, r7
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	429a      	cmp	r2, r3
 800659a:	d909      	bls.n	80065b0 <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 800659c:	463b      	mov	r3, r7
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	6a1a      	ldr	r2, [r3, #32]
 80065a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80065a6:	1ad2      	subs	r2, r2, r3
 80065a8:	463b      	mov	r3, r7
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	621a      	str	r2, [r3, #32]
 80065ae:	e008      	b.n	80065c2 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 80065b0:	463b      	mov	r3, r7
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6a1b      	ldr	r3, [r3, #32]
 80065b6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 80065ba:	463b      	mov	r3, r7
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2200      	movs	r2, #0
 80065c0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80065c2:	463b      	mov	r3, r7
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	785b      	ldrb	r3, [r3, #1]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d164      	bne.n	8006696 <USB_EPStartXfer+0x384>
 80065cc:	1d3b      	adds	r3, r7, #4
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	61fb      	str	r3, [r7, #28]
 80065d2:	1d3b      	adds	r3, r7, #4
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065da:	b29b      	uxth	r3, r3
 80065dc:	461a      	mov	r2, r3
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	4413      	add	r3, r2
 80065e2:	61fb      	str	r3, [r7, #28]
 80065e4:	463b      	mov	r3, r7
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	781b      	ldrb	r3, [r3, #0]
 80065ea:	00da      	lsls	r2, r3, #3
 80065ec:	69fb      	ldr	r3, [r7, #28]
 80065ee:	4413      	add	r3, r2
 80065f0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80065f4:	61bb      	str	r3, [r7, #24]
 80065f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d112      	bne.n	8006624 <USB_EPStartXfer+0x312>
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	881b      	ldrh	r3, [r3, #0]
 8006602:	b29b      	uxth	r3, r3
 8006604:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006608:	b29a      	uxth	r2, r3
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	801a      	strh	r2, [r3, #0]
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	881b      	ldrh	r3, [r3, #0]
 8006612:	b29b      	uxth	r3, r3
 8006614:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006618:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800661c:	b29a      	uxth	r2, r3
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	801a      	strh	r2, [r3, #0]
 8006622:	e057      	b.n	80066d4 <USB_EPStartXfer+0x3c2>
 8006624:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006628:	2b3e      	cmp	r3, #62	; 0x3e
 800662a:	d817      	bhi.n	800665c <USB_EPStartXfer+0x34a>
 800662c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006630:	085b      	lsrs	r3, r3, #1
 8006632:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006636:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800663a:	f003 0301 	and.w	r3, r3, #1
 800663e:	2b00      	cmp	r3, #0
 8006640:	d004      	beq.n	800664c <USB_EPStartXfer+0x33a>
 8006642:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006646:	3301      	adds	r3, #1
 8006648:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800664c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006650:	b29b      	uxth	r3, r3
 8006652:	029b      	lsls	r3, r3, #10
 8006654:	b29a      	uxth	r2, r3
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	801a      	strh	r2, [r3, #0]
 800665a:	e03b      	b.n	80066d4 <USB_EPStartXfer+0x3c2>
 800665c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006660:	095b      	lsrs	r3, r3, #5
 8006662:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006666:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800666a:	f003 031f 	and.w	r3, r3, #31
 800666e:	2b00      	cmp	r3, #0
 8006670:	d104      	bne.n	800667c <USB_EPStartXfer+0x36a>
 8006672:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006676:	3b01      	subs	r3, #1
 8006678:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800667c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006680:	b29b      	uxth	r3, r3
 8006682:	029b      	lsls	r3, r3, #10
 8006684:	b29b      	uxth	r3, r3
 8006686:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800668a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800668e:	b29a      	uxth	r2, r3
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	801a      	strh	r2, [r3, #0]
 8006694:	e01e      	b.n	80066d4 <USB_EPStartXfer+0x3c2>
 8006696:	463b      	mov	r3, r7
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	785b      	ldrb	r3, [r3, #1]
 800669c:	2b01      	cmp	r3, #1
 800669e:	d119      	bne.n	80066d4 <USB_EPStartXfer+0x3c2>
 80066a0:	1d3b      	adds	r3, r7, #4
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	627b      	str	r3, [r7, #36]	; 0x24
 80066a6:	1d3b      	adds	r3, r7, #4
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	461a      	mov	r2, r3
 80066b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b4:	4413      	add	r3, r2
 80066b6:	627b      	str	r3, [r7, #36]	; 0x24
 80066b8:	463b      	mov	r3, r7
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	781b      	ldrb	r3, [r3, #0]
 80066be:	00da      	lsls	r2, r3, #3
 80066c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c2:	4413      	add	r3, r2
 80066c4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80066c8:	623b      	str	r3, [r7, #32]
 80066ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80066ce:	b29a      	uxth	r2, r3
 80066d0:	6a3b      	ldr	r3, [r7, #32]
 80066d2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80066d4:	463b      	mov	r3, r7
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	891b      	ldrh	r3, [r3, #8]
 80066da:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80066de:	463b      	mov	r3, r7
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	6959      	ldr	r1, [r3, #20]
 80066e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80066ee:	1d38      	adds	r0, r7, #4
 80066f0:	6800      	ldr	r0, [r0, #0]
 80066f2:	f001 f85c 	bl	80077ae <USB_WritePMA>
 80066f6:	e33b      	b.n	8006d70 <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80066f8:	463b      	mov	r3, r7
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	785b      	ldrb	r3, [r3, #1]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d164      	bne.n	80067cc <USB_EPStartXfer+0x4ba>
 8006702:	1d3b      	adds	r3, r7, #4
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006708:	1d3b      	adds	r3, r7, #4
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006710:	b29b      	uxth	r3, r3
 8006712:	461a      	mov	r2, r3
 8006714:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006716:	4413      	add	r3, r2
 8006718:	64fb      	str	r3, [r7, #76]	; 0x4c
 800671a:	463b      	mov	r3, r7
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	00da      	lsls	r2, r3, #3
 8006722:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006724:	4413      	add	r3, r2
 8006726:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800672a:	64bb      	str	r3, [r7, #72]	; 0x48
 800672c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006730:	2b00      	cmp	r3, #0
 8006732:	d112      	bne.n	800675a <USB_EPStartXfer+0x448>
 8006734:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006736:	881b      	ldrh	r3, [r3, #0]
 8006738:	b29b      	uxth	r3, r3
 800673a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800673e:	b29a      	uxth	r2, r3
 8006740:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006742:	801a      	strh	r2, [r3, #0]
 8006744:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006746:	881b      	ldrh	r3, [r3, #0]
 8006748:	b29b      	uxth	r3, r3
 800674a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800674e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006752:	b29a      	uxth	r2, r3
 8006754:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006756:	801a      	strh	r2, [r3, #0]
 8006758:	e057      	b.n	800680a <USB_EPStartXfer+0x4f8>
 800675a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800675e:	2b3e      	cmp	r3, #62	; 0x3e
 8006760:	d817      	bhi.n	8006792 <USB_EPStartXfer+0x480>
 8006762:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006766:	085b      	lsrs	r3, r3, #1
 8006768:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800676c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006770:	f003 0301 	and.w	r3, r3, #1
 8006774:	2b00      	cmp	r3, #0
 8006776:	d004      	beq.n	8006782 <USB_EPStartXfer+0x470>
 8006778:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800677c:	3301      	adds	r3, #1
 800677e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006782:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006786:	b29b      	uxth	r3, r3
 8006788:	029b      	lsls	r3, r3, #10
 800678a:	b29a      	uxth	r2, r3
 800678c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800678e:	801a      	strh	r2, [r3, #0]
 8006790:	e03b      	b.n	800680a <USB_EPStartXfer+0x4f8>
 8006792:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006796:	095b      	lsrs	r3, r3, #5
 8006798:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800679c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80067a0:	f003 031f 	and.w	r3, r3, #31
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d104      	bne.n	80067b2 <USB_EPStartXfer+0x4a0>
 80067a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067ac:	3b01      	subs	r3, #1
 80067ae:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80067b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	029b      	lsls	r3, r3, #10
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067c4:	b29a      	uxth	r2, r3
 80067c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067c8:	801a      	strh	r2, [r3, #0]
 80067ca:	e01e      	b.n	800680a <USB_EPStartXfer+0x4f8>
 80067cc:	463b      	mov	r3, r7
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	785b      	ldrb	r3, [r3, #1]
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d119      	bne.n	800680a <USB_EPStartXfer+0x4f8>
 80067d6:	1d3b      	adds	r3, r7, #4
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	657b      	str	r3, [r7, #84]	; 0x54
 80067dc:	1d3b      	adds	r3, r7, #4
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	461a      	mov	r2, r3
 80067e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067ea:	4413      	add	r3, r2
 80067ec:	657b      	str	r3, [r7, #84]	; 0x54
 80067ee:	463b      	mov	r3, r7
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	781b      	ldrb	r3, [r3, #0]
 80067f4:	00da      	lsls	r2, r3, #3
 80067f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067f8:	4413      	add	r3, r2
 80067fa:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80067fe:	653b      	str	r3, [r7, #80]	; 0x50
 8006800:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006804:	b29a      	uxth	r2, r3
 8006806:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006808:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800680a:	463b      	mov	r3, r7
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	891b      	ldrh	r3, [r3, #8]
 8006810:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006814:	463b      	mov	r3, r7
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6959      	ldr	r1, [r3, #20]
 800681a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800681e:	b29b      	uxth	r3, r3
 8006820:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8006824:	1d38      	adds	r0, r7, #4
 8006826:	6800      	ldr	r0, [r0, #0]
 8006828:	f000 ffc1 	bl	80077ae <USB_WritePMA>
            ep->xfer_buff += len;
 800682c:	463b      	mov	r3, r7
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	695a      	ldr	r2, [r3, #20]
 8006832:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006836:	441a      	add	r2, r3
 8006838:	463b      	mov	r3, r7
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800683e:	463b      	mov	r3, r7
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	6a1a      	ldr	r2, [r3, #32]
 8006844:	463b      	mov	r3, r7
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	691b      	ldr	r3, [r3, #16]
 800684a:	429a      	cmp	r2, r3
 800684c:	d909      	bls.n	8006862 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 800684e:	463b      	mov	r3, r7
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	6a1a      	ldr	r2, [r3, #32]
 8006854:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006858:	1ad2      	subs	r2, r2, r3
 800685a:	463b      	mov	r3, r7
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	621a      	str	r2, [r3, #32]
 8006860:	e008      	b.n	8006874 <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 8006862:	463b      	mov	r3, r7
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 800686c:	463b      	mov	r3, r7
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2200      	movs	r2, #0
 8006872:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006874:	1d3b      	adds	r3, r7, #4
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	647b      	str	r3, [r7, #68]	; 0x44
 800687a:	463b      	mov	r3, r7
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	785b      	ldrb	r3, [r3, #1]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d164      	bne.n	800694e <USB_EPStartXfer+0x63c>
 8006884:	1d3b      	adds	r3, r7, #4
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	63fb      	str	r3, [r7, #60]	; 0x3c
 800688a:	1d3b      	adds	r3, r7, #4
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006892:	b29b      	uxth	r3, r3
 8006894:	461a      	mov	r2, r3
 8006896:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006898:	4413      	add	r3, r2
 800689a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800689c:	463b      	mov	r3, r7
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	00da      	lsls	r2, r3, #3
 80068a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068a6:	4413      	add	r3, r2
 80068a8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80068ac:	63bb      	str	r3, [r7, #56]	; 0x38
 80068ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d112      	bne.n	80068dc <USB_EPStartXfer+0x5ca>
 80068b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068b8:	881b      	ldrh	r3, [r3, #0]
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80068c0:	b29a      	uxth	r2, r3
 80068c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068c4:	801a      	strh	r2, [r3, #0]
 80068c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068c8:	881b      	ldrh	r3, [r3, #0]
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068d4:	b29a      	uxth	r2, r3
 80068d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068d8:	801a      	strh	r2, [r3, #0]
 80068da:	e054      	b.n	8006986 <USB_EPStartXfer+0x674>
 80068dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80068e0:	2b3e      	cmp	r3, #62	; 0x3e
 80068e2:	d817      	bhi.n	8006914 <USB_EPStartXfer+0x602>
 80068e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80068e8:	085b      	lsrs	r3, r3, #1
 80068ea:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80068ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80068f2:	f003 0301 	and.w	r3, r3, #1
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d004      	beq.n	8006904 <USB_EPStartXfer+0x5f2>
 80068fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80068fe:	3301      	adds	r3, #1
 8006900:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006904:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006908:	b29b      	uxth	r3, r3
 800690a:	029b      	lsls	r3, r3, #10
 800690c:	b29a      	uxth	r2, r3
 800690e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006910:	801a      	strh	r2, [r3, #0]
 8006912:	e038      	b.n	8006986 <USB_EPStartXfer+0x674>
 8006914:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006918:	095b      	lsrs	r3, r3, #5
 800691a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800691e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006922:	f003 031f 	and.w	r3, r3, #31
 8006926:	2b00      	cmp	r3, #0
 8006928:	d104      	bne.n	8006934 <USB_EPStartXfer+0x622>
 800692a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800692e:	3b01      	subs	r3, #1
 8006930:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006934:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006938:	b29b      	uxth	r3, r3
 800693a:	029b      	lsls	r3, r3, #10
 800693c:	b29b      	uxth	r3, r3
 800693e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006942:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006946:	b29a      	uxth	r2, r3
 8006948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800694a:	801a      	strh	r2, [r3, #0]
 800694c:	e01b      	b.n	8006986 <USB_EPStartXfer+0x674>
 800694e:	463b      	mov	r3, r7
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	785b      	ldrb	r3, [r3, #1]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d116      	bne.n	8006986 <USB_EPStartXfer+0x674>
 8006958:	1d3b      	adds	r3, r7, #4
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006960:	b29b      	uxth	r3, r3
 8006962:	461a      	mov	r2, r3
 8006964:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006966:	4413      	add	r3, r2
 8006968:	647b      	str	r3, [r7, #68]	; 0x44
 800696a:	463b      	mov	r3, r7
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	00da      	lsls	r2, r3, #3
 8006972:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006974:	4413      	add	r3, r2
 8006976:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800697a:	643b      	str	r3, [r7, #64]	; 0x40
 800697c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006980:	b29a      	uxth	r2, r3
 8006982:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006984:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006986:	463b      	mov	r3, r7
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	895b      	ldrh	r3, [r3, #10]
 800698c:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006990:	463b      	mov	r3, r7
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	6959      	ldr	r1, [r3, #20]
 8006996:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800699a:	b29b      	uxth	r3, r3
 800699c:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80069a0:	1d38      	adds	r0, r7, #4
 80069a2:	6800      	ldr	r0, [r0, #0]
 80069a4:	f000 ff03 	bl	80077ae <USB_WritePMA>
 80069a8:	e1e2      	b.n	8006d70 <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80069aa:	463b      	mov	r3, r7
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	6a1b      	ldr	r3, [r3, #32]
 80069b0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 80069b4:	1d3b      	adds	r3, r7, #4
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	463b      	mov	r3, r7
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	4413      	add	r3, r2
 80069c2:	881b      	ldrh	r3, [r3, #0]
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80069ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ce:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80069d2:	1d3b      	adds	r3, r7, #4
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	463b      	mov	r3, r7
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	441a      	add	r2, r3
 80069e0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80069e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80069f8:	1d3b      	adds	r3, r7, #4
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	663b      	str	r3, [r7, #96]	; 0x60
 80069fe:	1d3b      	adds	r3, r7, #4
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	461a      	mov	r2, r3
 8006a0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006a0c:	4413      	add	r3, r2
 8006a0e:	663b      	str	r3, [r7, #96]	; 0x60
 8006a10:	463b      	mov	r3, r7
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	00da      	lsls	r2, r3, #3
 8006a18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006a1a:	4413      	add	r3, r2
 8006a1c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006a20:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006a26:	b29a      	uxth	r2, r3
 8006a28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a2a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006a2c:	463b      	mov	r3, r7
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	891b      	ldrh	r3, [r3, #8]
 8006a32:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006a36:	463b      	mov	r3, r7
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	6959      	ldr	r1, [r3, #20]
 8006a3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8006a46:	1d38      	adds	r0, r7, #4
 8006a48:	6800      	ldr	r0, [r0, #0]
 8006a4a:	f000 feb0 	bl	80077ae <USB_WritePMA>
 8006a4e:	e18f      	b.n	8006d70 <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006a50:	1d3b      	adds	r3, r7, #4
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	463b      	mov	r3, r7
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	4413      	add	r3, r2
 8006a5e:	881b      	ldrh	r3, [r3, #0]
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f000 808f 	beq.w	8006b8a <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a6c:	1d3b      	adds	r3, r7, #4
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	67bb      	str	r3, [r7, #120]	; 0x78
 8006a72:	463b      	mov	r3, r7
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	785b      	ldrb	r3, [r3, #1]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d164      	bne.n	8006b46 <USB_EPStartXfer+0x834>
 8006a7c:	1d3b      	adds	r3, r7, #4
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	673b      	str	r3, [r7, #112]	; 0x70
 8006a82:	1d3b      	adds	r3, r7, #4
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a90:	4413      	add	r3, r2
 8006a92:	673b      	str	r3, [r7, #112]	; 0x70
 8006a94:	463b      	mov	r3, r7
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	00da      	lsls	r2, r3, #3
 8006a9c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a9e:	4413      	add	r3, r2
 8006aa0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006aa4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006aa6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d112      	bne.n	8006ad4 <USB_EPStartXfer+0x7c2>
 8006aae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ab0:	881b      	ldrh	r3, [r3, #0]
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006ab8:	b29a      	uxth	r2, r3
 8006aba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006abc:	801a      	strh	r2, [r3, #0]
 8006abe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ac0:	881b      	ldrh	r3, [r3, #0]
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ac8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006acc:	b29a      	uxth	r2, r3
 8006ace:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ad0:	801a      	strh	r2, [r3, #0]
 8006ad2:	e054      	b.n	8006b7e <USB_EPStartXfer+0x86c>
 8006ad4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006ad8:	2b3e      	cmp	r3, #62	; 0x3e
 8006ada:	d817      	bhi.n	8006b0c <USB_EPStartXfer+0x7fa>
 8006adc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006ae0:	085b      	lsrs	r3, r3, #1
 8006ae2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006ae6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006aea:	f003 0301 	and.w	r3, r3, #1
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d004      	beq.n	8006afc <USB_EPStartXfer+0x7ea>
 8006af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006af6:	3301      	adds	r3, #1
 8006af8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	029b      	lsls	r3, r3, #10
 8006b04:	b29a      	uxth	r2, r3
 8006b06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b08:	801a      	strh	r2, [r3, #0]
 8006b0a:	e038      	b.n	8006b7e <USB_EPStartXfer+0x86c>
 8006b0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006b10:	095b      	lsrs	r3, r3, #5
 8006b12:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006b16:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006b1a:	f003 031f 	and.w	r3, r3, #31
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d104      	bne.n	8006b2c <USB_EPStartXfer+0x81a>
 8006b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b26:	3b01      	subs	r3, #1
 8006b28:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	029b      	lsls	r3, r3, #10
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b3e:	b29a      	uxth	r2, r3
 8006b40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b42:	801a      	strh	r2, [r3, #0]
 8006b44:	e01b      	b.n	8006b7e <USB_EPStartXfer+0x86c>
 8006b46:	463b      	mov	r3, r7
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	785b      	ldrb	r3, [r3, #1]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d116      	bne.n	8006b7e <USB_EPStartXfer+0x86c>
 8006b50:	1d3b      	adds	r3, r7, #4
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b5e:	4413      	add	r3, r2
 8006b60:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b62:	463b      	mov	r3, r7
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	00da      	lsls	r2, r3, #3
 8006b6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b6c:	4413      	add	r3, r2
 8006b6e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006b72:	677b      	str	r3, [r7, #116]	; 0x74
 8006b74:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006b78:	b29a      	uxth	r2, r3
 8006b7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b7c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006b7e:	463b      	mov	r3, r7
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	895b      	ldrh	r3, [r3, #10]
 8006b84:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8006b88:	e097      	b.n	8006cba <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006b8a:	463b      	mov	r3, r7
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	785b      	ldrb	r3, [r3, #1]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d168      	bne.n	8006c66 <USB_EPStartXfer+0x954>
 8006b94:	1d3b      	adds	r3, r7, #4
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006b9c:	1d3b      	adds	r3, r7, #4
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ba4:	b29b      	uxth	r3, r3
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006bac:	4413      	add	r3, r2
 8006bae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006bb2:	463b      	mov	r3, r7
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	781b      	ldrb	r3, [r3, #0]
 8006bb8:	00da      	lsls	r2, r3, #3
 8006bba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006bbe:	4413      	add	r3, r2
 8006bc0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006bc4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006bc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d112      	bne.n	8006bf4 <USB_EPStartXfer+0x8e2>
 8006bce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006bd0:	881b      	ldrh	r3, [r3, #0]
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006bd8:	b29a      	uxth	r2, r3
 8006bda:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006bdc:	801a      	strh	r2, [r3, #0]
 8006bde:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006be0:	881b      	ldrh	r3, [r3, #0]
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006be8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bec:	b29a      	uxth	r2, r3
 8006bee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006bf0:	801a      	strh	r2, [r3, #0]
 8006bf2:	e05d      	b.n	8006cb0 <USB_EPStartXfer+0x99e>
 8006bf4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006bf8:	2b3e      	cmp	r3, #62	; 0x3e
 8006bfa:	d817      	bhi.n	8006c2c <USB_EPStartXfer+0x91a>
 8006bfc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006c00:	085b      	lsrs	r3, r3, #1
 8006c02:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006c06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006c0a:	f003 0301 	and.w	r3, r3, #1
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d004      	beq.n	8006c1c <USB_EPStartXfer+0x90a>
 8006c12:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c16:	3301      	adds	r3, #1
 8006c18:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006c1c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	029b      	lsls	r3, r3, #10
 8006c24:	b29a      	uxth	r2, r3
 8006c26:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006c28:	801a      	strh	r2, [r3, #0]
 8006c2a:	e041      	b.n	8006cb0 <USB_EPStartXfer+0x99e>
 8006c2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006c30:	095b      	lsrs	r3, r3, #5
 8006c32:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006c36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006c3a:	f003 031f 	and.w	r3, r3, #31
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d104      	bne.n	8006c4c <USB_EPStartXfer+0x93a>
 8006c42:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c46:	3b01      	subs	r3, #1
 8006c48:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006c4c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	029b      	lsls	r3, r3, #10
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c5e:	b29a      	uxth	r2, r3
 8006c60:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006c62:	801a      	strh	r2, [r3, #0]
 8006c64:	e024      	b.n	8006cb0 <USB_EPStartXfer+0x99e>
 8006c66:	463b      	mov	r3, r7
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	785b      	ldrb	r3, [r3, #1]
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d11f      	bne.n	8006cb0 <USB_EPStartXfer+0x99e>
 8006c70:	1d3b      	adds	r3, r7, #4
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c78:	1d3b      	adds	r3, r7, #4
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	461a      	mov	r2, r3
 8006c84:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006c88:	4413      	add	r3, r2
 8006c8a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c8e:	463b      	mov	r3, r7
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	781b      	ldrb	r3, [r3, #0]
 8006c94:	00da      	lsls	r2, r3, #3
 8006c96:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006c9a:	4413      	add	r3, r2
 8006c9c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006ca0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006ca4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006ca8:	b29a      	uxth	r2, r3
 8006caa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006cae:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006cb0:	463b      	mov	r3, r7
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	891b      	ldrh	r3, [r3, #8]
 8006cb6:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006cba:	463b      	mov	r3, r7
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	6959      	ldr	r1, [r3, #20]
 8006cc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8006cca:	1d38      	adds	r0, r7, #4
 8006ccc:	6800      	ldr	r0, [r0, #0]
 8006cce:	f000 fd6e 	bl	80077ae <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8006cd2:	463b      	mov	r3, r7
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	785b      	ldrb	r3, [r3, #1]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d122      	bne.n	8006d22 <USB_EPStartXfer+0xa10>
 8006cdc:	1d3b      	adds	r3, r7, #4
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	463b      	mov	r3, r7
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	781b      	ldrb	r3, [r3, #0]
 8006ce6:	009b      	lsls	r3, r3, #2
 8006ce8:	4413      	add	r3, r2
 8006cea:	881b      	ldrh	r3, [r3, #0]
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cf6:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8006cfa:	1d3b      	adds	r3, r7, #4
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	463b      	mov	r3, r7
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	781b      	ldrb	r3, [r3, #0]
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	441a      	add	r2, r3
 8006d08:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8006d0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d18:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	8013      	strh	r3, [r2, #0]
 8006d20:	e026      	b.n	8006d70 <USB_EPStartXfer+0xa5e>
 8006d22:	463b      	mov	r3, r7
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	785b      	ldrb	r3, [r3, #1]
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d121      	bne.n	8006d70 <USB_EPStartXfer+0xa5e>
 8006d2c:	1d3b      	adds	r3, r7, #4
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	463b      	mov	r3, r7
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	4413      	add	r3, r2
 8006d3a:	881b      	ldrh	r3, [r3, #0]
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d46:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8006d4a:	1d3b      	adds	r3, r7, #4
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	463b      	mov	r3, r7
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	781b      	ldrb	r3, [r3, #0]
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	441a      	add	r2, r3
 8006d58:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8006d5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d64:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006d68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006d70:	1d3b      	adds	r3, r7, #4
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	463b      	mov	r3, r7
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	009b      	lsls	r3, r3, #2
 8006d7c:	4413      	add	r3, r2
 8006d7e:	881b      	ldrh	r3, [r3, #0]
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	f107 020e 	add.w	r2, r7, #14
 8006d86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d8e:	8013      	strh	r3, [r2, #0]
 8006d90:	f107 030e 	add.w	r3, r7, #14
 8006d94:	f107 020e 	add.w	r2, r7, #14
 8006d98:	8812      	ldrh	r2, [r2, #0]
 8006d9a:	f082 0210 	eor.w	r2, r2, #16
 8006d9e:	801a      	strh	r2, [r3, #0]
 8006da0:	f107 030e 	add.w	r3, r7, #14
 8006da4:	f107 020e 	add.w	r2, r7, #14
 8006da8:	8812      	ldrh	r2, [r2, #0]
 8006daa:	f082 0220 	eor.w	r2, r2, #32
 8006dae:	801a      	strh	r2, [r3, #0]
 8006db0:	1d3b      	adds	r3, r7, #4
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	463b      	mov	r3, r7
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	009b      	lsls	r3, r3, #2
 8006dbc:	441a      	add	r2, r3
 8006dbe:	f107 030e 	add.w	r3, r7, #14
 8006dc2:	881b      	ldrh	r3, [r3, #0]
 8006dc4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006dc8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006dcc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006dd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	8013      	strh	r3, [r2, #0]
 8006dd8:	e3b5      	b.n	8007546 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006dda:	463b      	mov	r3, r7
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	7b1b      	ldrb	r3, [r3, #12]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f040 8090 	bne.w	8006f06 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006de6:	463b      	mov	r3, r7
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	699a      	ldr	r2, [r3, #24]
 8006dec:	463b      	mov	r3, r7
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	691b      	ldr	r3, [r3, #16]
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d90e      	bls.n	8006e14 <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 8006df6:	463b      	mov	r3, r7
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	691b      	ldr	r3, [r3, #16]
 8006dfc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 8006e00:	463b      	mov	r3, r7
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	699a      	ldr	r2, [r3, #24]
 8006e06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e0a:	1ad2      	subs	r2, r2, r3
 8006e0c:	463b      	mov	r3, r7
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	619a      	str	r2, [r3, #24]
 8006e12:	e008      	b.n	8006e26 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 8006e14:	463b      	mov	r3, r7
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	699b      	ldr	r3, [r3, #24]
 8006e1a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 8006e1e:	463b      	mov	r3, r7
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	2200      	movs	r2, #0
 8006e24:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006e26:	1d3b      	adds	r3, r7, #4
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006e2e:	1d3b      	adds	r3, r7, #4
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	461a      	mov	r2, r3
 8006e3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006e3e:	4413      	add	r3, r2
 8006e40:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006e44:	463b      	mov	r3, r7
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	781b      	ldrb	r3, [r3, #0]
 8006e4a:	00da      	lsls	r2, r3, #3
 8006e4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006e50:	4413      	add	r3, r2
 8006e52:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006e56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006e5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d116      	bne.n	8006e90 <USB_EPStartXfer+0xb7e>
 8006e62:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e66:	881b      	ldrh	r3, [r3, #0]
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006e6e:	b29a      	uxth	r2, r3
 8006e70:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e74:	801a      	strh	r2, [r3, #0]
 8006e76:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e7a:	881b      	ldrh	r3, [r3, #0]
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e86:	b29a      	uxth	r2, r3
 8006e88:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e8c:	801a      	strh	r2, [r3, #0]
 8006e8e:	e32c      	b.n	80074ea <USB_EPStartXfer+0x11d8>
 8006e90:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e94:	2b3e      	cmp	r3, #62	; 0x3e
 8006e96:	d818      	bhi.n	8006eca <USB_EPStartXfer+0xbb8>
 8006e98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e9c:	085b      	lsrs	r3, r3, #1
 8006e9e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006ea2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006ea6:	f003 0301 	and.w	r3, r3, #1
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d004      	beq.n	8006eb8 <USB_EPStartXfer+0xba6>
 8006eae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006eb8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	029b      	lsls	r3, r3, #10
 8006ec0:	b29a      	uxth	r2, r3
 8006ec2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006ec6:	801a      	strh	r2, [r3, #0]
 8006ec8:	e30f      	b.n	80074ea <USB_EPStartXfer+0x11d8>
 8006eca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006ece:	095b      	lsrs	r3, r3, #5
 8006ed0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006ed4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006ed8:	f003 031f 	and.w	r3, r3, #31
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d104      	bne.n	8006eea <USB_EPStartXfer+0xbd8>
 8006ee0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006ee4:	3b01      	subs	r3, #1
 8006ee6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006eea:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	029b      	lsls	r3, r3, #10
 8006ef2:	b29b      	uxth	r3, r3
 8006ef4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ef8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006f02:	801a      	strh	r2, [r3, #0]
 8006f04:	e2f1      	b.n	80074ea <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006f06:	463b      	mov	r3, r7
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	78db      	ldrb	r3, [r3, #3]
 8006f0c:	2b02      	cmp	r3, #2
 8006f0e:	f040 818f 	bne.w	8007230 <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006f12:	463b      	mov	r3, r7
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	785b      	ldrb	r3, [r3, #1]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d175      	bne.n	8007008 <USB_EPStartXfer+0xcf6>
 8006f1c:	1d3b      	adds	r3, r7, #4
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006f24:	1d3b      	adds	r3, r7, #4
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	461a      	mov	r2, r3
 8006f30:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006f34:	4413      	add	r3, r2
 8006f36:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006f3a:	463b      	mov	r3, r7
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	781b      	ldrb	r3, [r3, #0]
 8006f40:	00da      	lsls	r2, r3, #3
 8006f42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006f46:	4413      	add	r3, r2
 8006f48:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006f4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006f50:	463b      	mov	r3, r7
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d116      	bne.n	8006f88 <USB_EPStartXfer+0xc76>
 8006f5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f5e:	881b      	ldrh	r3, [r3, #0]
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006f66:	b29a      	uxth	r2, r3
 8006f68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f6c:	801a      	strh	r2, [r3, #0]
 8006f6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f72:	881b      	ldrh	r3, [r3, #0]
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f84:	801a      	strh	r2, [r3, #0]
 8006f86:	e065      	b.n	8007054 <USB_EPStartXfer+0xd42>
 8006f88:	463b      	mov	r3, r7
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	691b      	ldr	r3, [r3, #16]
 8006f8e:	2b3e      	cmp	r3, #62	; 0x3e
 8006f90:	d81a      	bhi.n	8006fc8 <USB_EPStartXfer+0xcb6>
 8006f92:	463b      	mov	r3, r7
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	691b      	ldr	r3, [r3, #16]
 8006f98:	085b      	lsrs	r3, r3, #1
 8006f9a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006f9e:	463b      	mov	r3, r7
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	691b      	ldr	r3, [r3, #16]
 8006fa4:	f003 0301 	and.w	r3, r3, #1
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d004      	beq.n	8006fb6 <USB_EPStartXfer+0xca4>
 8006fac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006fb6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006fba:	b29b      	uxth	r3, r3
 8006fbc:	029b      	lsls	r3, r3, #10
 8006fbe:	b29a      	uxth	r2, r3
 8006fc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006fc4:	801a      	strh	r2, [r3, #0]
 8006fc6:	e045      	b.n	8007054 <USB_EPStartXfer+0xd42>
 8006fc8:	463b      	mov	r3, r7
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	691b      	ldr	r3, [r3, #16]
 8006fce:	095b      	lsrs	r3, r3, #5
 8006fd0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006fd4:	463b      	mov	r3, r7
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	f003 031f 	and.w	r3, r3, #31
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d104      	bne.n	8006fec <USB_EPStartXfer+0xcda>
 8006fe2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006fec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	029b      	lsls	r3, r3, #10
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ffa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ffe:	b29a      	uxth	r2, r3
 8007000:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007004:	801a      	strh	r2, [r3, #0]
 8007006:	e025      	b.n	8007054 <USB_EPStartXfer+0xd42>
 8007008:	463b      	mov	r3, r7
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	785b      	ldrb	r3, [r3, #1]
 800700e:	2b01      	cmp	r3, #1
 8007010:	d120      	bne.n	8007054 <USB_EPStartXfer+0xd42>
 8007012:	1d3b      	adds	r3, r7, #4
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800701a:	1d3b      	adds	r3, r7, #4
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007022:	b29b      	uxth	r3, r3
 8007024:	461a      	mov	r2, r3
 8007026:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800702a:	4413      	add	r3, r2
 800702c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007030:	463b      	mov	r3, r7
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	781b      	ldrb	r3, [r3, #0]
 8007036:	00da      	lsls	r2, r3, #3
 8007038:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800703c:	4413      	add	r3, r2
 800703e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007042:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007046:	463b      	mov	r3, r7
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	b29a      	uxth	r2, r3
 800704e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007052:	801a      	strh	r2, [r3, #0]
 8007054:	1d3b      	adds	r3, r7, #4
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800705c:	463b      	mov	r3, r7
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	785b      	ldrb	r3, [r3, #1]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d175      	bne.n	8007152 <USB_EPStartXfer+0xe40>
 8007066:	1d3b      	adds	r3, r7, #4
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800706e:	1d3b      	adds	r3, r7, #4
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007076:	b29b      	uxth	r3, r3
 8007078:	461a      	mov	r2, r3
 800707a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800707e:	4413      	add	r3, r2
 8007080:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007084:	463b      	mov	r3, r7
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	00da      	lsls	r2, r3, #3
 800708c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007090:	4413      	add	r3, r2
 8007092:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007096:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800709a:	463b      	mov	r3, r7
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	691b      	ldr	r3, [r3, #16]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d116      	bne.n	80070d2 <USB_EPStartXfer+0xdc0>
 80070a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070a8:	881b      	ldrh	r3, [r3, #0]
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80070b0:	b29a      	uxth	r2, r3
 80070b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070b6:	801a      	strh	r2, [r3, #0]
 80070b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070bc:	881b      	ldrh	r3, [r3, #0]
 80070be:	b29b      	uxth	r3, r3
 80070c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070c8:	b29a      	uxth	r2, r3
 80070ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070ce:	801a      	strh	r2, [r3, #0]
 80070d0:	e061      	b.n	8007196 <USB_EPStartXfer+0xe84>
 80070d2:	463b      	mov	r3, r7
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	691b      	ldr	r3, [r3, #16]
 80070d8:	2b3e      	cmp	r3, #62	; 0x3e
 80070da:	d81a      	bhi.n	8007112 <USB_EPStartXfer+0xe00>
 80070dc:	463b      	mov	r3, r7
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	085b      	lsrs	r3, r3, #1
 80070e4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80070e8:	463b      	mov	r3, r7
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	691b      	ldr	r3, [r3, #16]
 80070ee:	f003 0301 	and.w	r3, r3, #1
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d004      	beq.n	8007100 <USB_EPStartXfer+0xdee>
 80070f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070fa:	3301      	adds	r3, #1
 80070fc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007104:	b29b      	uxth	r3, r3
 8007106:	029b      	lsls	r3, r3, #10
 8007108:	b29a      	uxth	r2, r3
 800710a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800710e:	801a      	strh	r2, [r3, #0]
 8007110:	e041      	b.n	8007196 <USB_EPStartXfer+0xe84>
 8007112:	463b      	mov	r3, r7
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	691b      	ldr	r3, [r3, #16]
 8007118:	095b      	lsrs	r3, r3, #5
 800711a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800711e:	463b      	mov	r3, r7
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	691b      	ldr	r3, [r3, #16]
 8007124:	f003 031f 	and.w	r3, r3, #31
 8007128:	2b00      	cmp	r3, #0
 800712a:	d104      	bne.n	8007136 <USB_EPStartXfer+0xe24>
 800712c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007130:	3b01      	subs	r3, #1
 8007132:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800713a:	b29b      	uxth	r3, r3
 800713c:	029b      	lsls	r3, r3, #10
 800713e:	b29b      	uxth	r3, r3
 8007140:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007144:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007148:	b29a      	uxth	r2, r3
 800714a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800714e:	801a      	strh	r2, [r3, #0]
 8007150:	e021      	b.n	8007196 <USB_EPStartXfer+0xe84>
 8007152:	463b      	mov	r3, r7
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	785b      	ldrb	r3, [r3, #1]
 8007158:	2b01      	cmp	r3, #1
 800715a:	d11c      	bne.n	8007196 <USB_EPStartXfer+0xe84>
 800715c:	1d3b      	adds	r3, r7, #4
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007164:	b29b      	uxth	r3, r3
 8007166:	461a      	mov	r2, r3
 8007168:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800716c:	4413      	add	r3, r2
 800716e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007172:	463b      	mov	r3, r7
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	781b      	ldrb	r3, [r3, #0]
 8007178:	00da      	lsls	r2, r3, #3
 800717a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800717e:	4413      	add	r3, r2
 8007180:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007184:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8007188:	463b      	mov	r3, r7
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	691b      	ldr	r3, [r3, #16]
 800718e:	b29a      	uxth	r2, r3
 8007190:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007194:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007196:	463b      	mov	r3, r7
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	69db      	ldr	r3, [r3, #28]
 800719c:	2b00      	cmp	r3, #0
 800719e:	f000 81a4 	beq.w	80074ea <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80071a2:	1d3b      	adds	r3, r7, #4
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	463b      	mov	r3, r7
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	4413      	add	r3, r2
 80071b0:	881b      	ldrh	r3, [r3, #0]
 80071b2:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80071b6:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80071ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d005      	beq.n	80071ce <USB_EPStartXfer+0xebc>
 80071c2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80071c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d10d      	bne.n	80071ea <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80071ce:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80071d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f040 8187 	bne.w	80074ea <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80071dc:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80071e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	f040 8180 	bne.w	80074ea <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 80071ea:	1d3b      	adds	r3, r7, #4
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	463b      	mov	r3, r7
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	009b      	lsls	r3, r3, #2
 80071f6:	4413      	add	r3, r2
 80071f8:	881b      	ldrh	r3, [r3, #0]
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007200:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007204:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8007208:	1d3b      	adds	r3, r7, #4
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	463b      	mov	r3, r7
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	441a      	add	r2, r3
 8007216:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 800721a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800721e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007222:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007226:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800722a:	b29b      	uxth	r3, r3
 800722c:	8013      	strh	r3, [r2, #0]
 800722e:	e15c      	b.n	80074ea <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007230:	463b      	mov	r3, r7
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	78db      	ldrb	r3, [r3, #3]
 8007236:	2b01      	cmp	r3, #1
 8007238:	f040 8155 	bne.w	80074e6 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800723c:	463b      	mov	r3, r7
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	699a      	ldr	r2, [r3, #24]
 8007242:	463b      	mov	r3, r7
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	691b      	ldr	r3, [r3, #16]
 8007248:	429a      	cmp	r2, r3
 800724a:	d90e      	bls.n	800726a <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 800724c:	463b      	mov	r3, r7
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	691b      	ldr	r3, [r3, #16]
 8007252:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8007256:	463b      	mov	r3, r7
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	699a      	ldr	r2, [r3, #24]
 800725c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007260:	1ad2      	subs	r2, r2, r3
 8007262:	463b      	mov	r3, r7
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	619a      	str	r2, [r3, #24]
 8007268:	e008      	b.n	800727c <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 800726a:	463b      	mov	r3, r7
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	699b      	ldr	r3, [r3, #24]
 8007270:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8007274:	463b      	mov	r3, r7
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	2200      	movs	r2, #0
 800727a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800727c:	463b      	mov	r3, r7
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	785b      	ldrb	r3, [r3, #1]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d16f      	bne.n	8007366 <USB_EPStartXfer+0x1054>
 8007286:	1d3b      	adds	r3, r7, #4
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800728e:	1d3b      	adds	r3, r7, #4
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007296:	b29b      	uxth	r3, r3
 8007298:	461a      	mov	r2, r3
 800729a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800729e:	4413      	add	r3, r2
 80072a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80072a4:	463b      	mov	r3, r7
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	781b      	ldrb	r3, [r3, #0]
 80072aa:	00da      	lsls	r2, r3, #3
 80072ac:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80072b0:	4413      	add	r3, r2
 80072b2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80072b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80072ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d116      	bne.n	80072f0 <USB_EPStartXfer+0xfde>
 80072c2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072c6:	881b      	ldrh	r3, [r3, #0]
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80072ce:	b29a      	uxth	r2, r3
 80072d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072d4:	801a      	strh	r2, [r3, #0]
 80072d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072da:	881b      	ldrh	r3, [r3, #0]
 80072dc:	b29b      	uxth	r3, r3
 80072de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072e6:	b29a      	uxth	r2, r3
 80072e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072ec:	801a      	strh	r2, [r3, #0]
 80072ee:	e05f      	b.n	80073b0 <USB_EPStartXfer+0x109e>
 80072f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80072f4:	2b3e      	cmp	r3, #62	; 0x3e
 80072f6:	d818      	bhi.n	800732a <USB_EPStartXfer+0x1018>
 80072f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80072fc:	085b      	lsrs	r3, r3, #1
 80072fe:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007302:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	2b00      	cmp	r3, #0
 800730c:	d004      	beq.n	8007318 <USB_EPStartXfer+0x1006>
 800730e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007312:	3301      	adds	r3, #1
 8007314:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800731c:	b29b      	uxth	r3, r3
 800731e:	029b      	lsls	r3, r3, #10
 8007320:	b29a      	uxth	r2, r3
 8007322:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007326:	801a      	strh	r2, [r3, #0]
 8007328:	e042      	b.n	80073b0 <USB_EPStartXfer+0x109e>
 800732a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800732e:	095b      	lsrs	r3, r3, #5
 8007330:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007334:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007338:	f003 031f 	and.w	r3, r3, #31
 800733c:	2b00      	cmp	r3, #0
 800733e:	d104      	bne.n	800734a <USB_EPStartXfer+0x1038>
 8007340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007344:	3b01      	subs	r3, #1
 8007346:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800734a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800734e:	b29b      	uxth	r3, r3
 8007350:	029b      	lsls	r3, r3, #10
 8007352:	b29b      	uxth	r3, r3
 8007354:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007358:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800735c:	b29a      	uxth	r2, r3
 800735e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007362:	801a      	strh	r2, [r3, #0]
 8007364:	e024      	b.n	80073b0 <USB_EPStartXfer+0x109e>
 8007366:	463b      	mov	r3, r7
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	785b      	ldrb	r3, [r3, #1]
 800736c:	2b01      	cmp	r3, #1
 800736e:	d11f      	bne.n	80073b0 <USB_EPStartXfer+0x109e>
 8007370:	1d3b      	adds	r3, r7, #4
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007378:	1d3b      	adds	r3, r7, #4
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007380:	b29b      	uxth	r3, r3
 8007382:	461a      	mov	r2, r3
 8007384:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007388:	4413      	add	r3, r2
 800738a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800738e:	463b      	mov	r3, r7
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	00da      	lsls	r2, r3, #3
 8007396:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800739a:	4413      	add	r3, r2
 800739c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80073a0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80073a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80073a8:	b29a      	uxth	r2, r3
 80073aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80073ae:	801a      	strh	r2, [r3, #0]
 80073b0:	1d3b      	adds	r3, r7, #4
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80073b8:	463b      	mov	r3, r7
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	785b      	ldrb	r3, [r3, #1]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d16f      	bne.n	80074a2 <USB_EPStartXfer+0x1190>
 80073c2:	1d3b      	adds	r3, r7, #4
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80073ca:	1d3b      	adds	r3, r7, #4
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073d2:	b29b      	uxth	r3, r3
 80073d4:	461a      	mov	r2, r3
 80073d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80073da:	4413      	add	r3, r2
 80073dc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80073e0:	463b      	mov	r3, r7
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	00da      	lsls	r2, r3, #3
 80073e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80073ec:	4413      	add	r3, r2
 80073ee:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80073f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80073f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d116      	bne.n	800742c <USB_EPStartXfer+0x111a>
 80073fe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007402:	881b      	ldrh	r3, [r3, #0]
 8007404:	b29b      	uxth	r3, r3
 8007406:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800740a:	b29a      	uxth	r2, r3
 800740c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007410:	801a      	strh	r2, [r3, #0]
 8007412:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007416:	881b      	ldrh	r3, [r3, #0]
 8007418:	b29b      	uxth	r3, r3
 800741a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800741e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007422:	b29a      	uxth	r2, r3
 8007424:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007428:	801a      	strh	r2, [r3, #0]
 800742a:	e05e      	b.n	80074ea <USB_EPStartXfer+0x11d8>
 800742c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007430:	2b3e      	cmp	r3, #62	; 0x3e
 8007432:	d818      	bhi.n	8007466 <USB_EPStartXfer+0x1154>
 8007434:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007438:	085b      	lsrs	r3, r3, #1
 800743a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800743e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007442:	f003 0301 	and.w	r3, r3, #1
 8007446:	2b00      	cmp	r3, #0
 8007448:	d004      	beq.n	8007454 <USB_EPStartXfer+0x1142>
 800744a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800744e:	3301      	adds	r3, #1
 8007450:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007454:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007458:	b29b      	uxth	r3, r3
 800745a:	029b      	lsls	r3, r3, #10
 800745c:	b29a      	uxth	r2, r3
 800745e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007462:	801a      	strh	r2, [r3, #0]
 8007464:	e041      	b.n	80074ea <USB_EPStartXfer+0x11d8>
 8007466:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800746a:	095b      	lsrs	r3, r3, #5
 800746c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007470:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007474:	f003 031f 	and.w	r3, r3, #31
 8007478:	2b00      	cmp	r3, #0
 800747a:	d104      	bne.n	8007486 <USB_EPStartXfer+0x1174>
 800747c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007480:	3b01      	subs	r3, #1
 8007482:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007486:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800748a:	b29b      	uxth	r3, r3
 800748c:	029b      	lsls	r3, r3, #10
 800748e:	b29b      	uxth	r3, r3
 8007490:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007494:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007498:	b29a      	uxth	r2, r3
 800749a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800749e:	801a      	strh	r2, [r3, #0]
 80074a0:	e023      	b.n	80074ea <USB_EPStartXfer+0x11d8>
 80074a2:	463b      	mov	r3, r7
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	785b      	ldrb	r3, [r3, #1]
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d11e      	bne.n	80074ea <USB_EPStartXfer+0x11d8>
 80074ac:	1d3b      	adds	r3, r7, #4
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	461a      	mov	r2, r3
 80074b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80074bc:	4413      	add	r3, r2
 80074be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80074c2:	463b      	mov	r3, r7
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	781b      	ldrb	r3, [r3, #0]
 80074c8:	00da      	lsls	r2, r3, #3
 80074ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80074ce:	4413      	add	r3, r2
 80074d0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80074d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80074d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80074dc:	b29a      	uxth	r2, r3
 80074de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80074e2:	801a      	strh	r2, [r3, #0]
 80074e4:	e001      	b.n	80074ea <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e02e      	b.n	8007548 <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80074ea:	1d3b      	adds	r3, r7, #4
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	463b      	mov	r3, r7
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	781b      	ldrb	r3, [r3, #0]
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	4413      	add	r3, r2
 80074f8:	881b      	ldrh	r3, [r3, #0]
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007500:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007504:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8007508:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800750c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007510:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8007514:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8007518:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800751c:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8007520:	1d3b      	adds	r3, r7, #4
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	463b      	mov	r3, r7
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	441a      	add	r2, r3
 800752e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8007532:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007536:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800753a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800753e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007542:	b29b      	uxth	r3, r3
 8007544:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007546:	2300      	movs	r3, #0
}
 8007548:	4618      	mov	r0, r3
 800754a:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}

08007552 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007552:	b480      	push	{r7}
 8007554:	b085      	sub	sp, #20
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
 800755a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	785b      	ldrb	r3, [r3, #1]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d020      	beq.n	80075a6 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	781b      	ldrb	r3, [r3, #0]
 800756a:	009b      	lsls	r3, r3, #2
 800756c:	4413      	add	r3, r2
 800756e:	881b      	ldrh	r3, [r3, #0]
 8007570:	b29b      	uxth	r3, r3
 8007572:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007576:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800757a:	81bb      	strh	r3, [r7, #12]
 800757c:	89bb      	ldrh	r3, [r7, #12]
 800757e:	f083 0310 	eor.w	r3, r3, #16
 8007582:	81bb      	strh	r3, [r7, #12]
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	781b      	ldrb	r3, [r3, #0]
 800758a:	009b      	lsls	r3, r3, #2
 800758c:	441a      	add	r2, r3
 800758e:	89bb      	ldrh	r3, [r7, #12]
 8007590:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007594:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007598:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800759c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	8013      	strh	r3, [r2, #0]
 80075a4:	e01f      	b.n	80075e6 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	781b      	ldrb	r3, [r3, #0]
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	4413      	add	r3, r2
 80075b0:	881b      	ldrh	r3, [r3, #0]
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075bc:	81fb      	strh	r3, [r7, #14]
 80075be:	89fb      	ldrh	r3, [r7, #14]
 80075c0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80075c4:	81fb      	strh	r3, [r7, #14]
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	781b      	ldrb	r3, [r3, #0]
 80075cc:	009b      	lsls	r3, r3, #2
 80075ce:	441a      	add	r2, r3
 80075d0:	89fb      	ldrh	r3, [r7, #14]
 80075d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80075e6:	2300      	movs	r3, #0
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3714      	adds	r7, #20
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b087      	sub	sp, #28
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
 80075fc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	7b1b      	ldrb	r3, [r3, #12]
 8007602:	2b00      	cmp	r3, #0
 8007604:	f040 809d 	bne.w	8007742 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	785b      	ldrb	r3, [r3, #1]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d04c      	beq.n	80076aa <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	781b      	ldrb	r3, [r3, #0]
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	4413      	add	r3, r2
 800761a:	881b      	ldrh	r3, [r3, #0]
 800761c:	823b      	strh	r3, [r7, #16]
 800761e:	8a3b      	ldrh	r3, [r7, #16]
 8007620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007624:	2b00      	cmp	r3, #0
 8007626:	d01b      	beq.n	8007660 <USB_EPClearStall+0x6c>
 8007628:	687a      	ldr	r2, [r7, #4]
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	781b      	ldrb	r3, [r3, #0]
 800762e:	009b      	lsls	r3, r3, #2
 8007630:	4413      	add	r3, r2
 8007632:	881b      	ldrh	r3, [r3, #0]
 8007634:	b29b      	uxth	r3, r3
 8007636:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800763a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800763e:	81fb      	strh	r3, [r7, #14]
 8007640:	687a      	ldr	r2, [r7, #4]
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	441a      	add	r2, r3
 800764a:	89fb      	ldrh	r3, [r7, #14]
 800764c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007650:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007654:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007658:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800765c:	b29b      	uxth	r3, r3
 800765e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	78db      	ldrb	r3, [r3, #3]
 8007664:	2b01      	cmp	r3, #1
 8007666:	d06c      	beq.n	8007742 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007668:	687a      	ldr	r2, [r7, #4]
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	009b      	lsls	r3, r3, #2
 8007670:	4413      	add	r3, r2
 8007672:	881b      	ldrh	r3, [r3, #0]
 8007674:	b29b      	uxth	r3, r3
 8007676:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800767a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800767e:	81bb      	strh	r3, [r7, #12]
 8007680:	89bb      	ldrh	r3, [r7, #12]
 8007682:	f083 0320 	eor.w	r3, r3, #32
 8007686:	81bb      	strh	r3, [r7, #12]
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	441a      	add	r2, r3
 8007692:	89bb      	ldrh	r3, [r7, #12]
 8007694:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007698:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800769c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	8013      	strh	r3, [r2, #0]
 80076a8:	e04b      	b.n	8007742 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	781b      	ldrb	r3, [r3, #0]
 80076b0:	009b      	lsls	r3, r3, #2
 80076b2:	4413      	add	r3, r2
 80076b4:	881b      	ldrh	r3, [r3, #0]
 80076b6:	82fb      	strh	r3, [r7, #22]
 80076b8:	8afb      	ldrh	r3, [r7, #22]
 80076ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d01b      	beq.n	80076fa <USB_EPClearStall+0x106>
 80076c2:	687a      	ldr	r2, [r7, #4]
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	4413      	add	r3, r2
 80076cc:	881b      	ldrh	r3, [r3, #0]
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076d8:	82bb      	strh	r3, [r7, #20]
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	009b      	lsls	r3, r3, #2
 80076e2:	441a      	add	r2, r3
 80076e4:	8abb      	ldrh	r3, [r7, #20]
 80076e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80076f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80076fa:	687a      	ldr	r2, [r7, #4]
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	781b      	ldrb	r3, [r3, #0]
 8007700:	009b      	lsls	r3, r3, #2
 8007702:	4413      	add	r3, r2
 8007704:	881b      	ldrh	r3, [r3, #0]
 8007706:	b29b      	uxth	r3, r3
 8007708:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800770c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007710:	827b      	strh	r3, [r7, #18]
 8007712:	8a7b      	ldrh	r3, [r7, #18]
 8007714:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007718:	827b      	strh	r3, [r7, #18]
 800771a:	8a7b      	ldrh	r3, [r7, #18]
 800771c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007720:	827b      	strh	r3, [r7, #18]
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	009b      	lsls	r3, r3, #2
 800772a:	441a      	add	r2, r3
 800772c:	8a7b      	ldrh	r3, [r7, #18]
 800772e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007732:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007736:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800773a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800773e:	b29b      	uxth	r3, r3
 8007740:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007742:	2300      	movs	r3, #0
}
 8007744:	4618      	mov	r0, r3
 8007746:	371c      	adds	r7, #28
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr

08007750 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007750:	b480      	push	{r7}
 8007752:	b083      	sub	sp, #12
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	460b      	mov	r3, r1
 800775a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800775c:	78fb      	ldrb	r3, [r7, #3]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d103      	bne.n	800776a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2280      	movs	r2, #128	; 0x80
 8007766:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800776a:	2300      	movs	r3, #0
}
 800776c:	4618      	mov	r0, r3
 800776e:	370c      	adds	r7, #12
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr

08007778 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007780:	2300      	movs	r3, #0
}
 8007782:	4618      	mov	r0, r3
 8007784:	370c      	adds	r7, #12
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr

0800778e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800778e:	b480      	push	{r7}
 8007790:	b085      	sub	sp, #20
 8007792:	af00      	add	r7, sp, #0
 8007794:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800779c:	b29b      	uxth	r3, r3
 800779e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80077a0:	68fb      	ldr	r3, [r7, #12]
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3714      	adds	r7, #20
 80077a6:	46bd      	mov	sp, r7
 80077a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ac:	4770      	bx	lr

080077ae <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80077ae:	b480      	push	{r7}
 80077b0:	b08d      	sub	sp, #52	; 0x34
 80077b2:	af00      	add	r7, sp, #0
 80077b4:	60f8      	str	r0, [r7, #12]
 80077b6:	60b9      	str	r1, [r7, #8]
 80077b8:	4611      	mov	r1, r2
 80077ba:	461a      	mov	r2, r3
 80077bc:	460b      	mov	r3, r1
 80077be:	80fb      	strh	r3, [r7, #6]
 80077c0:	4613      	mov	r3, r2
 80077c2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80077c4:	88bb      	ldrh	r3, [r7, #4]
 80077c6:	3301      	adds	r3, #1
 80077c8:	085b      	lsrs	r3, r3, #1
 80077ca:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80077d4:	88fa      	ldrh	r2, [r7, #6]
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	4413      	add	r3, r2
 80077da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077de:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80077e0:	6a3b      	ldr	r3, [r7, #32]
 80077e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077e4:	e01b      	b.n	800781e <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 80077e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e8:	781b      	ldrb	r3, [r3, #0]
 80077ea:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80077ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ee:	3301      	adds	r3, #1
 80077f0:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80077f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	021b      	lsls	r3, r3, #8
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	461a      	mov	r2, r3
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	4313      	orrs	r3, r2
 8007802:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	b29a      	uxth	r2, r3
 8007808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800780a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800780c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800780e:	3302      	adds	r3, #2
 8007810:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 8007812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007814:	3301      	adds	r3, #1
 8007816:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8007818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800781a:	3b01      	subs	r3, #1
 800781c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800781e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007820:	2b00      	cmp	r3, #0
 8007822:	d1e0      	bne.n	80077e6 <USB_WritePMA+0x38>
  }
}
 8007824:	bf00      	nop
 8007826:	3734      	adds	r7, #52	; 0x34
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr

08007830 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007830:	b480      	push	{r7}
 8007832:	b08b      	sub	sp, #44	; 0x2c
 8007834:	af00      	add	r7, sp, #0
 8007836:	60f8      	str	r0, [r7, #12]
 8007838:	60b9      	str	r1, [r7, #8]
 800783a:	4611      	mov	r1, r2
 800783c:	461a      	mov	r2, r3
 800783e:	460b      	mov	r3, r1
 8007840:	80fb      	strh	r3, [r7, #6]
 8007842:	4613      	mov	r3, r2
 8007844:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007846:	88bb      	ldrh	r3, [r7, #4]
 8007848:	085b      	lsrs	r3, r3, #1
 800784a:	b29b      	uxth	r3, r3
 800784c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007856:	88fa      	ldrh	r2, [r7, #6]
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	4413      	add	r3, r2
 800785c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007860:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	627b      	str	r3, [r7, #36]	; 0x24
 8007866:	e018      	b.n	800789a <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8007868:	6a3b      	ldr	r3, [r7, #32]
 800786a:	881b      	ldrh	r3, [r3, #0]
 800786c:	b29b      	uxth	r3, r3
 800786e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007870:	6a3b      	ldr	r3, [r7, #32]
 8007872:	3302      	adds	r3, #2
 8007874:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	b2da      	uxtb	r2, r3
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	3301      	adds	r3, #1
 8007882:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	0a1b      	lsrs	r3, r3, #8
 8007888:	b2da      	uxtb	r2, r3
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800788e:	69fb      	ldr	r3, [r7, #28]
 8007890:	3301      	adds	r3, #1
 8007892:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 8007894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007896:	3b01      	subs	r3, #1
 8007898:	627b      	str	r3, [r7, #36]	; 0x24
 800789a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1e3      	bne.n	8007868 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80078a0:	88bb      	ldrh	r3, [r7, #4]
 80078a2:	f003 0301 	and.w	r3, r3, #1
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d007      	beq.n	80078bc <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 80078ac:	6a3b      	ldr	r3, [r7, #32]
 80078ae:	881b      	ldrh	r3, [r3, #0]
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	b2da      	uxtb	r2, r3
 80078b8:	69fb      	ldr	r3, [r7, #28]
 80078ba:	701a      	strb	r2, [r3, #0]
  }
}
 80078bc:	bf00      	nop
 80078be:	372c      	adds	r7, #44	; 0x2c
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr

080078c8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b084      	sub	sp, #16
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	460b      	mov	r3, r1
 80078d2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80078d4:	2300      	movs	r3, #0
 80078d6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	7c1b      	ldrb	r3, [r3, #16]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d115      	bne.n	800790c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80078e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078e4:	2202      	movs	r2, #2
 80078e6:	2181      	movs	r1, #129	; 0x81
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f001 fda4 	bl	8009436 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2201      	movs	r2, #1
 80078f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80078f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078f8:	2202      	movs	r2, #2
 80078fa:	2101      	movs	r1, #1
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f001 fd9a 	bl	8009436 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2201      	movs	r2, #1
 8007906:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800790a:	e012      	b.n	8007932 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800790c:	2340      	movs	r3, #64	; 0x40
 800790e:	2202      	movs	r2, #2
 8007910:	2181      	movs	r1, #129	; 0x81
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f001 fd8f 	bl	8009436 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2201      	movs	r2, #1
 800791c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800791e:	2340      	movs	r3, #64	; 0x40
 8007920:	2202      	movs	r2, #2
 8007922:	2101      	movs	r1, #1
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f001 fd86 	bl	8009436 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2201      	movs	r2, #1
 800792e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007932:	2308      	movs	r3, #8
 8007934:	2203      	movs	r2, #3
 8007936:	2182      	movs	r1, #130	; 0x82
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f001 fd7c 	bl	8009436 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2201      	movs	r2, #1
 8007942:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007944:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007948:	f001 fe9e 	bl	8009688 <USBD_static_malloc>
 800794c:	4602      	mov	r2, r0
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800795a:	2b00      	cmp	r3, #0
 800795c:	d102      	bne.n	8007964 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800795e:	2301      	movs	r3, #1
 8007960:	73fb      	strb	r3, [r7, #15]
 8007962:	e026      	b.n	80079b2 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800796a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	2200      	movs	r2, #0
 800797a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	2200      	movs	r2, #0
 8007982:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	7c1b      	ldrb	r3, [r3, #16]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d109      	bne.n	80079a2 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007994:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007998:	2101      	movs	r1, #1
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	f001 fe3d 	bl	800961a <USBD_LL_PrepareReceive>
 80079a0:	e007      	b.n	80079b2 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80079a8:	2340      	movs	r3, #64	; 0x40
 80079aa:	2101      	movs	r1, #1
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f001 fe34 	bl	800961a <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80079b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3710      	adds	r7, #16
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b084      	sub	sp, #16
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	460b      	mov	r3, r1
 80079c6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80079c8:	2300      	movs	r3, #0
 80079ca:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80079cc:	2181      	movs	r1, #129	; 0x81
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f001 fd57 	bl	8009482 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2200      	movs	r2, #0
 80079d8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80079da:	2101      	movs	r1, #1
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f001 fd50 	bl	8009482 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2200      	movs	r2, #0
 80079e6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80079ea:	2182      	movs	r1, #130	; 0x82
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f001 fd48 	bl	8009482 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2200      	movs	r2, #0
 80079f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00e      	beq.n	8007a20 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a12:	4618      	mov	r0, r3
 8007a14:	f001 fe46 	bl	80096a4 <USBD_static_free>
    pdev->pClassData = NULL;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8007a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3710      	adds	r7, #16
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}

08007a2a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007a2a:	b580      	push	{r7, lr}
 8007a2c:	b086      	sub	sp, #24
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
 8007a32:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a3a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007a40:	2300      	movs	r3, #0
 8007a42:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007a44:	2300      	movs	r3, #0
 8007a46:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	781b      	ldrb	r3, [r3, #0]
 8007a4c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d039      	beq.n	8007ac8 <USBD_CDC_Setup+0x9e>
 8007a54:	2b20      	cmp	r3, #32
 8007a56:	d17c      	bne.n	8007b52 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	88db      	ldrh	r3, [r3, #6]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d029      	beq.n	8007ab4 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	781b      	ldrb	r3, [r3, #0]
 8007a64:	b25b      	sxtb	r3, r3
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	da11      	bge.n	8007a8e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	683a      	ldr	r2, [r7, #0]
 8007a74:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007a76:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a78:	683a      	ldr	r2, [r7, #0]
 8007a7a:	88d2      	ldrh	r2, [r2, #6]
 8007a7c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007a7e:	6939      	ldr	r1, [r7, #16]
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	88db      	ldrh	r3, [r3, #6]
 8007a84:	461a      	mov	r2, r3
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f001 fa04 	bl	8008e94 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007a8c:	e068      	b.n	8007b60 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	785a      	ldrb	r2, [r3, #1]
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	88db      	ldrh	r3, [r3, #6]
 8007a9c:	b2da      	uxtb	r2, r3
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007aa4:	6939      	ldr	r1, [r7, #16]
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	88db      	ldrh	r3, [r3, #6]
 8007aaa:	461a      	mov	r2, r3
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f001 fa1f 	bl	8008ef0 <USBD_CtlPrepareRx>
      break;
 8007ab2:	e055      	b.n	8007b60 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	683a      	ldr	r2, [r7, #0]
 8007abe:	7850      	ldrb	r0, [r2, #1]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	6839      	ldr	r1, [r7, #0]
 8007ac4:	4798      	blx	r3
      break;
 8007ac6:	e04b      	b.n	8007b60 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	785b      	ldrb	r3, [r3, #1]
 8007acc:	2b0a      	cmp	r3, #10
 8007ace:	d017      	beq.n	8007b00 <USBD_CDC_Setup+0xd6>
 8007ad0:	2b0b      	cmp	r3, #11
 8007ad2:	d029      	beq.n	8007b28 <USBD_CDC_Setup+0xfe>
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d133      	bne.n	8007b40 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ade:	2b03      	cmp	r3, #3
 8007ae0:	d107      	bne.n	8007af2 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007ae2:	f107 030c 	add.w	r3, r7, #12
 8007ae6:	2202      	movs	r2, #2
 8007ae8:	4619      	mov	r1, r3
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f001 f9d2 	bl	8008e94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007af0:	e02e      	b.n	8007b50 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8007af2:	6839      	ldr	r1, [r7, #0]
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f001 f962 	bl	8008dbe <USBD_CtlError>
            ret = USBD_FAIL;
 8007afa:	2302      	movs	r3, #2
 8007afc:	75fb      	strb	r3, [r7, #23]
          break;
 8007afe:	e027      	b.n	8007b50 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b06:	2b03      	cmp	r3, #3
 8007b08:	d107      	bne.n	8007b1a <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007b0a:	f107 030f 	add.w	r3, r7, #15
 8007b0e:	2201      	movs	r2, #1
 8007b10:	4619      	mov	r1, r3
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f001 f9be 	bl	8008e94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b18:	e01a      	b.n	8007b50 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8007b1a:	6839      	ldr	r1, [r7, #0]
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f001 f94e 	bl	8008dbe <USBD_CtlError>
            ret = USBD_FAIL;
 8007b22:	2302      	movs	r3, #2
 8007b24:	75fb      	strb	r3, [r7, #23]
          break;
 8007b26:	e013      	b.n	8007b50 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b2e:	2b03      	cmp	r3, #3
 8007b30:	d00d      	beq.n	8007b4e <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8007b32:	6839      	ldr	r1, [r7, #0]
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f001 f942 	bl	8008dbe <USBD_CtlError>
            ret = USBD_FAIL;
 8007b3a:	2302      	movs	r3, #2
 8007b3c:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007b3e:	e006      	b.n	8007b4e <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8007b40:	6839      	ldr	r1, [r7, #0]
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f001 f93b 	bl	8008dbe <USBD_CtlError>
          ret = USBD_FAIL;
 8007b48:	2302      	movs	r3, #2
 8007b4a:	75fb      	strb	r3, [r7, #23]
          break;
 8007b4c:	e000      	b.n	8007b50 <USBD_CDC_Setup+0x126>
          break;
 8007b4e:	bf00      	nop
      }
      break;
 8007b50:	e006      	b.n	8007b60 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8007b52:	6839      	ldr	r1, [r7, #0]
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f001 f932 	bl	8008dbe <USBD_CtlError>
      ret = USBD_FAIL;
 8007b5a:	2302      	movs	r3, #2
 8007b5c:	75fb      	strb	r3, [r7, #23]
      break;
 8007b5e:	bf00      	nop
  }

  return ret;
 8007b60:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3718      	adds	r7, #24
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}

08007b6a <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007b6a:	b580      	push	{r7, lr}
 8007b6c:	b084      	sub	sp, #16
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
 8007b72:	460b      	mov	r3, r1
 8007b74:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b7c:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007b84:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d03a      	beq.n	8007c06 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007b90:	78fa      	ldrb	r2, [r7, #3]
 8007b92:	6879      	ldr	r1, [r7, #4]
 8007b94:	4613      	mov	r3, r2
 8007b96:	009b      	lsls	r3, r3, #2
 8007b98:	4413      	add	r3, r2
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	440b      	add	r3, r1
 8007b9e:	331c      	adds	r3, #28
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d029      	beq.n	8007bfa <USBD_CDC_DataIn+0x90>
 8007ba6:	78fa      	ldrb	r2, [r7, #3]
 8007ba8:	6879      	ldr	r1, [r7, #4]
 8007baa:	4613      	mov	r3, r2
 8007bac:	009b      	lsls	r3, r3, #2
 8007bae:	4413      	add	r3, r2
 8007bb0:	009b      	lsls	r3, r3, #2
 8007bb2:	440b      	add	r3, r1
 8007bb4:	331c      	adds	r3, #28
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	78f9      	ldrb	r1, [r7, #3]
 8007bba:	68b8      	ldr	r0, [r7, #8]
 8007bbc:	460b      	mov	r3, r1
 8007bbe:	009b      	lsls	r3, r3, #2
 8007bc0:	440b      	add	r3, r1
 8007bc2:	00db      	lsls	r3, r3, #3
 8007bc4:	4403      	add	r3, r0
 8007bc6:	3338      	adds	r3, #56	; 0x38
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	fbb2 f1f3 	udiv	r1, r2, r3
 8007bce:	fb03 f301 	mul.w	r3, r3, r1
 8007bd2:	1ad3      	subs	r3, r2, r3
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d110      	bne.n	8007bfa <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007bd8:	78fa      	ldrb	r2, [r7, #3]
 8007bda:	6879      	ldr	r1, [r7, #4]
 8007bdc:	4613      	mov	r3, r2
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	4413      	add	r3, r2
 8007be2:	009b      	lsls	r3, r3, #2
 8007be4:	440b      	add	r3, r1
 8007be6:	331c      	adds	r3, #28
 8007be8:	2200      	movs	r2, #0
 8007bea:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007bec:	78f9      	ldrb	r1, [r7, #3]
 8007bee:	2300      	movs	r3, #0
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f001 fcee 	bl	80095d4 <USBD_LL_Transmit>
 8007bf8:	e003      	b.n	8007c02 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8007c02:	2300      	movs	r3, #0
 8007c04:	e000      	b.n	8007c08 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007c06:	2302      	movs	r3, #2
  }
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3710      	adds	r7, #16
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
 8007c18:	460b      	mov	r3, r1
 8007c1a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c22:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007c24:	78fb      	ldrb	r3, [r7, #3]
 8007c26:	4619      	mov	r1, r3
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f001 fd19 	bl	8009660 <USBD_LL_GetRxDataSize>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d00d      	beq.n	8007c5c <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	68fa      	ldr	r2, [r7, #12]
 8007c4a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007c4e:	68fa      	ldr	r2, [r7, #12]
 8007c50:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007c54:	4611      	mov	r1, r2
 8007c56:	4798      	blx	r3

    return USBD_OK;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	e000      	b.n	8007c5e <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007c5c:	2302      	movs	r3, #2
  }
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3710      	adds	r7, #16
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}

08007c66 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007c66:	b580      	push	{r7, lr}
 8007c68:	b084      	sub	sp, #16
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c74:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d015      	beq.n	8007cac <USBD_CDC_EP0_RxReady+0x46>
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007c86:	2bff      	cmp	r3, #255	; 0xff
 8007c88:	d010      	beq.n	8007cac <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c90:	689b      	ldr	r3, [r3, #8]
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007c98:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007c9a:	68fa      	ldr	r2, [r7, #12]
 8007c9c:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007ca0:	b292      	uxth	r2, r2
 8007ca2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	22ff      	movs	r2, #255	; 0xff
 8007ca8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8007cac:	2300      	movs	r3, #0
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3710      	adds	r7, #16
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}
	...

08007cb8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2243      	movs	r2, #67	; 0x43
 8007cc4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007cc6:	4b03      	ldr	r3, [pc, #12]	; (8007cd4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	370c      	adds	r7, #12
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr
 8007cd4:	200000a8 	.word	0x200000a8

08007cd8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b083      	sub	sp, #12
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2243      	movs	r2, #67	; 0x43
 8007ce4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007ce6:	4b03      	ldr	r3, [pc, #12]	; (8007cf4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr
 8007cf4:	20000064 	.word	0x20000064

08007cf8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2243      	movs	r2, #67	; 0x43
 8007d04:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007d06:	4b03      	ldr	r3, [pc, #12]	; (8007d14 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr
 8007d14:	200000ec 	.word	0x200000ec

08007d18 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b083      	sub	sp, #12
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	220a      	movs	r2, #10
 8007d24:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007d26:	4b03      	ldr	r3, [pc, #12]	; (8007d34 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	370c      	adds	r7, #12
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr
 8007d34:	20000020 	.word	0x20000020

08007d38 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007d42:	2302      	movs	r3, #2
 8007d44:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d005      	beq.n	8007d58 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	683a      	ldr	r2, [r7, #0]
 8007d50:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8007d54:	2300      	movs	r3, #0
 8007d56:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3714      	adds	r7, #20
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d64:	4770      	bx	lr

08007d66 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007d66:	b480      	push	{r7}
 8007d68:	b087      	sub	sp, #28
 8007d6a:	af00      	add	r7, sp, #0
 8007d6c:	60f8      	str	r0, [r7, #12]
 8007d6e:	60b9      	str	r1, [r7, #8]
 8007d70:	4613      	mov	r3, r2
 8007d72:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d7a:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007d84:	88fa      	ldrh	r2, [r7, #6]
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8007d8c:	2300      	movs	r3, #0
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	371c      	adds	r7, #28
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr

08007d9a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007d9a:	b480      	push	{r7}
 8007d9c:	b085      	sub	sp, #20
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	6078      	str	r0, [r7, #4]
 8007da2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007daa:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	683a      	ldr	r2, [r7, #0]
 8007db0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3714      	adds	r7, #20
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr

08007dc2 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007dc2:	b580      	push	{r7, lr}
 8007dc4:	b084      	sub	sp, #16
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007dd0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d01c      	beq.n	8007e16 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d115      	bne.n	8007e12 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2201      	movs	r2, #1
 8007dea:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	2181      	movs	r1, #129	; 0x81
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f001 fbe3 	bl	80095d4 <USBD_LL_Transmit>

      return USBD_OK;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	e002      	b.n	8007e18 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8007e12:	2301      	movs	r3, #1
 8007e14:	e000      	b.n	8007e18 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007e16:	2302      	movs	r3, #2
  }
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3710      	adds	r7, #16
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}

08007e20 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e2e:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d017      	beq.n	8007e6a <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	7c1b      	ldrb	r3, [r3, #16]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d109      	bne.n	8007e56 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007e48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e4c:	2101      	movs	r1, #1
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f001 fbe3 	bl	800961a <USBD_LL_PrepareReceive>
 8007e54:	e007      	b.n	8007e66 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007e5c:	2340      	movs	r3, #64	; 0x40
 8007e5e:	2101      	movs	r1, #1
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f001 fbda 	bl	800961a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007e66:	2300      	movs	r3, #0
 8007e68:	e000      	b.n	8007e6c <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007e6a:	2302      	movs	r3, #2
  }
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3710      	adds	r7, #16
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b084      	sub	sp, #16
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	4613      	mov	r3, r2
 8007e80:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d101      	bne.n	8007e8c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007e88:	2302      	movs	r3, #2
 8007e8a:	e01a      	b.n	8007ec2 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d003      	beq.n	8007e9e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d003      	beq.n	8007eac <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	68ba      	ldr	r2, [r7, #8]
 8007ea8:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	79fa      	ldrb	r2, [r7, #7]
 8007eb8:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007eba:	68f8      	ldr	r0, [r7, #12]
 8007ebc:	f001 fa46 	bl	800934c <USBD_LL_Init>

  return USBD_OK;
 8007ec0:	2300      	movs	r3, #0
}
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	3710      	adds	r7, #16
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}

08007eca <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007eca:	b480      	push	{r7}
 8007ecc:	b085      	sub	sp, #20
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
 8007ed2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d006      	beq.n	8007eec <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	683a      	ldr	r2, [r7, #0]
 8007ee2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	73fb      	strb	r3, [r7, #15]
 8007eea:	e001      	b.n	8007ef0 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007eec:	2302      	movs	r3, #2
 8007eee:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3714      	adds	r7, #20
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr

08007efe <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007efe:	b580      	push	{r7, lr}
 8007f00:	b082      	sub	sp, #8
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f001 fa7a 	bl	8009400 <USBD_LL_Start>

  return USBD_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3708      	adds	r7, #8
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007f16:	b480      	push	{r7}
 8007f18:	b083      	sub	sp, #12
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007f1e:	2300      	movs	r3, #0
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	370c      	adds	r7, #12
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	460b      	mov	r3, r1
 8007f36:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007f38:	2302      	movs	r3, #2
 8007f3a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d00c      	beq.n	8007f60 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	78fa      	ldrb	r2, [r7, #3]
 8007f50:	4611      	mov	r1, r2
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	4798      	blx	r3
 8007f56:	4603      	mov	r3, r0
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d101      	bne.n	8007f60 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f62:	4618      	mov	r0, r3
 8007f64:	3710      	adds	r7, #16
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bd80      	pop	{r7, pc}

08007f6a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007f6a:	b580      	push	{r7, lr}
 8007f6c:	b082      	sub	sp, #8
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	6078      	str	r0, [r7, #4]
 8007f72:	460b      	mov	r3, r1
 8007f74:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	78fa      	ldrb	r2, [r7, #3]
 8007f80:	4611      	mov	r1, r2
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	4798      	blx	r3

  return USBD_OK;
 8007f86:	2300      	movs	r3, #0
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3708      	adds	r7, #8
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b082      	sub	sp, #8
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
 8007f98:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007fa0:	6839      	ldr	r1, [r7, #0]
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f000 fece 	bl	8008d44 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2201      	movs	r2, #1
 8007fac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007fb6:	461a      	mov	r2, r3
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007fc4:	f003 031f 	and.w	r3, r3, #31
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d00c      	beq.n	8007fe6 <USBD_LL_SetupStage+0x56>
 8007fcc:	2b01      	cmp	r3, #1
 8007fce:	d302      	bcc.n	8007fd6 <USBD_LL_SetupStage+0x46>
 8007fd0:	2b02      	cmp	r3, #2
 8007fd2:	d010      	beq.n	8007ff6 <USBD_LL_SetupStage+0x66>
 8007fd4:	e017      	b.n	8008006 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007fdc:	4619      	mov	r1, r3
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f000 f9ce 	bl	8008380 <USBD_StdDevReq>
      break;
 8007fe4:	e01a      	b.n	800801c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007fec:	4619      	mov	r1, r3
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f000 fa30 	bl	8008454 <USBD_StdItfReq>
      break;
 8007ff4:	e012      	b.n	800801c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007ffc:	4619      	mov	r1, r3
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f000 fa6e 	bl	80084e0 <USBD_StdEPReq>
      break;
 8008004:	e00a      	b.n	800801c <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800800c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008010:	b2db      	uxtb	r3, r3
 8008012:	4619      	mov	r1, r3
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f001 fa53 	bl	80094c0 <USBD_LL_StallEP>
      break;
 800801a:	bf00      	nop
  }

  return USBD_OK;
 800801c:	2300      	movs	r3, #0
}
 800801e:	4618      	mov	r0, r3
 8008020:	3708      	adds	r7, #8
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}

08008026 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008026:	b580      	push	{r7, lr}
 8008028:	b086      	sub	sp, #24
 800802a:	af00      	add	r7, sp, #0
 800802c:	60f8      	str	r0, [r7, #12]
 800802e:	460b      	mov	r3, r1
 8008030:	607a      	str	r2, [r7, #4]
 8008032:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008034:	7afb      	ldrb	r3, [r7, #11]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d14b      	bne.n	80080d2 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008040:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008048:	2b03      	cmp	r3, #3
 800804a:	d134      	bne.n	80080b6 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	68da      	ldr	r2, [r3, #12]
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	429a      	cmp	r2, r3
 8008056:	d919      	bls.n	800808c <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	68da      	ldr	r2, [r3, #12]
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	691b      	ldr	r3, [r3, #16]
 8008060:	1ad2      	subs	r2, r2, r3
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	68da      	ldr	r2, [r3, #12]
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800806e:	429a      	cmp	r2, r3
 8008070:	d203      	bcs.n	800807a <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008076:	b29b      	uxth	r3, r3
 8008078:	e002      	b.n	8008080 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800807e:	b29b      	uxth	r3, r3
 8008080:	461a      	mov	r2, r3
 8008082:	6879      	ldr	r1, [r7, #4]
 8008084:	68f8      	ldr	r0, [r7, #12]
 8008086:	f000 ff51 	bl	8008f2c <USBD_CtlContinueRx>
 800808a:	e038      	b.n	80080fe <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008092:	691b      	ldr	r3, [r3, #16]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d00a      	beq.n	80080ae <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800809e:	2b03      	cmp	r3, #3
 80080a0:	d105      	bne.n	80080ae <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	68f8      	ldr	r0, [r7, #12]
 80080ac:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80080ae:	68f8      	ldr	r0, [r7, #12]
 80080b0:	f000 ff4e 	bl	8008f50 <USBD_CtlSendStatus>
 80080b4:	e023      	b.n	80080fe <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80080bc:	2b05      	cmp	r3, #5
 80080be:	d11e      	bne.n	80080fe <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80080c8:	2100      	movs	r1, #0
 80080ca:	68f8      	ldr	r0, [r7, #12]
 80080cc:	f001 f9f8 	bl	80094c0 <USBD_LL_StallEP>
 80080d0:	e015      	b.n	80080fe <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80080d8:	699b      	ldr	r3, [r3, #24]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00d      	beq.n	80080fa <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80080e4:	2b03      	cmp	r3, #3
 80080e6:	d108      	bne.n	80080fa <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80080ee:	699b      	ldr	r3, [r3, #24]
 80080f0:	7afa      	ldrb	r2, [r7, #11]
 80080f2:	4611      	mov	r1, r2
 80080f4:	68f8      	ldr	r0, [r7, #12]
 80080f6:	4798      	blx	r3
 80080f8:	e001      	b.n	80080fe <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80080fa:	2302      	movs	r3, #2
 80080fc:	e000      	b.n	8008100 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	3718      	adds	r7, #24
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b086      	sub	sp, #24
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	460b      	mov	r3, r1
 8008112:	607a      	str	r2, [r7, #4]
 8008114:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008116:	7afb      	ldrb	r3, [r7, #11]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d17f      	bne.n	800821c <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	3314      	adds	r3, #20
 8008120:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008128:	2b02      	cmp	r3, #2
 800812a:	d15c      	bne.n	80081e6 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	68da      	ldr	r2, [r3, #12]
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	691b      	ldr	r3, [r3, #16]
 8008134:	429a      	cmp	r2, r3
 8008136:	d915      	bls.n	8008164 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	68da      	ldr	r2, [r3, #12]
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	691b      	ldr	r3, [r3, #16]
 8008140:	1ad2      	subs	r2, r2, r3
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	68db      	ldr	r3, [r3, #12]
 800814a:	b29b      	uxth	r3, r3
 800814c:	461a      	mov	r2, r3
 800814e:	6879      	ldr	r1, [r7, #4]
 8008150:	68f8      	ldr	r0, [r7, #12]
 8008152:	f000 febb 	bl	8008ecc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008156:	2300      	movs	r3, #0
 8008158:	2200      	movs	r2, #0
 800815a:	2100      	movs	r1, #0
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f001 fa5c 	bl	800961a <USBD_LL_PrepareReceive>
 8008162:	e04e      	b.n	8008202 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	689b      	ldr	r3, [r3, #8]
 8008168:	697a      	ldr	r2, [r7, #20]
 800816a:	6912      	ldr	r2, [r2, #16]
 800816c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008170:	fb02 f201 	mul.w	r2, r2, r1
 8008174:	1a9b      	subs	r3, r3, r2
 8008176:	2b00      	cmp	r3, #0
 8008178:	d11c      	bne.n	80081b4 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	689a      	ldr	r2, [r3, #8]
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008182:	429a      	cmp	r2, r3
 8008184:	d316      	bcc.n	80081b4 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	689a      	ldr	r2, [r3, #8]
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008190:	429a      	cmp	r2, r3
 8008192:	d20f      	bcs.n	80081b4 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008194:	2200      	movs	r2, #0
 8008196:	2100      	movs	r1, #0
 8008198:	68f8      	ldr	r0, [r7, #12]
 800819a:	f000 fe97 	bl	8008ecc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2200      	movs	r2, #0
 80081a2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80081a6:	2300      	movs	r3, #0
 80081a8:	2200      	movs	r2, #0
 80081aa:	2100      	movs	r1, #0
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	f001 fa34 	bl	800961a <USBD_LL_PrepareReceive>
 80081b2:	e026      	b.n	8008202 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081ba:	68db      	ldr	r3, [r3, #12]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d00a      	beq.n	80081d6 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80081c6:	2b03      	cmp	r3, #3
 80081c8:	d105      	bne.n	80081d6 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081d0:	68db      	ldr	r3, [r3, #12]
 80081d2:	68f8      	ldr	r0, [r7, #12]
 80081d4:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80081d6:	2180      	movs	r1, #128	; 0x80
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f001 f971 	bl	80094c0 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	f000 fec9 	bl	8008f76 <USBD_CtlReceiveStatus>
 80081e4:	e00d      	b.n	8008202 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80081ec:	2b04      	cmp	r3, #4
 80081ee:	d004      	beq.n	80081fa <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d103      	bne.n	8008202 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80081fa:	2180      	movs	r1, #128	; 0x80
 80081fc:	68f8      	ldr	r0, [r7, #12]
 80081fe:	f001 f95f 	bl	80094c0 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008208:	2b01      	cmp	r3, #1
 800820a:	d11d      	bne.n	8008248 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800820c:	68f8      	ldr	r0, [r7, #12]
 800820e:	f7ff fe82 	bl	8007f16 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2200      	movs	r2, #0
 8008216:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800821a:	e015      	b.n	8008248 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008222:	695b      	ldr	r3, [r3, #20]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d00d      	beq.n	8008244 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800822e:	2b03      	cmp	r3, #3
 8008230:	d108      	bne.n	8008244 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008238:	695b      	ldr	r3, [r3, #20]
 800823a:	7afa      	ldrb	r2, [r7, #11]
 800823c:	4611      	mov	r1, r2
 800823e:	68f8      	ldr	r0, [r7, #12]
 8008240:	4798      	blx	r3
 8008242:	e001      	b.n	8008248 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008244:	2302      	movs	r3, #2
 8008246:	e000      	b.n	800824a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008248:	2300      	movs	r3, #0
}
 800824a:	4618      	mov	r0, r3
 800824c:	3718      	adds	r7, #24
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}

08008252 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008252:	b580      	push	{r7, lr}
 8008254:	b082      	sub	sp, #8
 8008256:	af00      	add	r7, sp, #0
 8008258:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800825a:	2340      	movs	r3, #64	; 0x40
 800825c:	2200      	movs	r2, #0
 800825e:	2100      	movs	r1, #0
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f001 f8e8 	bl	8009436 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2201      	movs	r2, #1
 800826a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2240      	movs	r2, #64	; 0x40
 8008272:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008276:	2340      	movs	r3, #64	; 0x40
 8008278:	2200      	movs	r2, #0
 800827a:	2180      	movs	r1, #128	; 0x80
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f001 f8da 	bl	8009436 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2201      	movs	r2, #1
 8008286:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2240      	movs	r2, #64	; 0x40
 800828c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2201      	movs	r2, #1
 8008292:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2200      	movs	r2, #0
 80082a8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d009      	beq.n	80082ca <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	6852      	ldr	r2, [r2, #4]
 80082c2:	b2d2      	uxtb	r2, r2
 80082c4:	4611      	mov	r1, r2
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	4798      	blx	r3
  }

  return USBD_OK;
 80082ca:	2300      	movs	r3, #0
}
 80082cc:	4618      	mov	r0, r3
 80082ce:	3708      	adds	r7, #8
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b083      	sub	sp, #12
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	460b      	mov	r3, r1
 80082de:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	78fa      	ldrb	r2, [r7, #3]
 80082e4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80082e6:	2300      	movs	r3, #0
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	370c      	adds	r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr

080082f4 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b083      	sub	sp, #12
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2204      	movs	r2, #4
 800830c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008310:	2300      	movs	r3, #0
}
 8008312:	4618      	mov	r0, r3
 8008314:	370c      	adds	r7, #12
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr

0800831e <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800831e:	b480      	push	{r7}
 8008320:	b083      	sub	sp, #12
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800832c:	2b04      	cmp	r3, #4
 800832e:	d105      	bne.n	800833c <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	370c      	adds	r7, #12
 8008342:	46bd      	mov	sp, r7
 8008344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008348:	4770      	bx	lr

0800834a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800834a:	b580      	push	{r7, lr}
 800834c:	b082      	sub	sp, #8
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008358:	2b03      	cmp	r3, #3
 800835a:	d10b      	bne.n	8008374 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008362:	69db      	ldr	r3, [r3, #28]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d005      	beq.n	8008374 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800836e:	69db      	ldr	r3, [r3, #28]
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008374:	2300      	movs	r3, #0
}
 8008376:	4618      	mov	r0, r3
 8008378:	3708      	adds	r7, #8
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}
	...

08008380 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800838a:	2300      	movs	r3, #0
 800838c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008396:	2b20      	cmp	r3, #32
 8008398:	d004      	beq.n	80083a4 <USBD_StdDevReq+0x24>
 800839a:	2b40      	cmp	r3, #64	; 0x40
 800839c:	d002      	beq.n	80083a4 <USBD_StdDevReq+0x24>
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d008      	beq.n	80083b4 <USBD_StdDevReq+0x34>
 80083a2:	e04c      	b.n	800843e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80083aa:	689b      	ldr	r3, [r3, #8]
 80083ac:	6839      	ldr	r1, [r7, #0]
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	4798      	blx	r3
      break;
 80083b2:	e049      	b.n	8008448 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	785b      	ldrb	r3, [r3, #1]
 80083b8:	2b09      	cmp	r3, #9
 80083ba:	d83a      	bhi.n	8008432 <USBD_StdDevReq+0xb2>
 80083bc:	a201      	add	r2, pc, #4	; (adr r2, 80083c4 <USBD_StdDevReq+0x44>)
 80083be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083c2:	bf00      	nop
 80083c4:	08008415 	.word	0x08008415
 80083c8:	08008429 	.word	0x08008429
 80083cc:	08008433 	.word	0x08008433
 80083d0:	0800841f 	.word	0x0800841f
 80083d4:	08008433 	.word	0x08008433
 80083d8:	080083f7 	.word	0x080083f7
 80083dc:	080083ed 	.word	0x080083ed
 80083e0:	08008433 	.word	0x08008433
 80083e4:	0800840b 	.word	0x0800840b
 80083e8:	08008401 	.word	0x08008401
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80083ec:	6839      	ldr	r1, [r7, #0]
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 f9d4 	bl	800879c <USBD_GetDescriptor>
          break;
 80083f4:	e022      	b.n	800843c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80083f6:	6839      	ldr	r1, [r7, #0]
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f000 fb37 	bl	8008a6c <USBD_SetAddress>
          break;
 80083fe:	e01d      	b.n	800843c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008400:	6839      	ldr	r1, [r7, #0]
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 fb74 	bl	8008af0 <USBD_SetConfig>
          break;
 8008408:	e018      	b.n	800843c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800840a:	6839      	ldr	r1, [r7, #0]
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f000 fbfd 	bl	8008c0c <USBD_GetConfig>
          break;
 8008412:	e013      	b.n	800843c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008414:	6839      	ldr	r1, [r7, #0]
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 fc2c 	bl	8008c74 <USBD_GetStatus>
          break;
 800841c:	e00e      	b.n	800843c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800841e:	6839      	ldr	r1, [r7, #0]
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f000 fc5a 	bl	8008cda <USBD_SetFeature>
          break;
 8008426:	e009      	b.n	800843c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008428:	6839      	ldr	r1, [r7, #0]
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fc69 	bl	8008d02 <USBD_ClrFeature>
          break;
 8008430:	e004      	b.n	800843c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008432:	6839      	ldr	r1, [r7, #0]
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f000 fcc2 	bl	8008dbe <USBD_CtlError>
          break;
 800843a:	bf00      	nop
      }
      break;
 800843c:	e004      	b.n	8008448 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800843e:	6839      	ldr	r1, [r7, #0]
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 fcbc 	bl	8008dbe <USBD_CtlError>
      break;
 8008446:	bf00      	nop
  }

  return ret;
 8008448:	7bfb      	ldrb	r3, [r7, #15]
}
 800844a:	4618      	mov	r0, r3
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop

08008454 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b084      	sub	sp, #16
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800845e:	2300      	movs	r3, #0
 8008460:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	781b      	ldrb	r3, [r3, #0]
 8008466:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800846a:	2b20      	cmp	r3, #32
 800846c:	d003      	beq.n	8008476 <USBD_StdItfReq+0x22>
 800846e:	2b40      	cmp	r3, #64	; 0x40
 8008470:	d001      	beq.n	8008476 <USBD_StdItfReq+0x22>
 8008472:	2b00      	cmp	r3, #0
 8008474:	d12a      	bne.n	80084cc <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800847c:	3b01      	subs	r3, #1
 800847e:	2b02      	cmp	r3, #2
 8008480:	d81d      	bhi.n	80084be <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	889b      	ldrh	r3, [r3, #4]
 8008486:	b2db      	uxtb	r3, r3
 8008488:	2b01      	cmp	r3, #1
 800848a:	d813      	bhi.n	80084b4 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008492:	689b      	ldr	r3, [r3, #8]
 8008494:	6839      	ldr	r1, [r7, #0]
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	4798      	blx	r3
 800849a:	4603      	mov	r3, r0
 800849c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	88db      	ldrh	r3, [r3, #6]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d110      	bne.n	80084c8 <USBD_StdItfReq+0x74>
 80084a6:	7bfb      	ldrb	r3, [r7, #15]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d10d      	bne.n	80084c8 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f000 fd4f 	bl	8008f50 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80084b2:	e009      	b.n	80084c8 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 80084b4:	6839      	ldr	r1, [r7, #0]
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f000 fc81 	bl	8008dbe <USBD_CtlError>
          break;
 80084bc:	e004      	b.n	80084c8 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 80084be:	6839      	ldr	r1, [r7, #0]
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f000 fc7c 	bl	8008dbe <USBD_CtlError>
          break;
 80084c6:	e000      	b.n	80084ca <USBD_StdItfReq+0x76>
          break;
 80084c8:	bf00      	nop
      }
      break;
 80084ca:	e004      	b.n	80084d6 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 80084cc:	6839      	ldr	r1, [r7, #0]
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f000 fc75 	bl	8008dbe <USBD_CtlError>
      break;
 80084d4:	bf00      	nop
  }

  return USBD_OK;
 80084d6:	2300      	movs	r3, #0
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3710      	adds	r7, #16
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}

080084e0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80084ea:	2300      	movs	r3, #0
 80084ec:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	889b      	ldrh	r3, [r3, #4]
 80084f2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	781b      	ldrb	r3, [r3, #0]
 80084f8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80084fc:	2b20      	cmp	r3, #32
 80084fe:	d004      	beq.n	800850a <USBD_StdEPReq+0x2a>
 8008500:	2b40      	cmp	r3, #64	; 0x40
 8008502:	d002      	beq.n	800850a <USBD_StdEPReq+0x2a>
 8008504:	2b00      	cmp	r3, #0
 8008506:	d008      	beq.n	800851a <USBD_StdEPReq+0x3a>
 8008508:	e13d      	b.n	8008786 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008510:	689b      	ldr	r3, [r3, #8]
 8008512:	6839      	ldr	r1, [r7, #0]
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	4798      	blx	r3
      break;
 8008518:	e13a      	b.n	8008790 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008522:	2b20      	cmp	r3, #32
 8008524:	d10a      	bne.n	800853c <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	6839      	ldr	r1, [r7, #0]
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	4798      	blx	r3
 8008534:	4603      	mov	r3, r0
 8008536:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008538:	7bfb      	ldrb	r3, [r7, #15]
 800853a:	e12a      	b.n	8008792 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	785b      	ldrb	r3, [r3, #1]
 8008540:	2b01      	cmp	r3, #1
 8008542:	d03e      	beq.n	80085c2 <USBD_StdEPReq+0xe2>
 8008544:	2b03      	cmp	r3, #3
 8008546:	d002      	beq.n	800854e <USBD_StdEPReq+0x6e>
 8008548:	2b00      	cmp	r3, #0
 800854a:	d070      	beq.n	800862e <USBD_StdEPReq+0x14e>
 800854c:	e115      	b.n	800877a <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008554:	2b02      	cmp	r3, #2
 8008556:	d002      	beq.n	800855e <USBD_StdEPReq+0x7e>
 8008558:	2b03      	cmp	r3, #3
 800855a:	d015      	beq.n	8008588 <USBD_StdEPReq+0xa8>
 800855c:	e02b      	b.n	80085b6 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800855e:	7bbb      	ldrb	r3, [r7, #14]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d00c      	beq.n	800857e <USBD_StdEPReq+0x9e>
 8008564:	7bbb      	ldrb	r3, [r7, #14]
 8008566:	2b80      	cmp	r3, #128	; 0x80
 8008568:	d009      	beq.n	800857e <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800856a:	7bbb      	ldrb	r3, [r7, #14]
 800856c:	4619      	mov	r1, r3
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f000 ffa6 	bl	80094c0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008574:	2180      	movs	r1, #128	; 0x80
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 ffa2 	bl	80094c0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800857c:	e020      	b.n	80085c0 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800857e:	6839      	ldr	r1, [r7, #0]
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f000 fc1c 	bl	8008dbe <USBD_CtlError>
              break;
 8008586:	e01b      	b.n	80085c0 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	885b      	ldrh	r3, [r3, #2]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d10e      	bne.n	80085ae <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8008590:	7bbb      	ldrb	r3, [r7, #14]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00b      	beq.n	80085ae <USBD_StdEPReq+0xce>
 8008596:	7bbb      	ldrb	r3, [r7, #14]
 8008598:	2b80      	cmp	r3, #128	; 0x80
 800859a:	d008      	beq.n	80085ae <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	88db      	ldrh	r3, [r3, #6]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d104      	bne.n	80085ae <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80085a4:	7bbb      	ldrb	r3, [r7, #14]
 80085a6:	4619      	mov	r1, r3
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 ff89 	bl	80094c0 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f000 fcce 	bl	8008f50 <USBD_CtlSendStatus>

              break;
 80085b4:	e004      	b.n	80085c0 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 80085b6:	6839      	ldr	r1, [r7, #0]
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f000 fc00 	bl	8008dbe <USBD_CtlError>
              break;
 80085be:	bf00      	nop
          }
          break;
 80085c0:	e0e0      	b.n	8008784 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085c8:	2b02      	cmp	r3, #2
 80085ca:	d002      	beq.n	80085d2 <USBD_StdEPReq+0xf2>
 80085cc:	2b03      	cmp	r3, #3
 80085ce:	d015      	beq.n	80085fc <USBD_StdEPReq+0x11c>
 80085d0:	e026      	b.n	8008620 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085d2:	7bbb      	ldrb	r3, [r7, #14]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d00c      	beq.n	80085f2 <USBD_StdEPReq+0x112>
 80085d8:	7bbb      	ldrb	r3, [r7, #14]
 80085da:	2b80      	cmp	r3, #128	; 0x80
 80085dc:	d009      	beq.n	80085f2 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80085de:	7bbb      	ldrb	r3, [r7, #14]
 80085e0:	4619      	mov	r1, r3
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f000 ff6c 	bl	80094c0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80085e8:	2180      	movs	r1, #128	; 0x80
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 ff68 	bl	80094c0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80085f0:	e01c      	b.n	800862c <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 80085f2:	6839      	ldr	r1, [r7, #0]
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f000 fbe2 	bl	8008dbe <USBD_CtlError>
              break;
 80085fa:	e017      	b.n	800862c <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	885b      	ldrh	r3, [r3, #2]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d112      	bne.n	800862a <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008604:	7bbb      	ldrb	r3, [r7, #14]
 8008606:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800860a:	2b00      	cmp	r3, #0
 800860c:	d004      	beq.n	8008618 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800860e:	7bbb      	ldrb	r3, [r7, #14]
 8008610:	4619      	mov	r1, r3
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 ff73 	bl	80094fe <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f000 fc99 	bl	8008f50 <USBD_CtlSendStatus>
              }
              break;
 800861e:	e004      	b.n	800862a <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8008620:	6839      	ldr	r1, [r7, #0]
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f000 fbcb 	bl	8008dbe <USBD_CtlError>
              break;
 8008628:	e000      	b.n	800862c <USBD_StdEPReq+0x14c>
              break;
 800862a:	bf00      	nop
          }
          break;
 800862c:	e0aa      	b.n	8008784 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008634:	2b02      	cmp	r3, #2
 8008636:	d002      	beq.n	800863e <USBD_StdEPReq+0x15e>
 8008638:	2b03      	cmp	r3, #3
 800863a:	d032      	beq.n	80086a2 <USBD_StdEPReq+0x1c2>
 800863c:	e097      	b.n	800876e <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800863e:	7bbb      	ldrb	r3, [r7, #14]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d007      	beq.n	8008654 <USBD_StdEPReq+0x174>
 8008644:	7bbb      	ldrb	r3, [r7, #14]
 8008646:	2b80      	cmp	r3, #128	; 0x80
 8008648:	d004      	beq.n	8008654 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800864a:	6839      	ldr	r1, [r7, #0]
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fbb6 	bl	8008dbe <USBD_CtlError>
                break;
 8008652:	e091      	b.n	8008778 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008654:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008658:	2b00      	cmp	r3, #0
 800865a:	da0b      	bge.n	8008674 <USBD_StdEPReq+0x194>
 800865c:	7bbb      	ldrb	r3, [r7, #14]
 800865e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008662:	4613      	mov	r3, r2
 8008664:	009b      	lsls	r3, r3, #2
 8008666:	4413      	add	r3, r2
 8008668:	009b      	lsls	r3, r3, #2
 800866a:	3310      	adds	r3, #16
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	4413      	add	r3, r2
 8008670:	3304      	adds	r3, #4
 8008672:	e00b      	b.n	800868c <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008674:	7bbb      	ldrb	r3, [r7, #14]
 8008676:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800867a:	4613      	mov	r3, r2
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	4413      	add	r3, r2
 8008680:	009b      	lsls	r3, r3, #2
 8008682:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	4413      	add	r3, r2
 800868a:	3304      	adds	r3, #4
 800868c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	2200      	movs	r2, #0
 8008692:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	2202      	movs	r2, #2
 8008698:	4619      	mov	r1, r3
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 fbfa 	bl	8008e94 <USBD_CtlSendData>
              break;
 80086a0:	e06a      	b.n	8008778 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80086a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	da11      	bge.n	80086ce <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80086aa:	7bbb      	ldrb	r3, [r7, #14]
 80086ac:	f003 020f 	and.w	r2, r3, #15
 80086b0:	6879      	ldr	r1, [r7, #4]
 80086b2:	4613      	mov	r3, r2
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	4413      	add	r3, r2
 80086b8:	009b      	lsls	r3, r3, #2
 80086ba:	440b      	add	r3, r1
 80086bc:	3318      	adds	r3, #24
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d117      	bne.n	80086f4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80086c4:	6839      	ldr	r1, [r7, #0]
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 fb79 	bl	8008dbe <USBD_CtlError>
                  break;
 80086cc:	e054      	b.n	8008778 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80086ce:	7bbb      	ldrb	r3, [r7, #14]
 80086d0:	f003 020f 	and.w	r2, r3, #15
 80086d4:	6879      	ldr	r1, [r7, #4]
 80086d6:	4613      	mov	r3, r2
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	4413      	add	r3, r2
 80086dc:	009b      	lsls	r3, r3, #2
 80086de:	440b      	add	r3, r1
 80086e0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d104      	bne.n	80086f4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80086ea:	6839      	ldr	r1, [r7, #0]
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 fb66 	bl	8008dbe <USBD_CtlError>
                  break;
 80086f2:	e041      	b.n	8008778 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	da0b      	bge.n	8008714 <USBD_StdEPReq+0x234>
 80086fc:	7bbb      	ldrb	r3, [r7, #14]
 80086fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008702:	4613      	mov	r3, r2
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	4413      	add	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	3310      	adds	r3, #16
 800870c:	687a      	ldr	r2, [r7, #4]
 800870e:	4413      	add	r3, r2
 8008710:	3304      	adds	r3, #4
 8008712:	e00b      	b.n	800872c <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008714:	7bbb      	ldrb	r3, [r7, #14]
 8008716:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800871a:	4613      	mov	r3, r2
 800871c:	009b      	lsls	r3, r3, #2
 800871e:	4413      	add	r3, r2
 8008720:	009b      	lsls	r3, r3, #2
 8008722:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	4413      	add	r3, r2
 800872a:	3304      	adds	r3, #4
 800872c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800872e:	7bbb      	ldrb	r3, [r7, #14]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d002      	beq.n	800873a <USBD_StdEPReq+0x25a>
 8008734:	7bbb      	ldrb	r3, [r7, #14]
 8008736:	2b80      	cmp	r3, #128	; 0x80
 8008738:	d103      	bne.n	8008742 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	2200      	movs	r2, #0
 800873e:	601a      	str	r2, [r3, #0]
 8008740:	e00e      	b.n	8008760 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008742:	7bbb      	ldrb	r3, [r7, #14]
 8008744:	4619      	mov	r1, r3
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f000 fef8 	bl	800953c <USBD_LL_IsStallEP>
 800874c:	4603      	mov	r3, r0
 800874e:	2b00      	cmp	r3, #0
 8008750:	d003      	beq.n	800875a <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	2201      	movs	r2, #1
 8008756:	601a      	str	r2, [r3, #0]
 8008758:	e002      	b.n	8008760 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	2200      	movs	r2, #0
 800875e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	2202      	movs	r2, #2
 8008764:	4619      	mov	r1, r3
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f000 fb94 	bl	8008e94 <USBD_CtlSendData>
              break;
 800876c:	e004      	b.n	8008778 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800876e:	6839      	ldr	r1, [r7, #0]
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f000 fb24 	bl	8008dbe <USBD_CtlError>
              break;
 8008776:	bf00      	nop
          }
          break;
 8008778:	e004      	b.n	8008784 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800877a:	6839      	ldr	r1, [r7, #0]
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 fb1e 	bl	8008dbe <USBD_CtlError>
          break;
 8008782:	bf00      	nop
      }
      break;
 8008784:	e004      	b.n	8008790 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8008786:	6839      	ldr	r1, [r7, #0]
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f000 fb18 	bl	8008dbe <USBD_CtlError>
      break;
 800878e:	bf00      	nop
  }

  return ret;
 8008790:	7bfb      	ldrb	r3, [r7, #15]
}
 8008792:	4618      	mov	r0, r3
 8008794:	3710      	adds	r7, #16
 8008796:	46bd      	mov	sp, r7
 8008798:	bd80      	pop	{r7, pc}
	...

0800879c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
 80087a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80087a6:	2300      	movs	r3, #0
 80087a8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80087aa:	2300      	movs	r3, #0
 80087ac:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80087ae:	2300      	movs	r3, #0
 80087b0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	885b      	ldrh	r3, [r3, #2]
 80087b6:	0a1b      	lsrs	r3, r3, #8
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	3b01      	subs	r3, #1
 80087bc:	2b06      	cmp	r3, #6
 80087be:	f200 8128 	bhi.w	8008a12 <USBD_GetDescriptor+0x276>
 80087c2:	a201      	add	r2, pc, #4	; (adr r2, 80087c8 <USBD_GetDescriptor+0x2c>)
 80087c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c8:	080087e5 	.word	0x080087e5
 80087cc:	080087fd 	.word	0x080087fd
 80087d0:	0800883d 	.word	0x0800883d
 80087d4:	08008a13 	.word	0x08008a13
 80087d8:	08008a13 	.word	0x08008a13
 80087dc:	080089b3 	.word	0x080089b3
 80087e0:	080089df 	.word	0x080089df
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	7c12      	ldrb	r2, [r2, #16]
 80087f0:	f107 0108 	add.w	r1, r7, #8
 80087f4:	4610      	mov	r0, r2
 80087f6:	4798      	blx	r3
 80087f8:	60f8      	str	r0, [r7, #12]
      break;
 80087fa:	e112      	b.n	8008a22 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	7c1b      	ldrb	r3, [r3, #16]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d10d      	bne.n	8008820 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800880a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800880c:	f107 0208 	add.w	r2, r7, #8
 8008810:	4610      	mov	r0, r2
 8008812:	4798      	blx	r3
 8008814:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	3301      	adds	r3, #1
 800881a:	2202      	movs	r2, #2
 800881c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800881e:	e100      	b.n	8008a22 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008828:	f107 0208 	add.w	r2, r7, #8
 800882c:	4610      	mov	r0, r2
 800882e:	4798      	blx	r3
 8008830:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	3301      	adds	r3, #1
 8008836:	2202      	movs	r2, #2
 8008838:	701a      	strb	r2, [r3, #0]
      break;
 800883a:	e0f2      	b.n	8008a22 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	885b      	ldrh	r3, [r3, #2]
 8008840:	b2db      	uxtb	r3, r3
 8008842:	2b05      	cmp	r3, #5
 8008844:	f200 80ac 	bhi.w	80089a0 <USBD_GetDescriptor+0x204>
 8008848:	a201      	add	r2, pc, #4	; (adr r2, 8008850 <USBD_GetDescriptor+0xb4>)
 800884a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800884e:	bf00      	nop
 8008850:	08008869 	.word	0x08008869
 8008854:	0800889d 	.word	0x0800889d
 8008858:	080088d1 	.word	0x080088d1
 800885c:	08008905 	.word	0x08008905
 8008860:	08008939 	.word	0x08008939
 8008864:	0800896d 	.word	0x0800896d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d00b      	beq.n	800888c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	7c12      	ldrb	r2, [r2, #16]
 8008880:	f107 0108 	add.w	r1, r7, #8
 8008884:	4610      	mov	r0, r2
 8008886:	4798      	blx	r3
 8008888:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800888a:	e091      	b.n	80089b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800888c:	6839      	ldr	r1, [r7, #0]
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	f000 fa95 	bl	8008dbe <USBD_CtlError>
            err++;
 8008894:	7afb      	ldrb	r3, [r7, #11]
 8008896:	3301      	adds	r3, #1
 8008898:	72fb      	strb	r3, [r7, #11]
          break;
 800889a:	e089      	b.n	80089b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00b      	beq.n	80088c0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	687a      	ldr	r2, [r7, #4]
 80088b2:	7c12      	ldrb	r2, [r2, #16]
 80088b4:	f107 0108 	add.w	r1, r7, #8
 80088b8:	4610      	mov	r0, r2
 80088ba:	4798      	blx	r3
 80088bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088be:	e077      	b.n	80089b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088c0:	6839      	ldr	r1, [r7, #0]
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 fa7b 	bl	8008dbe <USBD_CtlError>
            err++;
 80088c8:	7afb      	ldrb	r3, [r7, #11]
 80088ca:	3301      	adds	r3, #1
 80088cc:	72fb      	strb	r3, [r7, #11]
          break;
 80088ce:	e06f      	b.n	80089b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088d6:	68db      	ldr	r3, [r3, #12]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d00b      	beq.n	80088f4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088e2:	68db      	ldr	r3, [r3, #12]
 80088e4:	687a      	ldr	r2, [r7, #4]
 80088e6:	7c12      	ldrb	r2, [r2, #16]
 80088e8:	f107 0108 	add.w	r1, r7, #8
 80088ec:	4610      	mov	r0, r2
 80088ee:	4798      	blx	r3
 80088f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088f2:	e05d      	b.n	80089b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088f4:	6839      	ldr	r1, [r7, #0]
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f000 fa61 	bl	8008dbe <USBD_CtlError>
            err++;
 80088fc:	7afb      	ldrb	r3, [r7, #11]
 80088fe:	3301      	adds	r3, #1
 8008900:	72fb      	strb	r3, [r7, #11]
          break;
 8008902:	e055      	b.n	80089b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800890a:	691b      	ldr	r3, [r3, #16]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d00b      	beq.n	8008928 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008916:	691b      	ldr	r3, [r3, #16]
 8008918:	687a      	ldr	r2, [r7, #4]
 800891a:	7c12      	ldrb	r2, [r2, #16]
 800891c:	f107 0108 	add.w	r1, r7, #8
 8008920:	4610      	mov	r0, r2
 8008922:	4798      	blx	r3
 8008924:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008926:	e043      	b.n	80089b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008928:	6839      	ldr	r1, [r7, #0]
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 fa47 	bl	8008dbe <USBD_CtlError>
            err++;
 8008930:	7afb      	ldrb	r3, [r7, #11]
 8008932:	3301      	adds	r3, #1
 8008934:	72fb      	strb	r3, [r7, #11]
          break;
 8008936:	e03b      	b.n	80089b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800893e:	695b      	ldr	r3, [r3, #20]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d00b      	beq.n	800895c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800894a:	695b      	ldr	r3, [r3, #20]
 800894c:	687a      	ldr	r2, [r7, #4]
 800894e:	7c12      	ldrb	r2, [r2, #16]
 8008950:	f107 0108 	add.w	r1, r7, #8
 8008954:	4610      	mov	r0, r2
 8008956:	4798      	blx	r3
 8008958:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800895a:	e029      	b.n	80089b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800895c:	6839      	ldr	r1, [r7, #0]
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 fa2d 	bl	8008dbe <USBD_CtlError>
            err++;
 8008964:	7afb      	ldrb	r3, [r7, #11]
 8008966:	3301      	adds	r3, #1
 8008968:	72fb      	strb	r3, [r7, #11]
          break;
 800896a:	e021      	b.n	80089b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008972:	699b      	ldr	r3, [r3, #24]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d00b      	beq.n	8008990 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800897e:	699b      	ldr	r3, [r3, #24]
 8008980:	687a      	ldr	r2, [r7, #4]
 8008982:	7c12      	ldrb	r2, [r2, #16]
 8008984:	f107 0108 	add.w	r1, r7, #8
 8008988:	4610      	mov	r0, r2
 800898a:	4798      	blx	r3
 800898c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800898e:	e00f      	b.n	80089b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008990:	6839      	ldr	r1, [r7, #0]
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 fa13 	bl	8008dbe <USBD_CtlError>
            err++;
 8008998:	7afb      	ldrb	r3, [r7, #11]
 800899a:	3301      	adds	r3, #1
 800899c:	72fb      	strb	r3, [r7, #11]
          break;
 800899e:	e007      	b.n	80089b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80089a0:	6839      	ldr	r1, [r7, #0]
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 fa0b 	bl	8008dbe <USBD_CtlError>
          err++;
 80089a8:	7afb      	ldrb	r3, [r7, #11]
 80089aa:	3301      	adds	r3, #1
 80089ac:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80089ae:	e038      	b.n	8008a22 <USBD_GetDescriptor+0x286>
 80089b0:	e037      	b.n	8008a22 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	7c1b      	ldrb	r3, [r3, #16]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d109      	bne.n	80089ce <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089c2:	f107 0208 	add.w	r2, r7, #8
 80089c6:	4610      	mov	r0, r2
 80089c8:	4798      	blx	r3
 80089ca:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80089cc:	e029      	b.n	8008a22 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80089ce:	6839      	ldr	r1, [r7, #0]
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f000 f9f4 	bl	8008dbe <USBD_CtlError>
        err++;
 80089d6:	7afb      	ldrb	r3, [r7, #11]
 80089d8:	3301      	adds	r3, #1
 80089da:	72fb      	strb	r3, [r7, #11]
      break;
 80089dc:	e021      	b.n	8008a22 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	7c1b      	ldrb	r3, [r3, #16]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d10d      	bne.n	8008a02 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ee:	f107 0208 	add.w	r2, r7, #8
 80089f2:	4610      	mov	r0, r2
 80089f4:	4798      	blx	r3
 80089f6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	3301      	adds	r3, #1
 80089fc:	2207      	movs	r2, #7
 80089fe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a00:	e00f      	b.n	8008a22 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008a02:	6839      	ldr	r1, [r7, #0]
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 f9da 	bl	8008dbe <USBD_CtlError>
        err++;
 8008a0a:	7afb      	ldrb	r3, [r7, #11]
 8008a0c:	3301      	adds	r3, #1
 8008a0e:	72fb      	strb	r3, [r7, #11]
      break;
 8008a10:	e007      	b.n	8008a22 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008a12:	6839      	ldr	r1, [r7, #0]
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f000 f9d2 	bl	8008dbe <USBD_CtlError>
      err++;
 8008a1a:	7afb      	ldrb	r3, [r7, #11]
 8008a1c:	3301      	adds	r3, #1
 8008a1e:	72fb      	strb	r3, [r7, #11]
      break;
 8008a20:	bf00      	nop
  }

  if (err != 0U)
 8008a22:	7afb      	ldrb	r3, [r7, #11]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d11c      	bne.n	8008a62 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008a28:	893b      	ldrh	r3, [r7, #8]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d011      	beq.n	8008a52 <USBD_GetDescriptor+0x2b6>
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	88db      	ldrh	r3, [r3, #6]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d00d      	beq.n	8008a52 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	88da      	ldrh	r2, [r3, #6]
 8008a3a:	893b      	ldrh	r3, [r7, #8]
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	bf28      	it	cs
 8008a40:	4613      	movcs	r3, r2
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008a46:	893b      	ldrh	r3, [r7, #8]
 8008a48:	461a      	mov	r2, r3
 8008a4a:	68f9      	ldr	r1, [r7, #12]
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f000 fa21 	bl	8008e94 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	88db      	ldrh	r3, [r3, #6]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d104      	bne.n	8008a64 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 fa78 	bl	8008f50 <USBD_CtlSendStatus>
 8008a60:	e000      	b.n	8008a64 <USBD_GetDescriptor+0x2c8>
    return;
 8008a62:	bf00      	nop
    }
  }
}
 8008a64:	3710      	adds	r7, #16
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop

08008a6c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b084      	sub	sp, #16
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	889b      	ldrh	r3, [r3, #4]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d130      	bne.n	8008ae0 <USBD_SetAddress+0x74>
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	88db      	ldrh	r3, [r3, #6]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d12c      	bne.n	8008ae0 <USBD_SetAddress+0x74>
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	885b      	ldrh	r3, [r3, #2]
 8008a8a:	2b7f      	cmp	r3, #127	; 0x7f
 8008a8c:	d828      	bhi.n	8008ae0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	885b      	ldrh	r3, [r3, #2]
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a98:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008aa0:	2b03      	cmp	r3, #3
 8008aa2:	d104      	bne.n	8008aae <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008aa4:	6839      	ldr	r1, [r7, #0]
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 f989 	bl	8008dbe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008aac:	e01c      	b.n	8008ae8 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	7bfa      	ldrb	r2, [r7, #15]
 8008ab2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008ab6:	7bfb      	ldrb	r3, [r7, #15]
 8008ab8:	4619      	mov	r1, r3
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f000 fd6b 	bl	8009596 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f000 fa45 	bl	8008f50 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008ac6:	7bfb      	ldrb	r3, [r7, #15]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d004      	beq.n	8008ad6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2202      	movs	r2, #2
 8008ad0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ad4:	e008      	b.n	8008ae8 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2201      	movs	r2, #1
 8008ada:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ade:	e003      	b.n	8008ae8 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008ae0:	6839      	ldr	r1, [r7, #0]
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 f96b 	bl	8008dbe <USBD_CtlError>
  }
}
 8008ae8:	bf00      	nop
 8008aea:	3710      	adds	r7, #16
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}

08008af0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b082      	sub	sp, #8
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
 8008af8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	885b      	ldrh	r3, [r3, #2]
 8008afe:	b2da      	uxtb	r2, r3
 8008b00:	4b41      	ldr	r3, [pc, #260]	; (8008c08 <USBD_SetConfig+0x118>)
 8008b02:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008b04:	4b40      	ldr	r3, [pc, #256]	; (8008c08 <USBD_SetConfig+0x118>)
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d904      	bls.n	8008b16 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008b0c:	6839      	ldr	r1, [r7, #0]
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f955 	bl	8008dbe <USBD_CtlError>
 8008b14:	e075      	b.n	8008c02 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b1c:	2b02      	cmp	r3, #2
 8008b1e:	d002      	beq.n	8008b26 <USBD_SetConfig+0x36>
 8008b20:	2b03      	cmp	r3, #3
 8008b22:	d023      	beq.n	8008b6c <USBD_SetConfig+0x7c>
 8008b24:	e062      	b.n	8008bec <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008b26:	4b38      	ldr	r3, [pc, #224]	; (8008c08 <USBD_SetConfig+0x118>)
 8008b28:	781b      	ldrb	r3, [r3, #0]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d01a      	beq.n	8008b64 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008b2e:	4b36      	ldr	r3, [pc, #216]	; (8008c08 <USBD_SetConfig+0x118>)
 8008b30:	781b      	ldrb	r3, [r3, #0]
 8008b32:	461a      	mov	r2, r3
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2203      	movs	r2, #3
 8008b3c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008b40:	4b31      	ldr	r3, [pc, #196]	; (8008c08 <USBD_SetConfig+0x118>)
 8008b42:	781b      	ldrb	r3, [r3, #0]
 8008b44:	4619      	mov	r1, r3
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f7ff f9f0 	bl	8007f2c <USBD_SetClassConfig>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	2b02      	cmp	r3, #2
 8008b50:	d104      	bne.n	8008b5c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008b52:	6839      	ldr	r1, [r7, #0]
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f000 f932 	bl	8008dbe <USBD_CtlError>
            return;
 8008b5a:	e052      	b.n	8008c02 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f000 f9f7 	bl	8008f50 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008b62:	e04e      	b.n	8008c02 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 f9f3 	bl	8008f50 <USBD_CtlSendStatus>
        break;
 8008b6a:	e04a      	b.n	8008c02 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008b6c:	4b26      	ldr	r3, [pc, #152]	; (8008c08 <USBD_SetConfig+0x118>)
 8008b6e:	781b      	ldrb	r3, [r3, #0]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d112      	bne.n	8008b9a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2202      	movs	r2, #2
 8008b78:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008b7c:	4b22      	ldr	r3, [pc, #136]	; (8008c08 <USBD_SetConfig+0x118>)
 8008b7e:	781b      	ldrb	r3, [r3, #0]
 8008b80:	461a      	mov	r2, r3
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008b86:	4b20      	ldr	r3, [pc, #128]	; (8008c08 <USBD_SetConfig+0x118>)
 8008b88:	781b      	ldrb	r3, [r3, #0]
 8008b8a:	4619      	mov	r1, r3
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f7ff f9ec 	bl	8007f6a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f000 f9dc 	bl	8008f50 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008b98:	e033      	b.n	8008c02 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008b9a:	4b1b      	ldr	r3, [pc, #108]	; (8008c08 <USBD_SetConfig+0x118>)
 8008b9c:	781b      	ldrb	r3, [r3, #0]
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d01d      	beq.n	8008be4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	4619      	mov	r1, r3
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f7ff f9da 	bl	8007f6a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008bb6:	4b14      	ldr	r3, [pc, #80]	; (8008c08 <USBD_SetConfig+0x118>)
 8008bb8:	781b      	ldrb	r3, [r3, #0]
 8008bba:	461a      	mov	r2, r3
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008bc0:	4b11      	ldr	r3, [pc, #68]	; (8008c08 <USBD_SetConfig+0x118>)
 8008bc2:	781b      	ldrb	r3, [r3, #0]
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f7ff f9b0 	bl	8007f2c <USBD_SetClassConfig>
 8008bcc:	4603      	mov	r3, r0
 8008bce:	2b02      	cmp	r3, #2
 8008bd0:	d104      	bne.n	8008bdc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008bd2:	6839      	ldr	r1, [r7, #0]
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f000 f8f2 	bl	8008dbe <USBD_CtlError>
            return;
 8008bda:	e012      	b.n	8008c02 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f000 f9b7 	bl	8008f50 <USBD_CtlSendStatus>
        break;
 8008be2:	e00e      	b.n	8008c02 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f000 f9b3 	bl	8008f50 <USBD_CtlSendStatus>
        break;
 8008bea:	e00a      	b.n	8008c02 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008bec:	6839      	ldr	r1, [r7, #0]
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 f8e5 	bl	8008dbe <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008bf4:	4b04      	ldr	r3, [pc, #16]	; (8008c08 <USBD_SetConfig+0x118>)
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f7ff f9b5 	bl	8007f6a <USBD_ClrClassConfig>
        break;
 8008c00:	bf00      	nop
    }
  }
}
 8008c02:	3708      	adds	r7, #8
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}
 8008c08:	20000234 	.word	0x20000234

08008c0c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b082      	sub	sp, #8
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	88db      	ldrh	r3, [r3, #6]
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d004      	beq.n	8008c28 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008c1e:	6839      	ldr	r1, [r7, #0]
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f000 f8cc 	bl	8008dbe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008c26:	e021      	b.n	8008c6c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	db17      	blt.n	8008c62 <USBD_GetConfig+0x56>
 8008c32:	2b02      	cmp	r3, #2
 8008c34:	dd02      	ble.n	8008c3c <USBD_GetConfig+0x30>
 8008c36:	2b03      	cmp	r3, #3
 8008c38:	d00b      	beq.n	8008c52 <USBD_GetConfig+0x46>
 8008c3a:	e012      	b.n	8008c62 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	3308      	adds	r3, #8
 8008c46:	2201      	movs	r2, #1
 8008c48:	4619      	mov	r1, r3
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f922 	bl	8008e94 <USBD_CtlSendData>
        break;
 8008c50:	e00c      	b.n	8008c6c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	3304      	adds	r3, #4
 8008c56:	2201      	movs	r2, #1
 8008c58:	4619      	mov	r1, r3
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f000 f91a 	bl	8008e94 <USBD_CtlSendData>
        break;
 8008c60:	e004      	b.n	8008c6c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8008c62:	6839      	ldr	r1, [r7, #0]
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f000 f8aa 	bl	8008dbe <USBD_CtlError>
        break;
 8008c6a:	bf00      	nop
}
 8008c6c:	bf00      	nop
 8008c6e:	3708      	adds	r7, #8
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b082      	sub	sp, #8
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
 8008c7c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c84:	3b01      	subs	r3, #1
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	d81e      	bhi.n	8008cc8 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	88db      	ldrh	r3, [r3, #6]
 8008c8e:	2b02      	cmp	r3, #2
 8008c90:	d004      	beq.n	8008c9c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008c92:	6839      	ldr	r1, [r7, #0]
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 f892 	bl	8008dbe <USBD_CtlError>
        break;
 8008c9a:	e01a      	b.n	8008cd2 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d005      	beq.n	8008cb8 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	68db      	ldr	r3, [r3, #12]
 8008cb0:	f043 0202 	orr.w	r2, r3, #2
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	330c      	adds	r3, #12
 8008cbc:	2202      	movs	r2, #2
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f000 f8e7 	bl	8008e94 <USBD_CtlSendData>
      break;
 8008cc6:	e004      	b.n	8008cd2 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008cc8:	6839      	ldr	r1, [r7, #0]
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f000 f877 	bl	8008dbe <USBD_CtlError>
      break;
 8008cd0:	bf00      	nop
  }
}
 8008cd2:	bf00      	nop
 8008cd4:	3708      	adds	r7, #8
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}

08008cda <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008cda:	b580      	push	{r7, lr}
 8008cdc:	b082      	sub	sp, #8
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
 8008ce2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	885b      	ldrh	r3, [r3, #2]
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	d106      	bne.n	8008cfa <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f000 f92b 	bl	8008f50 <USBD_CtlSendStatus>
  }
}
 8008cfa:	bf00      	nop
 8008cfc:	3708      	adds	r7, #8
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}

08008d02 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b082      	sub	sp, #8
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
 8008d0a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d12:	3b01      	subs	r3, #1
 8008d14:	2b02      	cmp	r3, #2
 8008d16:	d80b      	bhi.n	8008d30 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	885b      	ldrh	r3, [r3, #2]
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d10c      	bne.n	8008d3a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2200      	movs	r2, #0
 8008d24:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 f911 	bl	8008f50 <USBD_CtlSendStatus>
      }
      break;
 8008d2e:	e004      	b.n	8008d3a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008d30:	6839      	ldr	r1, [r7, #0]
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 f843 	bl	8008dbe <USBD_CtlError>
      break;
 8008d38:	e000      	b.n	8008d3c <USBD_ClrFeature+0x3a>
      break;
 8008d3a:	bf00      	nop
  }
}
 8008d3c:	bf00      	nop
 8008d3e:	3708      	adds	r7, #8
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b083      	sub	sp, #12
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	781a      	ldrb	r2, [r3, #0]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	785a      	ldrb	r2, [r3, #1]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	3302      	adds	r3, #2
 8008d62:	781b      	ldrb	r3, [r3, #0]
 8008d64:	b29a      	uxth	r2, r3
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	3303      	adds	r3, #3
 8008d6a:	781b      	ldrb	r3, [r3, #0]
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	021b      	lsls	r3, r3, #8
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	4413      	add	r3, r2
 8008d74:	b29a      	uxth	r2, r3
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	3304      	adds	r3, #4
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	b29a      	uxth	r2, r3
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	3305      	adds	r3, #5
 8008d86:	781b      	ldrb	r3, [r3, #0]
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	021b      	lsls	r3, r3, #8
 8008d8c:	b29b      	uxth	r3, r3
 8008d8e:	4413      	add	r3, r2
 8008d90:	b29a      	uxth	r2, r3
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	3306      	adds	r3, #6
 8008d9a:	781b      	ldrb	r3, [r3, #0]
 8008d9c:	b29a      	uxth	r2, r3
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	3307      	adds	r3, #7
 8008da2:	781b      	ldrb	r3, [r3, #0]
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	021b      	lsls	r3, r3, #8
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	4413      	add	r3, r2
 8008dac:	b29a      	uxth	r2, r3
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	80da      	strh	r2, [r3, #6]

}
 8008db2:	bf00      	nop
 8008db4:	370c      	adds	r7, #12
 8008db6:	46bd      	mov	sp, r7
 8008db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbc:	4770      	bx	lr

08008dbe <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008dbe:	b580      	push	{r7, lr}
 8008dc0:	b082      	sub	sp, #8
 8008dc2:	af00      	add	r7, sp, #0
 8008dc4:	6078      	str	r0, [r7, #4]
 8008dc6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008dc8:	2180      	movs	r1, #128	; 0x80
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f000 fb78 	bl	80094c0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008dd0:	2100      	movs	r1, #0
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f000 fb74 	bl	80094c0 <USBD_LL_StallEP>
}
 8008dd8:	bf00      	nop
 8008dda:	3708      	adds	r7, #8
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b086      	sub	sp, #24
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	60f8      	str	r0, [r7, #12]
 8008de8:	60b9      	str	r1, [r7, #8]
 8008dea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008dec:	2300      	movs	r3, #0
 8008dee:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d032      	beq.n	8008e5c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008df6:	68f8      	ldr	r0, [r7, #12]
 8008df8:	f000 f834 	bl	8008e64 <USBD_GetLen>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	3301      	adds	r3, #1
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	005b      	lsls	r3, r3, #1
 8008e04:	b29a      	uxth	r2, r3
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008e0a:	7dfb      	ldrb	r3, [r7, #23]
 8008e0c:	1c5a      	adds	r2, r3, #1
 8008e0e:	75fa      	strb	r2, [r7, #23]
 8008e10:	461a      	mov	r2, r3
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	4413      	add	r3, r2
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	7812      	ldrb	r2, [r2, #0]
 8008e1a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008e1c:	7dfb      	ldrb	r3, [r7, #23]
 8008e1e:	1c5a      	adds	r2, r3, #1
 8008e20:	75fa      	strb	r2, [r7, #23]
 8008e22:	461a      	mov	r2, r3
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	4413      	add	r3, r2
 8008e28:	2203      	movs	r2, #3
 8008e2a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008e2c:	e012      	b.n	8008e54 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	1c5a      	adds	r2, r3, #1
 8008e32:	60fa      	str	r2, [r7, #12]
 8008e34:	7dfa      	ldrb	r2, [r7, #23]
 8008e36:	1c51      	adds	r1, r2, #1
 8008e38:	75f9      	strb	r1, [r7, #23]
 8008e3a:	4611      	mov	r1, r2
 8008e3c:	68ba      	ldr	r2, [r7, #8]
 8008e3e:	440a      	add	r2, r1
 8008e40:	781b      	ldrb	r3, [r3, #0]
 8008e42:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008e44:	7dfb      	ldrb	r3, [r7, #23]
 8008e46:	1c5a      	adds	r2, r3, #1
 8008e48:	75fa      	strb	r2, [r7, #23]
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	4413      	add	r3, r2
 8008e50:	2200      	movs	r2, #0
 8008e52:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d1e8      	bne.n	8008e2e <USBD_GetString+0x4e>
    }
  }
}
 8008e5c:	bf00      	nop
 8008e5e:	3718      	adds	r7, #24
 8008e60:	46bd      	mov	sp, r7
 8008e62:	bd80      	pop	{r7, pc}

08008e64 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b085      	sub	sp, #20
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008e70:	e005      	b.n	8008e7e <USBD_GetLen+0x1a>
  {
    len++;
 8008e72:	7bfb      	ldrb	r3, [r7, #15]
 8008e74:	3301      	adds	r3, #1
 8008e76:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	781b      	ldrb	r3, [r3, #0]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d1f5      	bne.n	8008e72 <USBD_GetLen+0xe>
  }

  return len;
 8008e86:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	3714      	adds	r7, #20
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b084      	sub	sp, #16
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	60f8      	str	r0, [r7, #12]
 8008e9c:	60b9      	str	r1, [r7, #8]
 8008e9e:	4613      	mov	r3, r2
 8008ea0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2202      	movs	r2, #2
 8008ea6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008eaa:	88fa      	ldrh	r2, [r7, #6]
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008eb0:	88fa      	ldrh	r2, [r7, #6]
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008eb6:	88fb      	ldrh	r3, [r7, #6]
 8008eb8:	68ba      	ldr	r2, [r7, #8]
 8008eba:	2100      	movs	r1, #0
 8008ebc:	68f8      	ldr	r0, [r7, #12]
 8008ebe:	f000 fb89 	bl	80095d4 <USBD_LL_Transmit>

  return USBD_OK;
 8008ec2:	2300      	movs	r3, #0
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3710      	adds	r7, #16
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}

08008ecc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b084      	sub	sp, #16
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	60f8      	str	r0, [r7, #12]
 8008ed4:	60b9      	str	r1, [r7, #8]
 8008ed6:	4613      	mov	r3, r2
 8008ed8:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008eda:	88fb      	ldrh	r3, [r7, #6]
 8008edc:	68ba      	ldr	r2, [r7, #8]
 8008ede:	2100      	movs	r1, #0
 8008ee0:	68f8      	ldr	r0, [r7, #12]
 8008ee2:	f000 fb77 	bl	80095d4 <USBD_LL_Transmit>

  return USBD_OK;
 8008ee6:	2300      	movs	r3, #0
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	3710      	adds	r7, #16
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}

08008ef0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b084      	sub	sp, #16
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	60f8      	str	r0, [r7, #12]
 8008ef8:	60b9      	str	r1, [r7, #8]
 8008efa:	4613      	mov	r3, r2
 8008efc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2203      	movs	r2, #3
 8008f02:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008f06:	88fa      	ldrh	r2, [r7, #6]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008f0e:	88fa      	ldrh	r2, [r7, #6]
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008f16:	88fb      	ldrh	r3, [r7, #6]
 8008f18:	68ba      	ldr	r2, [r7, #8]
 8008f1a:	2100      	movs	r1, #0
 8008f1c:	68f8      	ldr	r0, [r7, #12]
 8008f1e:	f000 fb7c 	bl	800961a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f22:	2300      	movs	r3, #0
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	3710      	adds	r7, #16
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	4613      	mov	r3, r2
 8008f38:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008f3a:	88fb      	ldrh	r3, [r7, #6]
 8008f3c:	68ba      	ldr	r2, [r7, #8]
 8008f3e:	2100      	movs	r1, #0
 8008f40:	68f8      	ldr	r0, [r7, #12]
 8008f42:	f000 fb6a 	bl	800961a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f46:	2300      	movs	r3, #0
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3710      	adds	r7, #16
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b082      	sub	sp, #8
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2204      	movs	r2, #4
 8008f5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008f60:	2300      	movs	r3, #0
 8008f62:	2200      	movs	r2, #0
 8008f64:	2100      	movs	r1, #0
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 fb34 	bl	80095d4 <USBD_LL_Transmit>

  return USBD_OK;
 8008f6c:	2300      	movs	r3, #0
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3708      	adds	r7, #8
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}

08008f76 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008f76:	b580      	push	{r7, lr}
 8008f78:	b082      	sub	sp, #8
 8008f7a:	af00      	add	r7, sp, #0
 8008f7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2205      	movs	r2, #5
 8008f82:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f86:	2300      	movs	r3, #0
 8008f88:	2200      	movs	r2, #0
 8008f8a:	2100      	movs	r1, #0
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f000 fb44 	bl	800961a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f92:	2300      	movs	r3, #0
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3708      	adds	r7, #8
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b083      	sub	sp, #12
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	6039      	str	r1, [r7, #0]
 8008fa6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	2212      	movs	r2, #18
 8008fac:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008fae:	4b03      	ldr	r3, [pc, #12]	; (8008fbc <USBD_FS_DeviceDescriptor+0x20>)
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	370c      	adds	r7, #12
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr
 8008fbc:	2000014c 	.word	0x2000014c

08008fc0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b083      	sub	sp, #12
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	6039      	str	r1, [r7, #0]
 8008fca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	2204      	movs	r2, #4
 8008fd0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008fd2:	4b03      	ldr	r3, [pc, #12]	; (8008fe0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	370c      	adds	r7, #12
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fde:	4770      	bx	lr
 8008fe0:	20000160 	.word	0x20000160

08008fe4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b082      	sub	sp, #8
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	4603      	mov	r3, r0
 8008fec:	6039      	str	r1, [r7, #0]
 8008fee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008ff0:	79fb      	ldrb	r3, [r7, #7]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d105      	bne.n	8009002 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008ff6:	683a      	ldr	r2, [r7, #0]
 8008ff8:	4907      	ldr	r1, [pc, #28]	; (8009018 <USBD_FS_ProductStrDescriptor+0x34>)
 8008ffa:	4808      	ldr	r0, [pc, #32]	; (800901c <USBD_FS_ProductStrDescriptor+0x38>)
 8008ffc:	f7ff fef0 	bl	8008de0 <USBD_GetString>
 8009000:	e004      	b.n	800900c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009002:	683a      	ldr	r2, [r7, #0]
 8009004:	4904      	ldr	r1, [pc, #16]	; (8009018 <USBD_FS_ProductStrDescriptor+0x34>)
 8009006:	4805      	ldr	r0, [pc, #20]	; (800901c <USBD_FS_ProductStrDescriptor+0x38>)
 8009008:	f7ff feea 	bl	8008de0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800900c:	4b02      	ldr	r3, [pc, #8]	; (8009018 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800900e:	4618      	mov	r0, r3
 8009010:	3708      	adds	r7, #8
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
 8009016:	bf00      	nop
 8009018:	2000177c 	.word	0x2000177c
 800901c:	080098c0 	.word	0x080098c0

08009020 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b082      	sub	sp, #8
 8009024:	af00      	add	r7, sp, #0
 8009026:	4603      	mov	r3, r0
 8009028:	6039      	str	r1, [r7, #0]
 800902a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800902c:	683a      	ldr	r2, [r7, #0]
 800902e:	4904      	ldr	r1, [pc, #16]	; (8009040 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009030:	4804      	ldr	r0, [pc, #16]	; (8009044 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009032:	f7ff fed5 	bl	8008de0 <USBD_GetString>
  return USBD_StrDesc;
 8009036:	4b02      	ldr	r3, [pc, #8]	; (8009040 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009038:	4618      	mov	r0, r3
 800903a:	3708      	adds	r7, #8
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}
 8009040:	2000177c 	.word	0x2000177c
 8009044:	080098d8 	.word	0x080098d8

08009048 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
 800904e:	4603      	mov	r3, r0
 8009050:	6039      	str	r1, [r7, #0]
 8009052:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	221a      	movs	r2, #26
 8009058:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800905a:	f000 f843 	bl	80090e4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800905e:	4b02      	ldr	r3, [pc, #8]	; (8009068 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009060:	4618      	mov	r0, r3
 8009062:	3708      	adds	r7, #8
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}
 8009068:	20000164 	.word	0x20000164

0800906c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b082      	sub	sp, #8
 8009070:	af00      	add	r7, sp, #0
 8009072:	4603      	mov	r3, r0
 8009074:	6039      	str	r1, [r7, #0]
 8009076:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009078:	79fb      	ldrb	r3, [r7, #7]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d105      	bne.n	800908a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800907e:	683a      	ldr	r2, [r7, #0]
 8009080:	4907      	ldr	r1, [pc, #28]	; (80090a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009082:	4808      	ldr	r0, [pc, #32]	; (80090a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009084:	f7ff feac 	bl	8008de0 <USBD_GetString>
 8009088:	e004      	b.n	8009094 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800908a:	683a      	ldr	r2, [r7, #0]
 800908c:	4904      	ldr	r1, [pc, #16]	; (80090a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800908e:	4805      	ldr	r0, [pc, #20]	; (80090a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009090:	f7ff fea6 	bl	8008de0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009094:	4b02      	ldr	r3, [pc, #8]	; (80090a0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009096:	4618      	mov	r0, r3
 8009098:	3708      	adds	r7, #8
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}
 800909e:	bf00      	nop
 80090a0:	2000177c 	.word	0x2000177c
 80090a4:	080098ec 	.word	0x080098ec

080090a8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b082      	sub	sp, #8
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	4603      	mov	r3, r0
 80090b0:	6039      	str	r1, [r7, #0]
 80090b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80090b4:	79fb      	ldrb	r3, [r7, #7]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d105      	bne.n	80090c6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80090ba:	683a      	ldr	r2, [r7, #0]
 80090bc:	4907      	ldr	r1, [pc, #28]	; (80090dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80090be:	4808      	ldr	r0, [pc, #32]	; (80090e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80090c0:	f7ff fe8e 	bl	8008de0 <USBD_GetString>
 80090c4:	e004      	b.n	80090d0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80090c6:	683a      	ldr	r2, [r7, #0]
 80090c8:	4904      	ldr	r1, [pc, #16]	; (80090dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80090ca:	4805      	ldr	r0, [pc, #20]	; (80090e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80090cc:	f7ff fe88 	bl	8008de0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80090d0:	4b02      	ldr	r3, [pc, #8]	; (80090dc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80090d2:	4618      	mov	r0, r3
 80090d4:	3708      	adds	r7, #8
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	bf00      	nop
 80090dc:	2000177c 	.word	0x2000177c
 80090e0:	080098f8 	.word	0x080098f8

080090e4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b084      	sub	sp, #16
 80090e8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80090ea:	4b0f      	ldr	r3, [pc, #60]	; (8009128 <Get_SerialNum+0x44>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80090f0:	4b0e      	ldr	r3, [pc, #56]	; (800912c <Get_SerialNum+0x48>)
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80090f6:	4b0e      	ldr	r3, [pc, #56]	; (8009130 <Get_SerialNum+0x4c>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80090fc:	68fa      	ldr	r2, [r7, #12]
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	4413      	add	r3, r2
 8009102:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d009      	beq.n	800911e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800910a:	2208      	movs	r2, #8
 800910c:	4909      	ldr	r1, [pc, #36]	; (8009134 <Get_SerialNum+0x50>)
 800910e:	68f8      	ldr	r0, [r7, #12]
 8009110:	f000 f814 	bl	800913c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009114:	2204      	movs	r2, #4
 8009116:	4908      	ldr	r1, [pc, #32]	; (8009138 <Get_SerialNum+0x54>)
 8009118:	68b8      	ldr	r0, [r7, #8]
 800911a:	f000 f80f 	bl	800913c <IntToUnicode>
  }
}
 800911e:	bf00      	nop
 8009120:	3710      	adds	r7, #16
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}
 8009126:	bf00      	nop
 8009128:	1ffff7ac 	.word	0x1ffff7ac
 800912c:	1ffff7b0 	.word	0x1ffff7b0
 8009130:	1ffff7b4 	.word	0x1ffff7b4
 8009134:	20000166 	.word	0x20000166
 8009138:	20000176 	.word	0x20000176

0800913c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800913c:	b480      	push	{r7}
 800913e:	b087      	sub	sp, #28
 8009140:	af00      	add	r7, sp, #0
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	60b9      	str	r1, [r7, #8]
 8009146:	4613      	mov	r3, r2
 8009148:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800914a:	2300      	movs	r3, #0
 800914c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800914e:	2300      	movs	r3, #0
 8009150:	75fb      	strb	r3, [r7, #23]
 8009152:	e027      	b.n	80091a4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	0f1b      	lsrs	r3, r3, #28
 8009158:	2b09      	cmp	r3, #9
 800915a:	d80b      	bhi.n	8009174 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	0f1b      	lsrs	r3, r3, #28
 8009160:	b2da      	uxtb	r2, r3
 8009162:	7dfb      	ldrb	r3, [r7, #23]
 8009164:	005b      	lsls	r3, r3, #1
 8009166:	4619      	mov	r1, r3
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	440b      	add	r3, r1
 800916c:	3230      	adds	r2, #48	; 0x30
 800916e:	b2d2      	uxtb	r2, r2
 8009170:	701a      	strb	r2, [r3, #0]
 8009172:	e00a      	b.n	800918a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	0f1b      	lsrs	r3, r3, #28
 8009178:	b2da      	uxtb	r2, r3
 800917a:	7dfb      	ldrb	r3, [r7, #23]
 800917c:	005b      	lsls	r3, r3, #1
 800917e:	4619      	mov	r1, r3
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	440b      	add	r3, r1
 8009184:	3237      	adds	r2, #55	; 0x37
 8009186:	b2d2      	uxtb	r2, r2
 8009188:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	011b      	lsls	r3, r3, #4
 800918e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009190:	7dfb      	ldrb	r3, [r7, #23]
 8009192:	005b      	lsls	r3, r3, #1
 8009194:	3301      	adds	r3, #1
 8009196:	68ba      	ldr	r2, [r7, #8]
 8009198:	4413      	add	r3, r2
 800919a:	2200      	movs	r2, #0
 800919c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800919e:	7dfb      	ldrb	r3, [r7, #23]
 80091a0:	3301      	adds	r3, #1
 80091a2:	75fb      	strb	r3, [r7, #23]
 80091a4:	7dfa      	ldrb	r2, [r7, #23]
 80091a6:	79fb      	ldrb	r3, [r7, #7]
 80091a8:	429a      	cmp	r2, r3
 80091aa:	d3d3      	bcc.n	8009154 <IntToUnicode+0x18>
  }
}
 80091ac:	bf00      	nop
 80091ae:	371c      	adds	r7, #28
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr

080091b8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b084      	sub	sp, #16
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a10      	ldr	r2, [pc, #64]	; (8009208 <HAL_PCD_MspInit+0x50>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d119      	bne.n	80091fe <HAL_PCD_MspInit+0x46>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80091ca:	4b10      	ldr	r3, [pc, #64]	; (800920c <HAL_PCD_MspInit+0x54>)
 80091cc:	69db      	ldr	r3, [r3, #28]
 80091ce:	4a0f      	ldr	r2, [pc, #60]	; (800920c <HAL_PCD_MspInit+0x54>)
 80091d0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80091d4:	61d3      	str	r3, [r2, #28]
 80091d6:	4b0d      	ldr	r3, [pc, #52]	; (800920c <HAL_PCD_MspInit+0x54>)
 80091d8:	69db      	ldr	r3, [r3, #28]
 80091da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80091de:	60fb      	str	r3, [r7, #12]
 80091e0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    __HAL_REMAPINTERRUPT_USB_ENABLE();
 80091e2:	4b0b      	ldr	r3, [pc, #44]	; (8009210 <HAL_PCD_MspInit+0x58>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4a0a      	ldr	r2, [pc, #40]	; (8009210 <HAL_PCD_MspInit+0x58>)
 80091e8:	f043 0320 	orr.w	r3, r3, #32
 80091ec:	6013      	str	r3, [r2, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80091ee:	2200      	movs	r2, #0
 80091f0:	2100      	movs	r1, #0
 80091f2:	204b      	movs	r0, #75	; 0x4b
 80091f4:	f7f9 fac5 	bl	8002782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80091f8:	204b      	movs	r0, #75	; 0x4b
 80091fa:	f7f9 fade 	bl	80027ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80091fe:	bf00      	nop
 8009200:	3710      	adds	r7, #16
 8009202:	46bd      	mov	sp, r7
 8009204:	bd80      	pop	{r7, pc}
 8009206:	bf00      	nop
 8009208:	40005c00 	.word	0x40005c00
 800920c:	40021000 	.word	0x40021000
 8009210:	40010000 	.word	0x40010000

08009214 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b082      	sub	sp, #8
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8009228:	4619      	mov	r1, r3
 800922a:	4610      	mov	r0, r2
 800922c:	f7fe feb0 	bl	8007f90 <USBD_LL_SetupStage>
}
 8009230:	bf00      	nop
 8009232:	3708      	adds	r7, #8
 8009234:	46bd      	mov	sp, r7
 8009236:	bd80      	pop	{r7, pc}

08009238 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b082      	sub	sp, #8
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
 8009240:	460b      	mov	r3, r1
 8009242:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800924a:	78fa      	ldrb	r2, [r7, #3]
 800924c:	6879      	ldr	r1, [r7, #4]
 800924e:	4613      	mov	r3, r2
 8009250:	009b      	lsls	r3, r3, #2
 8009252:	4413      	add	r3, r2
 8009254:	00db      	lsls	r3, r3, #3
 8009256:	440b      	add	r3, r1
 8009258:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800925c:	681a      	ldr	r2, [r3, #0]
 800925e:	78fb      	ldrb	r3, [r7, #3]
 8009260:	4619      	mov	r1, r3
 8009262:	f7fe fee0 	bl	8008026 <USBD_LL_DataOutStage>
}
 8009266:	bf00      	nop
 8009268:	3708      	adds	r7, #8
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}

0800926e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800926e:	b580      	push	{r7, lr}
 8009270:	b082      	sub	sp, #8
 8009272:	af00      	add	r7, sp, #0
 8009274:	6078      	str	r0, [r7, #4]
 8009276:	460b      	mov	r3, r1
 8009278:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8009280:	78fa      	ldrb	r2, [r7, #3]
 8009282:	6879      	ldr	r1, [r7, #4]
 8009284:	4613      	mov	r3, r2
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	4413      	add	r3, r2
 800928a:	00db      	lsls	r3, r3, #3
 800928c:	440b      	add	r3, r1
 800928e:	333c      	adds	r3, #60	; 0x3c
 8009290:	681a      	ldr	r2, [r3, #0]
 8009292:	78fb      	ldrb	r3, [r7, #3]
 8009294:	4619      	mov	r1, r3
 8009296:	f7fe ff37 	bl	8008108 <USBD_LL_DataInStage>
}
 800929a:	bf00      	nop
 800929c:	3708      	adds	r7, #8
 800929e:	46bd      	mov	sp, r7
 80092a0:	bd80      	pop	{r7, pc}

080092a2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092a2:	b580      	push	{r7, lr}
 80092a4:	b082      	sub	sp, #8
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80092b0:	4618      	mov	r0, r3
 80092b2:	f7ff f84a 	bl	800834a <USBD_LL_SOF>
}
 80092b6:	bf00      	nop
 80092b8:	3708      	adds	r7, #8
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bd80      	pop	{r7, pc}

080092be <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092be:	b580      	push	{r7, lr}
 80092c0:	b084      	sub	sp, #16
 80092c2:	af00      	add	r7, sp, #0
 80092c4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80092c6:	2301      	movs	r3, #1
 80092c8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	2b02      	cmp	r3, #2
 80092d0:	d001      	beq.n	80092d6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80092d2:	f7f7 fca7 	bl	8000c24 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80092dc:	7bfa      	ldrb	r2, [r7, #15]
 80092de:	4611      	mov	r1, r2
 80092e0:	4618      	mov	r0, r3
 80092e2:	f7fe fff7 	bl	80082d4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80092ec:	4618      	mov	r0, r3
 80092ee:	f7fe ffb0 	bl	8008252 <USBD_LL_Reset>
}
 80092f2:	bf00      	nop
 80092f4:	3710      	adds	r7, #16
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}
	...

080092fc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b082      	sub	sp, #8
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800930a:	4618      	mov	r0, r3
 800930c:	f7fe fff2 	bl	80082f4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	699b      	ldr	r3, [r3, #24]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d005      	beq.n	8009324 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009318:	4b04      	ldr	r3, [pc, #16]	; (800932c <HAL_PCD_SuspendCallback+0x30>)
 800931a:	691b      	ldr	r3, [r3, #16]
 800931c:	4a03      	ldr	r2, [pc, #12]	; (800932c <HAL_PCD_SuspendCallback+0x30>)
 800931e:	f043 0306 	orr.w	r3, r3, #6
 8009322:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009324:	bf00      	nop
 8009326:	3708      	adds	r7, #8
 8009328:	46bd      	mov	sp, r7
 800932a:	bd80      	pop	{r7, pc}
 800932c:	e000ed00 	.word	0xe000ed00

08009330 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b082      	sub	sp, #8
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800933e:	4618      	mov	r0, r3
 8009340:	f7fe ffed 	bl	800831e <USBD_LL_Resume>
}
 8009344:	bf00      	nop
 8009346:	3708      	adds	r7, #8
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}

0800934c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009354:	4a28      	ldr	r2, [pc, #160]	; (80093f8 <USBD_LL_Init+0xac>)
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	4a26      	ldr	r2, [pc, #152]	; (80093f8 <USBD_LL_Init+0xac>)
 8009360:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8009364:	4b24      	ldr	r3, [pc, #144]	; (80093f8 <USBD_LL_Init+0xac>)
 8009366:	4a25      	ldr	r2, [pc, #148]	; (80093fc <USBD_LL_Init+0xb0>)
 8009368:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800936a:	4b23      	ldr	r3, [pc, #140]	; (80093f8 <USBD_LL_Init+0xac>)
 800936c:	2208      	movs	r2, #8
 800936e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009370:	4b21      	ldr	r3, [pc, #132]	; (80093f8 <USBD_LL_Init+0xac>)
 8009372:	2202      	movs	r2, #2
 8009374:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009376:	4b20      	ldr	r3, [pc, #128]	; (80093f8 <USBD_LL_Init+0xac>)
 8009378:	2202      	movs	r2, #2
 800937a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800937c:	4b1e      	ldr	r3, [pc, #120]	; (80093f8 <USBD_LL_Init+0xac>)
 800937e:	2200      	movs	r2, #0
 8009380:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009382:	4b1d      	ldr	r3, [pc, #116]	; (80093f8 <USBD_LL_Init+0xac>)
 8009384:	2200      	movs	r2, #0
 8009386:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009388:	481b      	ldr	r0, [pc, #108]	; (80093f8 <USBD_LL_Init+0xac>)
 800938a:	f7f9 fc8d 	bl	8002ca8 <HAL_PCD_Init>
 800938e:	4603      	mov	r3, r0
 8009390:	2b00      	cmp	r3, #0
 8009392:	d001      	beq.n	8009398 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009394:	f7f7 fc46 	bl	8000c24 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800939e:	2318      	movs	r3, #24
 80093a0:	2200      	movs	r2, #0
 80093a2:	2100      	movs	r1, #0
 80093a4:	f7fa ff13 	bl	80041ce <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80093ae:	2358      	movs	r3, #88	; 0x58
 80093b0:	2200      	movs	r2, #0
 80093b2:	2180      	movs	r1, #128	; 0x80
 80093b4:	f7fa ff0b 	bl	80041ce <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80093be:	23c0      	movs	r3, #192	; 0xc0
 80093c0:	2200      	movs	r2, #0
 80093c2:	2181      	movs	r1, #129	; 0x81
 80093c4:	f7fa ff03 	bl	80041ce <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80093ce:	f44f 7388 	mov.w	r3, #272	; 0x110
 80093d2:	2200      	movs	r2, #0
 80093d4:	2101      	movs	r1, #1
 80093d6:	f7fa fefa 	bl	80041ce <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80093e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80093e4:	2200      	movs	r2, #0
 80093e6:	2182      	movs	r1, #130	; 0x82
 80093e8:	f7fa fef1 	bl	80041ce <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3708      	adds	r7, #8
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}
 80093f6:	bf00      	nop
 80093f8:	2000197c 	.word	0x2000197c
 80093fc:	40005c00 	.word	0x40005c00

08009400 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b084      	sub	sp, #16
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009408:	2300      	movs	r3, #0
 800940a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800940c:	2300      	movs	r3, #0
 800940e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009416:	4618      	mov	r0, r3
 8009418:	f7f9 fd24 	bl	8002e64 <HAL_PCD_Start>
 800941c:	4603      	mov	r3, r0
 800941e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009420:	7bfb      	ldrb	r3, [r7, #15]
 8009422:	4618      	mov	r0, r3
 8009424:	f000 f954 	bl	80096d0 <USBD_Get_USB_Status>
 8009428:	4603      	mov	r3, r0
 800942a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800942c:	7bbb      	ldrb	r3, [r7, #14]
}
 800942e:	4618      	mov	r0, r3
 8009430:	3710      	adds	r7, #16
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}

08009436 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009436:	b580      	push	{r7, lr}
 8009438:	b084      	sub	sp, #16
 800943a:	af00      	add	r7, sp, #0
 800943c:	6078      	str	r0, [r7, #4]
 800943e:	4608      	mov	r0, r1
 8009440:	4611      	mov	r1, r2
 8009442:	461a      	mov	r2, r3
 8009444:	4603      	mov	r3, r0
 8009446:	70fb      	strb	r3, [r7, #3]
 8009448:	460b      	mov	r3, r1
 800944a:	70bb      	strb	r3, [r7, #2]
 800944c:	4613      	mov	r3, r2
 800944e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009450:	2300      	movs	r3, #0
 8009452:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009454:	2300      	movs	r3, #0
 8009456:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800945e:	78bb      	ldrb	r3, [r7, #2]
 8009460:	883a      	ldrh	r2, [r7, #0]
 8009462:	78f9      	ldrb	r1, [r7, #3]
 8009464:	f7f9 fe40 	bl	80030e8 <HAL_PCD_EP_Open>
 8009468:	4603      	mov	r3, r0
 800946a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800946c:	7bfb      	ldrb	r3, [r7, #15]
 800946e:	4618      	mov	r0, r3
 8009470:	f000 f92e 	bl	80096d0 <USBD_Get_USB_Status>
 8009474:	4603      	mov	r3, r0
 8009476:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009478:	7bbb      	ldrb	r3, [r7, #14]
}
 800947a:	4618      	mov	r0, r3
 800947c:	3710      	adds	r7, #16
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}

08009482 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009482:	b580      	push	{r7, lr}
 8009484:	b084      	sub	sp, #16
 8009486:	af00      	add	r7, sp, #0
 8009488:	6078      	str	r0, [r7, #4]
 800948a:	460b      	mov	r3, r1
 800948c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800948e:	2300      	movs	r3, #0
 8009490:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009492:	2300      	movs	r3, #0
 8009494:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800949c:	78fa      	ldrb	r2, [r7, #3]
 800949e:	4611      	mov	r1, r2
 80094a0:	4618      	mov	r0, r3
 80094a2:	f7f9 fe87 	bl	80031b4 <HAL_PCD_EP_Close>
 80094a6:	4603      	mov	r3, r0
 80094a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094aa:	7bfb      	ldrb	r3, [r7, #15]
 80094ac:	4618      	mov	r0, r3
 80094ae:	f000 f90f 	bl	80096d0 <USBD_Get_USB_Status>
 80094b2:	4603      	mov	r3, r0
 80094b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3710      	adds	r7, #16
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}

080094c0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	460b      	mov	r3, r1
 80094ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094cc:	2300      	movs	r3, #0
 80094ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094d0:	2300      	movs	r3, #0
 80094d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80094da:	78fa      	ldrb	r2, [r7, #3]
 80094dc:	4611      	mov	r1, r2
 80094de:	4618      	mov	r0, r3
 80094e0:	f7f9 ff48 	bl	8003374 <HAL_PCD_EP_SetStall>
 80094e4:	4603      	mov	r3, r0
 80094e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094e8:	7bfb      	ldrb	r3, [r7, #15]
 80094ea:	4618      	mov	r0, r3
 80094ec:	f000 f8f0 	bl	80096d0 <USBD_Get_USB_Status>
 80094f0:	4603      	mov	r3, r0
 80094f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3710      	adds	r7, #16
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}

080094fe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094fe:	b580      	push	{r7, lr}
 8009500:	b084      	sub	sp, #16
 8009502:	af00      	add	r7, sp, #0
 8009504:	6078      	str	r0, [r7, #4]
 8009506:	460b      	mov	r3, r1
 8009508:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800950a:	2300      	movs	r3, #0
 800950c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800950e:	2300      	movs	r3, #0
 8009510:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009518:	78fa      	ldrb	r2, [r7, #3]
 800951a:	4611      	mov	r1, r2
 800951c:	4618      	mov	r0, r3
 800951e:	f7f9 ff7b 	bl	8003418 <HAL_PCD_EP_ClrStall>
 8009522:	4603      	mov	r3, r0
 8009524:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009526:	7bfb      	ldrb	r3, [r7, #15]
 8009528:	4618      	mov	r0, r3
 800952a:	f000 f8d1 	bl	80096d0 <USBD_Get_USB_Status>
 800952e:	4603      	mov	r3, r0
 8009530:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009532:	7bbb      	ldrb	r3, [r7, #14]
}
 8009534:	4618      	mov	r0, r3
 8009536:	3710      	adds	r7, #16
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800953c:	b480      	push	{r7}
 800953e:	b085      	sub	sp, #20
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	460b      	mov	r3, r1
 8009546:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800954e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009550:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009554:	2b00      	cmp	r3, #0
 8009556:	da0c      	bge.n	8009572 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009558:	78fb      	ldrb	r3, [r7, #3]
 800955a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800955e:	68f9      	ldr	r1, [r7, #12]
 8009560:	1c5a      	adds	r2, r3, #1
 8009562:	4613      	mov	r3, r2
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	4413      	add	r3, r2
 8009568:	00db      	lsls	r3, r3, #3
 800956a:	440b      	add	r3, r1
 800956c:	3302      	adds	r3, #2
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	e00b      	b.n	800958a <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009572:	78fb      	ldrb	r3, [r7, #3]
 8009574:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009578:	68f9      	ldr	r1, [r7, #12]
 800957a:	4613      	mov	r3, r2
 800957c:	009b      	lsls	r3, r3, #2
 800957e:	4413      	add	r3, r2
 8009580:	00db      	lsls	r3, r3, #3
 8009582:	440b      	add	r3, r1
 8009584:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8009588:	781b      	ldrb	r3, [r3, #0]
  }
}
 800958a:	4618      	mov	r0, r3
 800958c:	3714      	adds	r7, #20
 800958e:	46bd      	mov	sp, r7
 8009590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009594:	4770      	bx	lr

08009596 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009596:	b580      	push	{r7, lr}
 8009598:	b084      	sub	sp, #16
 800959a:	af00      	add	r7, sp, #0
 800959c:	6078      	str	r0, [r7, #4]
 800959e:	460b      	mov	r3, r1
 80095a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095a2:	2300      	movs	r3, #0
 80095a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095a6:	2300      	movs	r3, #0
 80095a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80095b0:	78fa      	ldrb	r2, [r7, #3]
 80095b2:	4611      	mov	r1, r2
 80095b4:	4618      	mov	r0, r3
 80095b6:	f7f9 fd72 	bl	800309e <HAL_PCD_SetAddress>
 80095ba:	4603      	mov	r3, r0
 80095bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095be:	7bfb      	ldrb	r3, [r7, #15]
 80095c0:	4618      	mov	r0, r3
 80095c2:	f000 f885 	bl	80096d0 <USBD_Get_USB_Status>
 80095c6:	4603      	mov	r3, r0
 80095c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3710      	adds	r7, #16
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}

080095d4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b086      	sub	sp, #24
 80095d8:	af00      	add	r7, sp, #0
 80095da:	60f8      	str	r0, [r7, #12]
 80095dc:	607a      	str	r2, [r7, #4]
 80095de:	461a      	mov	r2, r3
 80095e0:	460b      	mov	r3, r1
 80095e2:	72fb      	strb	r3, [r7, #11]
 80095e4:	4613      	mov	r3, r2
 80095e6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095e8:	2300      	movs	r3, #0
 80095ea:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095ec:	2300      	movs	r3, #0
 80095ee:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80095f6:	893b      	ldrh	r3, [r7, #8]
 80095f8:	7af9      	ldrb	r1, [r7, #11]
 80095fa:	687a      	ldr	r2, [r7, #4]
 80095fc:	f7f9 fe77 	bl	80032ee <HAL_PCD_EP_Transmit>
 8009600:	4603      	mov	r3, r0
 8009602:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009604:	7dfb      	ldrb	r3, [r7, #23]
 8009606:	4618      	mov	r0, r3
 8009608:	f000 f862 	bl	80096d0 <USBD_Get_USB_Status>
 800960c:	4603      	mov	r3, r0
 800960e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009610:	7dbb      	ldrb	r3, [r7, #22]
}
 8009612:	4618      	mov	r0, r3
 8009614:	3718      	adds	r7, #24
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}

0800961a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800961a:	b580      	push	{r7, lr}
 800961c:	b086      	sub	sp, #24
 800961e:	af00      	add	r7, sp, #0
 8009620:	60f8      	str	r0, [r7, #12]
 8009622:	607a      	str	r2, [r7, #4]
 8009624:	461a      	mov	r2, r3
 8009626:	460b      	mov	r3, r1
 8009628:	72fb      	strb	r3, [r7, #11]
 800962a:	4613      	mov	r3, r2
 800962c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800962e:	2300      	movs	r3, #0
 8009630:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009632:	2300      	movs	r3, #0
 8009634:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800963c:	893b      	ldrh	r3, [r7, #8]
 800963e:	7af9      	ldrb	r1, [r7, #11]
 8009640:	687a      	ldr	r2, [r7, #4]
 8009642:	f7f9 fdff 	bl	8003244 <HAL_PCD_EP_Receive>
 8009646:	4603      	mov	r3, r0
 8009648:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800964a:	7dfb      	ldrb	r3, [r7, #23]
 800964c:	4618      	mov	r0, r3
 800964e:	f000 f83f 	bl	80096d0 <USBD_Get_USB_Status>
 8009652:	4603      	mov	r3, r0
 8009654:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009656:	7dbb      	ldrb	r3, [r7, #22]
}
 8009658:	4618      	mov	r0, r3
 800965a:	3718      	adds	r7, #24
 800965c:	46bd      	mov	sp, r7
 800965e:	bd80      	pop	{r7, pc}

08009660 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b082      	sub	sp, #8
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	460b      	mov	r3, r1
 800966a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009672:	78fa      	ldrb	r2, [r7, #3]
 8009674:	4611      	mov	r1, r2
 8009676:	4618      	mov	r0, r3
 8009678:	f7f9 fe21 	bl	80032be <HAL_PCD_EP_GetRxCount>
 800967c:	4603      	mov	r3, r0
}
 800967e:	4618      	mov	r0, r3
 8009680:	3708      	adds	r7, #8
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
	...

08009688 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009688:	b480      	push	{r7}
 800968a:	b083      	sub	sp, #12
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009690:	4b03      	ldr	r3, [pc, #12]	; (80096a0 <USBD_static_malloc+0x18>)
}
 8009692:	4618      	mov	r0, r3
 8009694:	370c      	adds	r7, #12
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr
 800969e:	bf00      	nop
 80096a0:	20000238 	.word	0x20000238

080096a4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b083      	sub	sp, #12
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]

}
 80096ac:	bf00      	nop
 80096ae:	370c      	adds	r7, #12
 80096b0:	46bd      	mov	sp, r7
 80096b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b6:	4770      	bx	lr

080096b8 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096b8:	b480      	push	{r7}
 80096ba:	b083      	sub	sp, #12
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
 80096c0:	460b      	mov	r3, r1
 80096c2:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 80096c4:	bf00      	nop
 80096c6:	370c      	adds	r7, #12
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr

080096d0 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80096d0:	b480      	push	{r7}
 80096d2:	b085      	sub	sp, #20
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	4603      	mov	r3, r0
 80096d8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096da:	2300      	movs	r3, #0
 80096dc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80096de:	79fb      	ldrb	r3, [r7, #7]
 80096e0:	2b03      	cmp	r3, #3
 80096e2:	d817      	bhi.n	8009714 <USBD_Get_USB_Status+0x44>
 80096e4:	a201      	add	r2, pc, #4	; (adr r2, 80096ec <USBD_Get_USB_Status+0x1c>)
 80096e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ea:	bf00      	nop
 80096ec:	080096fd 	.word	0x080096fd
 80096f0:	08009703 	.word	0x08009703
 80096f4:	08009709 	.word	0x08009709
 80096f8:	0800970f 	.word	0x0800970f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80096fc:	2300      	movs	r3, #0
 80096fe:	73fb      	strb	r3, [r7, #15]
    break;
 8009700:	e00b      	b.n	800971a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009702:	2302      	movs	r3, #2
 8009704:	73fb      	strb	r3, [r7, #15]
    break;
 8009706:	e008      	b.n	800971a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009708:	2301      	movs	r3, #1
 800970a:	73fb      	strb	r3, [r7, #15]
    break;
 800970c:	e005      	b.n	800971a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800970e:	2302      	movs	r3, #2
 8009710:	73fb      	strb	r3, [r7, #15]
    break;
 8009712:	e002      	b.n	800971a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009714:	2302      	movs	r3, #2
 8009716:	73fb      	strb	r3, [r7, #15]
    break;
 8009718:	bf00      	nop
  }
  return usb_status;
 800971a:	7bfb      	ldrb	r3, [r7, #15]
}
 800971c:	4618      	mov	r0, r3
 800971e:	3714      	adds	r7, #20
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr

08009728 <calloc>:
 8009728:	4b02      	ldr	r3, [pc, #8]	; (8009734 <calloc+0xc>)
 800972a:	460a      	mov	r2, r1
 800972c:	4601      	mov	r1, r0
 800972e:	6818      	ldr	r0, [r3, #0]
 8009730:	f000 b83f 	b.w	80097b2 <_calloc_r>
 8009734:	20000180 	.word	0x20000180

08009738 <__errno>:
 8009738:	4b01      	ldr	r3, [pc, #4]	; (8009740 <__errno+0x8>)
 800973a:	6818      	ldr	r0, [r3, #0]
 800973c:	4770      	bx	lr
 800973e:	bf00      	nop
 8009740:	20000180 	.word	0x20000180

08009744 <__libc_init_array>:
 8009744:	b570      	push	{r4, r5, r6, lr}
 8009746:	4e0d      	ldr	r6, [pc, #52]	; (800977c <__libc_init_array+0x38>)
 8009748:	4c0d      	ldr	r4, [pc, #52]	; (8009780 <__libc_init_array+0x3c>)
 800974a:	1ba4      	subs	r4, r4, r6
 800974c:	10a4      	asrs	r4, r4, #2
 800974e:	2500      	movs	r5, #0
 8009750:	42a5      	cmp	r5, r4
 8009752:	d109      	bne.n	8009768 <__libc_init_array+0x24>
 8009754:	4e0b      	ldr	r6, [pc, #44]	; (8009784 <__libc_init_array+0x40>)
 8009756:	4c0c      	ldr	r4, [pc, #48]	; (8009788 <__libc_init_array+0x44>)
 8009758:	f000 f8a6 	bl	80098a8 <_init>
 800975c:	1ba4      	subs	r4, r4, r6
 800975e:	10a4      	asrs	r4, r4, #2
 8009760:	2500      	movs	r5, #0
 8009762:	42a5      	cmp	r5, r4
 8009764:	d105      	bne.n	8009772 <__libc_init_array+0x2e>
 8009766:	bd70      	pop	{r4, r5, r6, pc}
 8009768:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800976c:	4798      	blx	r3
 800976e:	3501      	adds	r5, #1
 8009770:	e7ee      	b.n	8009750 <__libc_init_array+0xc>
 8009772:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009776:	4798      	blx	r3
 8009778:	3501      	adds	r5, #1
 800977a:	e7f2      	b.n	8009762 <__libc_init_array+0x1e>
 800977c:	08009938 	.word	0x08009938
 8009780:	08009938 	.word	0x08009938
 8009784:	08009938 	.word	0x08009938
 8009788:	0800993c 	.word	0x0800993c

0800978c <memcpy>:
 800978c:	b510      	push	{r4, lr}
 800978e:	1e43      	subs	r3, r0, #1
 8009790:	440a      	add	r2, r1
 8009792:	4291      	cmp	r1, r2
 8009794:	d100      	bne.n	8009798 <memcpy+0xc>
 8009796:	bd10      	pop	{r4, pc}
 8009798:	f811 4b01 	ldrb.w	r4, [r1], #1
 800979c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097a0:	e7f7      	b.n	8009792 <memcpy+0x6>

080097a2 <memset>:
 80097a2:	4402      	add	r2, r0
 80097a4:	4603      	mov	r3, r0
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d100      	bne.n	80097ac <memset+0xa>
 80097aa:	4770      	bx	lr
 80097ac:	f803 1b01 	strb.w	r1, [r3], #1
 80097b0:	e7f9      	b.n	80097a6 <memset+0x4>

080097b2 <_calloc_r>:
 80097b2:	b538      	push	{r3, r4, r5, lr}
 80097b4:	fb02 f401 	mul.w	r4, r2, r1
 80097b8:	4621      	mov	r1, r4
 80097ba:	f000 f809 	bl	80097d0 <_malloc_r>
 80097be:	4605      	mov	r5, r0
 80097c0:	b118      	cbz	r0, 80097ca <_calloc_r+0x18>
 80097c2:	4622      	mov	r2, r4
 80097c4:	2100      	movs	r1, #0
 80097c6:	f7ff ffec 	bl	80097a2 <memset>
 80097ca:	4628      	mov	r0, r5
 80097cc:	bd38      	pop	{r3, r4, r5, pc}
	...

080097d0 <_malloc_r>:
 80097d0:	b570      	push	{r4, r5, r6, lr}
 80097d2:	1ccd      	adds	r5, r1, #3
 80097d4:	f025 0503 	bic.w	r5, r5, #3
 80097d8:	3508      	adds	r5, #8
 80097da:	2d0c      	cmp	r5, #12
 80097dc:	bf38      	it	cc
 80097de:	250c      	movcc	r5, #12
 80097e0:	2d00      	cmp	r5, #0
 80097e2:	4606      	mov	r6, r0
 80097e4:	db01      	blt.n	80097ea <_malloc_r+0x1a>
 80097e6:	42a9      	cmp	r1, r5
 80097e8:	d903      	bls.n	80097f2 <_malloc_r+0x22>
 80097ea:	230c      	movs	r3, #12
 80097ec:	6033      	str	r3, [r6, #0]
 80097ee:	2000      	movs	r0, #0
 80097f0:	bd70      	pop	{r4, r5, r6, pc}
 80097f2:	f000 f857 	bl	80098a4 <__malloc_lock>
 80097f6:	4a21      	ldr	r2, [pc, #132]	; (800987c <_malloc_r+0xac>)
 80097f8:	6814      	ldr	r4, [r2, #0]
 80097fa:	4621      	mov	r1, r4
 80097fc:	b991      	cbnz	r1, 8009824 <_malloc_r+0x54>
 80097fe:	4c20      	ldr	r4, [pc, #128]	; (8009880 <_malloc_r+0xb0>)
 8009800:	6823      	ldr	r3, [r4, #0]
 8009802:	b91b      	cbnz	r3, 800980c <_malloc_r+0x3c>
 8009804:	4630      	mov	r0, r6
 8009806:	f000 f83d 	bl	8009884 <_sbrk_r>
 800980a:	6020      	str	r0, [r4, #0]
 800980c:	4629      	mov	r1, r5
 800980e:	4630      	mov	r0, r6
 8009810:	f000 f838 	bl	8009884 <_sbrk_r>
 8009814:	1c43      	adds	r3, r0, #1
 8009816:	d124      	bne.n	8009862 <_malloc_r+0x92>
 8009818:	230c      	movs	r3, #12
 800981a:	6033      	str	r3, [r6, #0]
 800981c:	4630      	mov	r0, r6
 800981e:	f000 f842 	bl	80098a6 <__malloc_unlock>
 8009822:	e7e4      	b.n	80097ee <_malloc_r+0x1e>
 8009824:	680b      	ldr	r3, [r1, #0]
 8009826:	1b5b      	subs	r3, r3, r5
 8009828:	d418      	bmi.n	800985c <_malloc_r+0x8c>
 800982a:	2b0b      	cmp	r3, #11
 800982c:	d90f      	bls.n	800984e <_malloc_r+0x7e>
 800982e:	600b      	str	r3, [r1, #0]
 8009830:	50cd      	str	r5, [r1, r3]
 8009832:	18cc      	adds	r4, r1, r3
 8009834:	4630      	mov	r0, r6
 8009836:	f000 f836 	bl	80098a6 <__malloc_unlock>
 800983a:	f104 000b 	add.w	r0, r4, #11
 800983e:	1d23      	adds	r3, r4, #4
 8009840:	f020 0007 	bic.w	r0, r0, #7
 8009844:	1ac3      	subs	r3, r0, r3
 8009846:	d0d3      	beq.n	80097f0 <_malloc_r+0x20>
 8009848:	425a      	negs	r2, r3
 800984a:	50e2      	str	r2, [r4, r3]
 800984c:	e7d0      	b.n	80097f0 <_malloc_r+0x20>
 800984e:	428c      	cmp	r4, r1
 8009850:	684b      	ldr	r3, [r1, #4]
 8009852:	bf16      	itet	ne
 8009854:	6063      	strne	r3, [r4, #4]
 8009856:	6013      	streq	r3, [r2, #0]
 8009858:	460c      	movne	r4, r1
 800985a:	e7eb      	b.n	8009834 <_malloc_r+0x64>
 800985c:	460c      	mov	r4, r1
 800985e:	6849      	ldr	r1, [r1, #4]
 8009860:	e7cc      	b.n	80097fc <_malloc_r+0x2c>
 8009862:	1cc4      	adds	r4, r0, #3
 8009864:	f024 0403 	bic.w	r4, r4, #3
 8009868:	42a0      	cmp	r0, r4
 800986a:	d005      	beq.n	8009878 <_malloc_r+0xa8>
 800986c:	1a21      	subs	r1, r4, r0
 800986e:	4630      	mov	r0, r6
 8009870:	f000 f808 	bl	8009884 <_sbrk_r>
 8009874:	3001      	adds	r0, #1
 8009876:	d0cf      	beq.n	8009818 <_malloc_r+0x48>
 8009878:	6025      	str	r5, [r4, #0]
 800987a:	e7db      	b.n	8009834 <_malloc_r+0x64>
 800987c:	20000458 	.word	0x20000458
 8009880:	2000045c 	.word	0x2000045c

08009884 <_sbrk_r>:
 8009884:	b538      	push	{r3, r4, r5, lr}
 8009886:	4c06      	ldr	r4, [pc, #24]	; (80098a0 <_sbrk_r+0x1c>)
 8009888:	2300      	movs	r3, #0
 800988a:	4605      	mov	r5, r0
 800988c:	4608      	mov	r0, r1
 800988e:	6023      	str	r3, [r4, #0]
 8009890:	f7f7 fee8 	bl	8001664 <_sbrk>
 8009894:	1c43      	adds	r3, r0, #1
 8009896:	d102      	bne.n	800989e <_sbrk_r+0x1a>
 8009898:	6823      	ldr	r3, [r4, #0]
 800989a:	b103      	cbz	r3, 800989e <_sbrk_r+0x1a>
 800989c:	602b      	str	r3, [r5, #0]
 800989e:	bd38      	pop	{r3, r4, r5, pc}
 80098a0:	20001c68 	.word	0x20001c68

080098a4 <__malloc_lock>:
 80098a4:	4770      	bx	lr

080098a6 <__malloc_unlock>:
 80098a6:	4770      	bx	lr

080098a8 <_init>:
 80098a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098aa:	bf00      	nop
 80098ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098ae:	bc08      	pop	{r3}
 80098b0:	469e      	mov	lr, r3
 80098b2:	4770      	bx	lr

080098b4 <_fini>:
 80098b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098b6:	bf00      	nop
 80098b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098ba:	bc08      	pop	{r3}
 80098bc:	469e      	mov	lr, r3
 80098be:	4770      	bx	lr
