// Seed: 315102500
module module_0 (
    output wand id_0
    , id_8,
    input wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6
);
  timeunit 1ps;
  assign module_1.id_5 = 0;
  assign #(id_6) module_0 = id_3 ==? id_6;
endmodule
module module_1 (
    input  wand  id_0,
    output tri   id_1,
    output logic id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  wor   id_6,
    input  wand  id_7,
    output wand  id_8,
    input  wand  id_9,
    output wire  id_10,
    input  wor   id_11
);
  always @(posedge 1) id_2 = id_6;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_5,
      id_6,
      id_5,
      id_5
  );
endmodule
