

================================================================
== Vitis HLS Report for 'zint_co_reduce_mod_1'
================================================================
* Date:           Mon Mar  4 11:08:51 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  24.880 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2515|     2515|  0.252 ms|  0.252 ms|  2515|  2515|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1840_1  |      836|      836|         4|          -|          -|   209|        no|
        |- VITIS_LOOP_1795_1  |      418|      418|         2|          -|          -|   209|        no|
        |- VITIS_LOOP_1811_2  |      418|      418|         2|          -|          -|   209|        no|
        |- VITIS_LOOP_1795_1  |      418|      418|         2|          -|          -|   209|        no|
        |- VITIS_LOOP_1811_2  |      418|      418|         2|          -|          -|   209|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 10 
9 --> 8 
10 --> 11 12 
11 --> 10 
12 --> 13 14 
13 --> 12 
14 --> 15 
15 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%u_01 = alloca i32 1"   --->   Operation 16 'alloca' 'u_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cca = alloca i32 1"   --->   Operation 17 'alloca' 'cca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ccb = alloca i32 1"   --->   Operation 18 'alloca' 'ccb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %b"   --->   Operation 19 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %a"   --->   Operation 20 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1838_2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %a_read, i32 2, i32 8" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 21 'partselect' 'trunc_ln1838_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1838 = sext i7 %trunc_ln1838_2" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 22 'sext' 'sext_ln1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1838 = zext i8 %sext_ln1838" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 23 'zext' 'zext_ln1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1838" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 24 'getelementptr' 'vla18_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 25 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln1838_1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %b_read, i32 2, i32 12" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 26 'partselect' 'lshr_ln1838_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1838_1 = zext i11 %lshr_ln1838_1" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 27 'zext' 'zext_ln1838_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%vla18_addr_12 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1838_1" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 28 'getelementptr' 'vla18_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%vla18_load_9 = load i13 %vla18_addr_12" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 29 'load' 'vla18_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln1840 = store i33 0, i33 %ccb" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 30 'store' 'store_ln1840' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln1840 = store i33 0, i33 %cca" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 31 'store' 'store_ln1840' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln1840 = store i8 0, i8 %u_01" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 32 'store' 'store_ln1840' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 22.2>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%yb_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %yb"   --->   Operation 33 'read' 'yb_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ya_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ya"   --->   Operation 34 'read' 'ya_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%xb_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xb"   --->   Operation 35 'read' 'xb_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%xa_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xa"   --->   Operation 36 'read' 'xa_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%m0i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %m0i"   --->   Operation 37 'read' 'm0i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%m_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %m"   --->   Operation 38 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%a_cast_cast_cast = sext i9 %a_read"   --->   Operation 39 'sext' 'a_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%a_cast_cast_cast_cast = zext i10 %a_cast_cast_cast"   --->   Operation 40 'zext' 'a_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 41 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 42 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 43 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 44 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1838 = trunc i64 %xa_read" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 45 'trunc' 'trunc_ln1838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1838_1 = trunc i32 %vla18_load" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 46 'trunc' 'trunc_ln1838_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (8.24ns)   --->   "%mul_ln1838 = mul i31 %trunc_ln1838_1, i31 %trunc_ln1838" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 47 'mul' 'mul_ln1838' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%vla18_load_9 = load i13 %vla18_addr_12" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 48 'load' 'vla18_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1838_3 = trunc i64 %xb_read" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 49 'trunc' 'trunc_ln1838_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1838_4 = trunc i32 %vla18_load_9" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 50 'trunc' 'trunc_ln1838_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (8.24ns)   --->   "%mul_ln1838_1 = mul i31 %trunc_ln1838_4, i31 %trunc_ln1838_3" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 51 'mul' 'mul_ln1838_1' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.52ns)   --->   "%add_ln1838 = add i31 %mul_ln1838_1, i31 %mul_ln1838" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 52 'add' 'add_ln1838' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (8.24ns)   --->   "%fa = mul i31 %add_ln1838, i31 %m0i_read" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 53 'mul' 'fa' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1839 = trunc i64 %ya_read" [../FalconHLS/code_hls/keygen.c:1839]   --->   Operation 54 'trunc' 'trunc_ln1839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (8.24ns)   --->   "%mul_ln1839 = mul i31 %trunc_ln1838_1, i31 %trunc_ln1839" [../FalconHLS/code_hls/keygen.c:1839]   --->   Operation 55 'mul' 'mul_ln1839' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln1839_1 = trunc i64 %yb_read" [../FalconHLS/code_hls/keygen.c:1839]   --->   Operation 56 'trunc' 'trunc_ln1839_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (8.24ns)   --->   "%mul_ln1839_1 = mul i31 %trunc_ln1838_4, i31 %trunc_ln1839_1" [../FalconHLS/code_hls/keygen.c:1839]   --->   Operation 57 'mul' 'mul_ln1839_1' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.52ns)   --->   "%add_ln1839 = add i31 %mul_ln1839_1, i31 %mul_ln1839" [../FalconHLS/code_hls/keygen.c:1839]   --->   Operation 58 'add' 'add_ln1839' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (8.24ns)   --->   "%fb = mul i31 %add_ln1839, i31 %m0i_read" [../FalconHLS/code_hls/keygen.c:1839]   --->   Operation 59 'mul' 'fb' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%fa_cast = zext i31 %fa" [../FalconHLS/code_hls/keygen.c:1838]   --->   Operation 60 'zext' 'fa_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1840 = zext i31 %fb" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 61 'zext' 'zext_ln1840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln1840 = br void %for.body" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 62 'br' 'br_ln1840' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%u_23 = load i8 %u_01" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 63 'load' 'u_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.55ns)   --->   "%icmp_ln1840 = icmp_eq  i8 %u_23, i8 209" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 64 'icmp' 'icmp_ln1840' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.91ns)   --->   "%u_26 = add i8 %u_23, i8 1" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 66 'add' 'u_26' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln1840 = br i1 %icmp_ln1840, void %for.body.split, void %for.end" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 67 'br' 'br_ln1840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_23, i2 0" [../FalconHLS/code_hls/keygen.c:1844]   --->   Operation 68 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1844_2 = zext i10 %shl_ln" [../FalconHLS/code_hls/keygen.c:1844]   --->   Operation 69 'zext' 'zext_ln1844_2' <Predicate = (!icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln1844 = add i11 %zext_ln1844_2, i11 %a_cast_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:1844]   --->   Operation 70 'add' 'add_ln1844' <Predicate = (!icmp_ln1840)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1844, i32 2, i32 10" [../FalconHLS/code_hls/keygen.c:1844]   --->   Operation 71 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1844_3 = zext i9 %lshr_ln2" [../FalconHLS/code_hls/keygen.c:1844]   --->   Operation 72 'zext' 'zext_ln1844_3' <Predicate = (!icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%vla18_addr_15 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1844_3" [../FalconHLS/code_hls/keygen.c:1844]   --->   Operation 73 'getelementptr' 'vla18_addr_15' <Predicate = (!icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%wa = load i13 %vla18_addr_15" [../FalconHLS/code_hls/keygen.c:1844]   --->   Operation 74 'load' 'wa' <Predicate = (!icmp_ln1840)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_3 : Operation 75 [1/1] (1.55ns)   --->   "%icmp_ln1850 = icmp_eq  i8 %u_23, i8 0" [../FalconHLS/code_hls/keygen.c:1850]   --->   Operation 75 'icmp' 'icmp_ln1850' <Predicate = (!icmp_ln1840)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%u = alloca i32 1"   --->   Operation 76 'alloca' 'u' <Predicate = (icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%cca_load_1 = load i33 %cca" [../FalconHLS/code_hls/keygen.c:1857]   --->   Operation 77 'load' 'cca_load_1' <Predicate = (icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln1857 = trunc i33 %cca_load_1" [../FalconHLS/code_hls/keygen.c:1857]   --->   Operation 78 'trunc' 'trunc_ln1857' <Predicate = (icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.63ns)   --->   "%add_ln1857 = add i11 %a_cast_cast_cast_cast, i11 832" [../FalconHLS/code_hls/keygen.c:1857]   --->   Operation 79 'add' 'add_ln1857' <Predicate = (icmp_ln1840)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1857, i32 2, i32 10" [../FalconHLS/code_hls/keygen.c:1857]   --->   Operation 80 'partselect' 'lshr_ln' <Predicate = (icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1857 = zext i9 %lshr_ln" [../FalconHLS/code_hls/keygen.c:1857]   --->   Operation 81 'zext' 'zext_ln1857' <Predicate = (icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%vla18_addr_13 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1857" [../FalconHLS/code_hls/keygen.c:1857]   --->   Operation 82 'getelementptr' 'vla18_addr_13' <Predicate = (icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln1857 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_13, i32 %trunc_ln1857, i4 15" [../FalconHLS/code_hls/keygen.c:1857]   --->   Operation 83 'store' 'store_ln1857' <Predicate = (icmp_ln1840)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_3 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln1795 = store i8 0, i8 %u" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 84 'store' 'store_ln1795' <Predicate = (icmp_ln1840)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 15.5>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1844 = zext i10 %shl_ln" [../FalconHLS/code_hls/keygen.c:1844]   --->   Operation 85 'zext' 'zext_ln1844' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1844_1 = zext i10 %shl_ln" [../FalconHLS/code_hls/keygen.c:1844]   --->   Operation 86 'zext' 'zext_ln1844_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%wa = load i13 %vla18_addr_15" [../FalconHLS/code_hls/keygen.c:1844]   --->   Operation 87 'load' 'wa' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_4 : Operation 88 [1/1] (1.67ns)   --->   "%add_ln1845 = add i13 %zext_ln1844_1, i13 %b_read" [../FalconHLS/code_hls/keygen.c:1845]   --->   Operation 88 'add' 'add_ln1845' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1845, i32 2, i32 12" [../FalconHLS/code_hls/keygen.c:1845]   --->   Operation 89 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1845 = zext i11 %lshr_ln3" [../FalconHLS/code_hls/keygen.c:1845]   --->   Operation 90 'zext' 'zext_ln1845' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%vla18_addr_16 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1845" [../FalconHLS/code_hls/keygen.c:1845]   --->   Operation 91 'getelementptr' 'vla18_addr_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (3.25ns)   --->   "%wb = load i13 %vla18_addr_16" [../FalconHLS/code_hls/keygen.c:1845]   --->   Operation 92 'load' 'wb' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1846 = zext i32 %wa" [../FalconHLS/code_hls/keygen.c:1846]   --->   Operation 93 'zext' 'zext_ln1846' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (12.3ns)   --->   "%mul_ln1846 = mul i64 %zext_ln1846, i64 %xa_read" [../FalconHLS/code_hls/keygen.c:1846]   --->   Operation 94 'mul' 'mul_ln1846' <Predicate = true> <Delay = 12.3> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.54ns)   --->   "%add_ln1847 = add i12 %zext_ln1844, i12 %m_read" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 95 'add' 'add_ln1847' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1847, i32 2, i32 11" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 96 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1847 = zext i10 %lshr_ln4" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 97 'zext' 'zext_ln1847' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%vla18_addr_17 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1847" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 98 'getelementptr' 'vla18_addr_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (3.25ns)   --->   "%vla18_load_12 = load i13 %vla18_addr_17" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 99 'load' 'vla18_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_4 : Operation 100 [1/1] (12.3ns)   --->   "%mul_ln1848 = mul i64 %zext_ln1846, i64 %ya_read" [../FalconHLS/code_hls/keygen.c:1848]   --->   Operation 100 'mul' 'mul_ln1848' <Predicate = true> <Delay = 12.3> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 24.8>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%cca_load_2 = load i33 %cca" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 101 'load' 'cca_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%ccb_load21 = load i33 %ccb" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 102 'load' 'ccb_load21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln1829 = specloopname void @_ssdm_op_SpecLoopName, void @empty_124" [../FalconHLS/code_hls/keygen.c:1829]   --->   Operation 103 'specloopname' 'specloopname_ln1829' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/2] (3.25ns)   --->   "%wb = load i13 %vla18_addr_16" [../FalconHLS/code_hls/keygen.c:1845]   --->   Operation 104 'load' 'wb' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1846_1 = zext i32 %wb" [../FalconHLS/code_hls/keygen.c:1846]   --->   Operation 105 'zext' 'zext_ln1846_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (12.3ns)   --->   "%mul_ln1846_1 = mul i64 %zext_ln1846_1, i64 %xb_read" [../FalconHLS/code_hls/keygen.c:1846]   --->   Operation 106 'mul' 'mul_ln1846_1' <Predicate = true> <Delay = 12.3> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/2] (3.25ns)   --->   "%vla18_load_12 = load i13 %vla18_addr_17" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 107 'load' 'vla18_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1847_1 = zext i32 %vla18_load_12" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 108 'zext' 'zext_ln1847_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (8.51ns)   --->   "%mul_ln1847 = mul i63 %zext_ln1847_1, i63 %fa_cast" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 109 'mul' 'mul_ln1847' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1847_2 = zext i63 %mul_ln1847" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 110 'zext' 'zext_ln1847_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1840 = sext i33 %cca_load_2" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 111 'sext' 'sext_ln1840' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (3.52ns)   --->   "%add_ln1847_1 = add i64 %sext_ln1840, i64 %mul_ln1846_1" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 112 'add' 'add_ln1847_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (3.52ns)   --->   "%add_ln1847_2 = add i64 %mul_ln1846, i64 %zext_ln1847_2" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 113 'add' 'add_ln1847_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln1847 = trunc i64 %add_ln1847_1" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 114 'trunc' 'trunc_ln1847' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln1847_1 = trunc i64 %add_ln1847_2" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 115 'trunc' 'trunc_ln1847_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (3.52ns)   --->   "%za = add i64 %add_ln1847_2, i64 %add_ln1847_1" [../FalconHLS/code_hls/keygen.c:1847]   --->   Operation 116 'add' 'za' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (12.3ns)   --->   "%mul_ln1848_1 = mul i64 %zext_ln1846_1, i64 %yb_read" [../FalconHLS/code_hls/keygen.c:1848]   --->   Operation 117 'mul' 'mul_ln1848_1' <Predicate = true> <Delay = 12.3> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (8.51ns)   --->   "%mul_ln1849 = mul i63 %zext_ln1847_1, i63 %zext_ln1840" [../FalconHLS/code_hls/keygen.c:1849]   --->   Operation 118 'mul' 'mul_ln1849' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1849 = zext i63 %mul_ln1849" [../FalconHLS/code_hls/keygen.c:1849]   --->   Operation 119 'zext' 'zext_ln1849' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1840_1 = sext i33 %ccb_load21" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 120 'sext' 'sext_ln1840_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (3.52ns)   --->   "%add_ln1849 = add i64 %sext_ln1840_1, i64 %mul_ln1848_1" [../FalconHLS/code_hls/keygen.c:1849]   --->   Operation 121 'add' 'add_ln1849' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (3.52ns)   --->   "%add_ln1849_1 = add i64 %mul_ln1848, i64 %zext_ln1849" [../FalconHLS/code_hls/keygen.c:1849]   --->   Operation 122 'add' 'add_ln1849_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1849 = trunc i64 %add_ln1849" [../FalconHLS/code_hls/keygen.c:1849]   --->   Operation 123 'trunc' 'trunc_ln1849' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln1849_1 = trunc i64 %add_ln1849_1" [../FalconHLS/code_hls/keygen.c:1849]   --->   Operation 124 'trunc' 'trunc_ln1849_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (3.52ns)   --->   "%zb = add i64 %add_ln1849_1, i64 %add_ln1849" [../FalconHLS/code_hls/keygen.c:1849]   --->   Operation 125 'add' 'zb' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln1850 = br i1 %icmp_ln1850, void %if.then, void %for.inc" [../FalconHLS/code_hls/keygen.c:1850]   --->   Operation 126 'br' 'br_ln1850' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (2.52ns)   --->   "%add_ln1851_2 = add i31 %trunc_ln1847_1, i31 %trunc_ln1847" [../FalconHLS/code_hls/keygen.c:1851]   --->   Operation 127 'add' 'add_ln1851_2' <Predicate = (!icmp_ln1850)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1851 = zext i31 %add_ln1851_2" [../FalconHLS/code_hls/keygen.c:1851]   --->   Operation 128 'zext' 'zext_ln1851' <Predicate = (!icmp_ln1850)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (1.73ns)   --->   "%add_ln1851 = add i10 %shl_ln, i10 1020" [../FalconHLS/code_hls/keygen.c:1851]   --->   Operation 129 'add' 'add_ln1851' <Predicate = (!icmp_ln1850)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1851_2 = zext i10 %add_ln1851" [../FalconHLS/code_hls/keygen.c:1851]   --->   Operation 130 'zext' 'zext_ln1851_2' <Predicate = (!icmp_ln1850)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.73ns)   --->   "%add_ln1851_1 = add i11 %zext_ln1851_2, i11 %a_cast_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:1851]   --->   Operation 131 'add' 'add_ln1851_1' <Predicate = (!icmp_ln1850)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1851_1, i32 2, i32 10" [../FalconHLS/code_hls/keygen.c:1851]   --->   Operation 132 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln1850)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1851_3 = zext i9 %lshr_ln5" [../FalconHLS/code_hls/keygen.c:1851]   --->   Operation 133 'zext' 'zext_ln1851_3' <Predicate = (!icmp_ln1850)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%vla18_addr_18 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1851_3" [../FalconHLS/code_hls/keygen.c:1851]   --->   Operation 134 'getelementptr' 'vla18_addr_18' <Predicate = (!icmp_ln1850)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln1851 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_18, i32 %zext_ln1851, i4 15" [../FalconHLS/code_hls/keygen.c:1851]   --->   Operation 135 'store' 'store_ln1851' <Predicate = (!icmp_ln1850)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 136 [1/1] (2.52ns)   --->   "%add_ln1852_1 = add i31 %trunc_ln1849_1, i31 %trunc_ln1849" [../FalconHLS/code_hls/keygen.c:1852]   --->   Operation 136 'add' 'add_ln1852_1' <Predicate = (!icmp_ln1850)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.93>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1851_1 = zext i10 %add_ln1851" [../FalconHLS/code_hls/keygen.c:1851]   --->   Operation 137 'zext' 'zext_ln1851_1' <Predicate = (!icmp_ln1850)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1852 = zext i31 %add_ln1852_1" [../FalconHLS/code_hls/keygen.c:1852]   --->   Operation 138 'zext' 'zext_ln1852' <Predicate = (!icmp_ln1850)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.67ns)   --->   "%add_ln1852 = add i13 %zext_ln1851_1, i13 %b_read" [../FalconHLS/code_hls/keygen.c:1852]   --->   Operation 139 'add' 'add_ln1852' <Predicate = (!icmp_ln1850)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1852, i32 2, i32 12" [../FalconHLS/code_hls/keygen.c:1852]   --->   Operation 140 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln1850)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1852_1 = zext i11 %lshr_ln6" [../FalconHLS/code_hls/keygen.c:1852]   --->   Operation 141 'zext' 'zext_ln1852_1' <Predicate = (!icmp_ln1850)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%vla18_addr_19 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1852_1" [../FalconHLS/code_hls/keygen.c:1852]   --->   Operation 142 'getelementptr' 'vla18_addr_19' <Predicate = (!icmp_ln1850)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln1852 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_19, i32 %zext_ln1852, i4 15" [../FalconHLS/code_hls/keygen.c:1852]   --->   Operation 143 'store' 'store_ln1852' <Predicate = (!icmp_ln1850)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln1853 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:1853]   --->   Operation 144 'br' 'br_ln1853' <Predicate = (!icmp_ln1850)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%cca_1 = partselect i33 @_ssdm_op_PartSelect.i33.i64.i32.i32, i64 %za, i32 31, i32 63" [../FalconHLS/code_hls/keygen.c:1854]   --->   Operation 145 'partselect' 'cca_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%ccb_1 = partselect i33 @_ssdm_op_PartSelect.i33.i64.i32.i32, i64 %zb, i32 31, i32 63" [../FalconHLS/code_hls/keygen.c:1855]   --->   Operation 146 'partselect' 'ccb_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln1840 = store i33 %ccb_1, i33 %ccb" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 147 'store' 'store_ln1840' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln1840 = store i33 %cca_1, i33 %cca" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 148 'store' 'store_ln1840' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln1840 = store i8 %u_26, i8 %u_01" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 149 'store' 'store_ln1840' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln1840 = br void %for.body" [../FalconHLS/code_hls/keygen.c:1840]   --->   Operation 150 'br' 'br_ln1840' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.93>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%ccb_load_1 = load i33 %ccb" [../FalconHLS/code_hls/keygen.c:1858]   --->   Operation 151 'load' 'ccb_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1858 = trunc i33 %ccb_load_1" [../FalconHLS/code_hls/keygen.c:1858]   --->   Operation 152 'trunc' 'trunc_ln1858' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (1.67ns)   --->   "%add_ln1858 = add i13 %b_read, i13 832" [../FalconHLS/code_hls/keygen.c:1858]   --->   Operation 153 'add' 'add_ln1858' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1858, i32 2, i32 12" [../FalconHLS/code_hls/keygen.c:1858]   --->   Operation 154 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1858 = zext i11 %lshr_ln1" [../FalconHLS/code_hls/keygen.c:1858]   --->   Operation 155 'zext' 'zext_ln1858' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%vla18_addr_14 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1858" [../FalconHLS/code_hls/keygen.c:1858]   --->   Operation 156 'getelementptr' 'vla18_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln1858 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_14, i32 %trunc_ln1858, i4 15" [../FalconHLS/code_hls/keygen.c:1858]   --->   Operation 157 'store' 'store_ln1858' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 158 [1/1] (1.58ns)   --->   "%br_ln1795 = br void %for.inc.i" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 158 'br' 'br_ln1795' <Predicate = true> <Delay = 1.58>

State 8 <SV = 4> <Delay = 4.98>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%cc_7 = phi i1 0, void %for.end, i1 %tmp, void %for.inc.i.split" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 159 'phi' 'cc_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%u_24 = load i8 %u" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 160 'load' 'u_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (1.55ns)   --->   "%icmp_ln1795 = icmp_eq  i8 %u_24, i8 209" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 161 'icmp' 'icmp_ln1795' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209"   --->   Operation 162 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (1.91ns)   --->   "%u_25 = add i8 %u_24, i8 1" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 163 'add' 'u_25' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln1795 = br i1 %icmp_ln1795, void %for.inc.i.split, void %for.end.i" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 164 'br' 'br_ln1795' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_24, i2 0" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 165 'bitconcatenate' 'shl_ln12' <Predicate = (!icmp_ln1795)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1796 = zext i10 %shl_ln12" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 166 'zext' 'zext_ln1796' <Predicate = (!icmp_ln1795)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1796_1 = zext i10 %shl_ln12" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 167 'zext' 'zext_ln1796_1' <Predicate = (!icmp_ln1795)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (1.73ns)   --->   "%add_ln1796 = add i11 %zext_ln1796_1, i11 %a_cast_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 168 'add' 'add_ln1796' <Predicate = (!icmp_ln1795)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1796, i32 2, i32 10" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 169 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln1795)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1796_2 = zext i9 %lshr_ln7" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 170 'zext' 'zext_ln1796_2' <Predicate = (!icmp_ln1795)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%vla18_addr_20 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1796_2" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 171 'getelementptr' 'vla18_addr_20' <Predicate = (!icmp_ln1795)> <Delay = 0.00>
ST_8 : Operation 172 [2/2] (3.25ns)   --->   "%vla18_load_13 = load i13 %vla18_addr_20" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 172 'load' 'vla18_load_13' <Predicate = (!icmp_ln1795)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 173 [1/1] (1.54ns)   --->   "%add_ln1796_1 = add i12 %zext_ln1796, i12 %m_read" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 173 'add' 'add_ln1796_1' <Predicate = (!icmp_ln1795)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%lshr_ln1796_1 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1796_1, i32 2, i32 11" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 174 'partselect' 'lshr_ln1796_1' <Predicate = (!icmp_ln1795)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1796_3 = zext i10 %lshr_ln1796_1" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 175 'zext' 'zext_ln1796_3' <Predicate = (!icmp_ln1795)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%vla18_addr_21 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1796_3" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 176 'getelementptr' 'vla18_addr_21' <Predicate = (!icmp_ln1795)> <Delay = 0.00>
ST_8 : Operation 177 [2/2] (3.25ns)   --->   "%vla18_load_14 = load i13 %vla18_addr_21" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 177 'load' 'vla18_load_14' <Predicate = (!icmp_ln1795)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln1795 = store i8 %u_25, i8 %u" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 178 'store' 'store_ln1795' <Predicate = (!icmp_ln1795)> <Delay = 1.58>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%u_14 = alloca i32 1"   --->   Operation 179 'alloca' 'u_14' <Predicate = (icmp_ln1795)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%cca_load = load i33 %cca" [../FalconHLS/code_hls/keygen.c:1868]   --->   Operation 180 'load' 'cca_load' <Predicate = (icmp_ln1795)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%cc = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %cca_load, i32 32" [../FalconHLS/code_hls/keygen.c:1868]   --->   Operation 181 'bitselect' 'cc' <Predicate = (icmp_ln1795)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.69ns)   --->   "%select_ln1787 = select i1 %cc, i32 2147483647, i32 0" [../FalconHLS/code_hls/keygen.c:1787]   --->   Operation 182 'select' 'select_ln1787' <Predicate = (icmp_ln1795)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln1787_1)   --->   "%xor_ln1809 = xor i1 %cc_7, i1 1" [../FalconHLS/code_hls/keygen.c:1809]   --->   Operation 183 'xor' 'xor_ln1809' <Predicate = (icmp_ln1795)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln1787_1)   --->   "%ym = or i1 %cc, i1 %xor_ln1809" [../FalconHLS/code_hls/keygen.c:1809]   --->   Operation 184 'or' 'ym' <Predicate = (icmp_ln1795)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1787_1 = select i1 %ym, i32 4294967295, i32 0" [../FalconHLS/code_hls/keygen.c:1787]   --->   Operation 185 'select' 'select_ln1787_1' <Predicate = (icmp_ln1795)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (1.58ns)   --->   "%store_ln1811 = store i8 0, i8 %u_14" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 186 'store' 'store_ln1811' <Predicate = (icmp_ln1795)> <Delay = 1.58>
ST_8 : Operation 187 [1/1] (1.58ns)   --->   "%br_ln1811 = br void %for.inc17.i" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 187 'br' 'br_ln1811' <Predicate = (icmp_ln1795)> <Delay = 1.58>

State 9 <SV = 5> <Delay = 7.62>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln1786 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../FalconHLS/code_hls/keygen.c:1786]   --->   Operation 188 'specloopname' 'specloopname_ln1786' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/2] (3.25ns)   --->   "%vla18_load_13 = load i13 %vla18_addr_20" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 189 'load' 'vla18_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 190 [1/2] (3.25ns)   --->   "%vla18_load_14 = load i13 %vla18_addr_21" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 190 'load' 'vla18_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1795 = zext i1 %cc_7" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 191 'zext' 'zext_ln1795' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1796 = sub i32 %vla18_load_13, i32 %zext_ln1795" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 192 'sub' 'sub_ln1796' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 193 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln1796_1 = sub i32 %sub_ln1796, i32 %vla18_load_14" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 193 'sub' 'sub_ln1796_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln1796_1, i32 31" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 194 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln1795 = br void %for.inc.i" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 195 'br' 'br_ln1795' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 4.98>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%cc_8 = phi i1 %cc, void %for.end.i, i1 %tmp_12, void %for.inc17.i.split"   --->   Operation 196 'phi' 'cc_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%u_27 = load i8 %u_14" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 197 'load' 'u_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (1.55ns)   --->   "%icmp_ln1811 = icmp_eq  i8 %u_27, i8 209" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 198 'icmp' 'icmp_ln1811' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209"   --->   Operation 199 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (1.91ns)   --->   "%u_28 = add i8 %u_27, i8 1" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 200 'add' 'u_28' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln1811 = br i1 %icmp_ln1811, void %for.inc17.i.split, void %for.inc.i13.preheader" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 201 'br' 'br_ln1811' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_27, i2 0" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 202 'bitconcatenate' 'shl_ln13' <Predicate = (!icmp_ln1811)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1814 = zext i10 %shl_ln13" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 203 'zext' 'zext_ln1814' <Predicate = (!icmp_ln1811)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1814_1 = zext i10 %shl_ln13" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 204 'zext' 'zext_ln1814_1' <Predicate = (!icmp_ln1811)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (1.73ns)   --->   "%add_ln1814 = add i11 %zext_ln1814_1, i11 %a_cast_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 205 'add' 'add_ln1814' <Predicate = (!icmp_ln1811)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1814, i32 2, i32 10" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 206 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln1811)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1814_2 = zext i9 %lshr_ln8" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 207 'zext' 'zext_ln1814_2' <Predicate = (!icmp_ln1811)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%vla18_addr_22 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1814_2" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 208 'getelementptr' 'vla18_addr_22' <Predicate = (!icmp_ln1811)> <Delay = 0.00>
ST_10 : Operation 209 [2/2] (3.25ns)   --->   "%aw = load i13 %vla18_addr_22" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 209 'load' 'aw' <Predicate = (!icmp_ln1811)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 210 [1/1] (1.54ns)   --->   "%add_ln1815 = add i12 %zext_ln1814, i12 %m_read" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 210 'add' 'add_ln1815' <Predicate = (!icmp_ln1811)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1815, i32 2, i32 11" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 211 'partselect' 'lshr_ln9' <Predicate = (!icmp_ln1811)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1815 = zext i10 %lshr_ln9" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 212 'zext' 'zext_ln1815' <Predicate = (!icmp_ln1811)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%vla18_addr_23 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1815" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 213 'getelementptr' 'vla18_addr_23' <Predicate = (!icmp_ln1811)> <Delay = 0.00>
ST_10 : Operation 214 [2/2] (3.25ns)   --->   "%vla18_load_16 = load i13 %vla18_addr_23" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 214 'load' 'vla18_load_16' <Predicate = (!icmp_ln1811)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 215 [1/1] (1.58ns)   --->   "%store_ln1811 = store i8 %u_28, i8 %u_14" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 215 'store' 'store_ln1811' <Predicate = (!icmp_ln1811)> <Delay = 1.58>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%u_16 = alloca i32 1"   --->   Operation 216 'alloca' 'u_16' <Predicate = (icmp_ln1811)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (1.58ns)   --->   "%store_ln1795 = store i8 0, i8 %u_16" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 217 'store' 'store_ln1795' <Predicate = (icmp_ln1811)> <Delay = 1.58>
ST_10 : Operation 218 [1/1] (1.58ns)   --->   "%br_ln1795 = br void %for.inc.i13" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 218 'br' 'br_ln1795' <Predicate = (icmp_ln1811)> <Delay = 1.58>

State 11 <SV = 6> <Delay = 11.8>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln1786 = specloopname void @_ssdm_op_SpecLoopName, void @empty_142" [../FalconHLS/code_hls/keygen.c:1786]   --->   Operation 219 'specloopname' 'specloopname_ln1786' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [1/2] (3.25ns)   --->   "%aw = load i13 %vla18_addr_22" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 220 'load' 'aw' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_11 : Operation 221 [1/2] (3.25ns)   --->   "%vla18_load_16 = load i13 %vla18_addr_23" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 221 'load' 'vla18_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_11 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node mw)   --->   "%xor_ln1815 = xor i32 %vla18_load_16, i32 %select_ln1787" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 222 'xor' 'xor_ln1815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.99ns) (out node of the LUT)   --->   "%mw = and i32 %xor_ln1815, i32 %select_ln1787_1" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 223 'and' 'mw' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1816 = sub i32 %aw, i32 %mw" [../FalconHLS/code_hls/keygen.c:1816]   --->   Operation 224 'sub' 'sub_ln1816' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1811 = zext i1 %cc_8" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 225 'zext' 'zext_ln1811' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%aw_2 = sub i32 %sub_ln1816, i32 %zext_ln1811" [../FalconHLS/code_hls/keygen.c:1816]   --->   Operation 226 'sub' 'aw_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln1812 = trunc i32 %aw_2" [../FalconHLS/code_hls/keygen.c:1812]   --->   Operation 227 'trunc' 'trunc_ln1812' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1817 = zext i31 %trunc_ln1812" [../FalconHLS/code_hls/keygen.c:1817]   --->   Operation 228 'zext' 'zext_ln1817' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (3.25ns)   --->   "%store_ln1817 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_22, i32 %zext_ln1817, i4 15" [../FalconHLS/code_hls/keygen.c:1817]   --->   Operation 229 'store' 'store_ln1817' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %aw_2, i32 31" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 230 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln1811 = br void %for.inc17.i" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 231 'br' 'br_ln1811' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 4.93>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%cc_10 = phi i1 %tmp_14, void %for.inc.i13.split, i1 0, void %for.inc.i13.preheader" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 232 'phi' 'cc_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%u_29 = load i8 %u_16" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 233 'load' 'u_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (1.55ns)   --->   "%icmp_ln1795_1 = icmp_eq  i8 %u_29, i8 209" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 234 'icmp' 'icmp_ln1795_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209"   --->   Operation 235 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (1.91ns)   --->   "%u_30 = add i8 %u_29, i8 1" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 236 'add' 'u_30' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln1795 = br i1 %icmp_ln1795_1, void %for.inc.i13.split, void %for.end.i19" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 237 'br' 'br_ln1795' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln1796_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_29, i2 0" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 238 'bitconcatenate' 'shl_ln1796_1' <Predicate = (!icmp_ln1795_1)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1796_4 = zext i10 %shl_ln1796_1" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 239 'zext' 'zext_ln1796_4' <Predicate = (!icmp_ln1795_1)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1796_5 = zext i10 %shl_ln1796_1" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 240 'zext' 'zext_ln1796_5' <Predicate = (!icmp_ln1795_1)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (1.67ns)   --->   "%add_ln1796_2 = add i13 %zext_ln1796_5, i13 %b_read" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 241 'add' 'add_ln1796_2' <Predicate = (!icmp_ln1795_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%lshr_ln1796_3 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1796_2, i32 2, i32 12" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 242 'partselect' 'lshr_ln1796_3' <Predicate = (!icmp_ln1795_1)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1796_6 = zext i11 %lshr_ln1796_3" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 243 'zext' 'zext_ln1796_6' <Predicate = (!icmp_ln1795_1)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%vla18_addr_24 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1796_6" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 244 'getelementptr' 'vla18_addr_24' <Predicate = (!icmp_ln1795_1)> <Delay = 0.00>
ST_12 : Operation 245 [2/2] (3.25ns)   --->   "%vla18_load_17 = load i13 %vla18_addr_24" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 245 'load' 'vla18_load_17' <Predicate = (!icmp_ln1795_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_12 : Operation 246 [1/1] (1.54ns)   --->   "%add_ln1796_3 = add i12 %zext_ln1796_4, i12 %m_read" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 246 'add' 'add_ln1796_3' <Predicate = (!icmp_ln1795_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%lshr_ln1796_4 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1796_3, i32 2, i32 11" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 247 'partselect' 'lshr_ln1796_4' <Predicate = (!icmp_ln1795_1)> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln1796_7 = zext i10 %lshr_ln1796_4" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 248 'zext' 'zext_ln1796_7' <Predicate = (!icmp_ln1795_1)> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%vla18_addr_25 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1796_7" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 249 'getelementptr' 'vla18_addr_25' <Predicate = (!icmp_ln1795_1)> <Delay = 0.00>
ST_12 : Operation 250 [2/2] (3.25ns)   --->   "%vla18_load_18 = load i13 %vla18_addr_25" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 250 'load' 'vla18_load_18' <Predicate = (!icmp_ln1795_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_12 : Operation 251 [1/1] (1.58ns)   --->   "%store_ln1795 = store i8 %u_30, i8 %u_16" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 251 'store' 'store_ln1795' <Predicate = (!icmp_ln1795_1)> <Delay = 1.58>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%u_18 = alloca i32 1"   --->   Operation 252 'alloca' 'u_18' <Predicate = (icmp_ln1795_1)> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%ccb_load = load i33 %ccb" [../FalconHLS/code_hls/keygen.c:1869]   --->   Operation 253 'load' 'ccb_load' <Predicate = (icmp_ln1795_1)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%cc_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ccb_load, i32 32" [../FalconHLS/code_hls/keygen.c:1869]   --->   Operation 254 'bitselect' 'cc_9' <Predicate = (icmp_ln1795_1)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.69ns)   --->   "%select_ln1787_2 = select i1 %cc_9, i32 2147483647, i32 0" [../FalconHLS/code_hls/keygen.c:1787]   --->   Operation 255 'select' 'select_ln1787_2' <Predicate = (icmp_ln1795_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln1787_3)   --->   "%xor_ln1809_1 = xor i1 %cc_10, i1 1" [../FalconHLS/code_hls/keygen.c:1809]   --->   Operation 256 'xor' 'xor_ln1809_1' <Predicate = (icmp_ln1795_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln1787_3)   --->   "%ym_1 = or i1 %cc_9, i1 %xor_ln1809_1" [../FalconHLS/code_hls/keygen.c:1809]   --->   Operation 257 'or' 'ym_1' <Predicate = (icmp_ln1795_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1787_3 = select i1 %ym_1, i32 4294967295, i32 0" [../FalconHLS/code_hls/keygen.c:1787]   --->   Operation 258 'select' 'select_ln1787_3' <Predicate = (icmp_ln1795_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 259 [1/1] (1.58ns)   --->   "%store_ln1811 = store i8 0, i8 %u_18" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 259 'store' 'store_ln1811' <Predicate = (icmp_ln1795_1)> <Delay = 1.58>
ST_12 : Operation 260 [1/1] (1.58ns)   --->   "%br_ln1811 = br void %for.inc17.i32" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 260 'br' 'br_ln1811' <Predicate = (icmp_ln1795_1)> <Delay = 1.58>

State 13 <SV = 7> <Delay = 7.62>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%specloopname_ln1786 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../FalconHLS/code_hls/keygen.c:1786]   --->   Operation 261 'specloopname' 'specloopname_ln1786' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 262 [1/2] (3.25ns)   --->   "%vla18_load_17 = load i13 %vla18_addr_24" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 262 'load' 'vla18_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_13 : Operation 263 [1/2] (3.25ns)   --->   "%vla18_load_18 = load i13 %vla18_addr_25" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 263 'load' 'vla18_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1795_1 = zext i1 %cc_10" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 264 'zext' 'zext_ln1795_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1796_2 = sub i32 %vla18_load_17, i32 %zext_ln1795_1" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 265 'sub' 'sub_ln1796_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 266 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln1796_3 = sub i32 %sub_ln1796_2, i32 %vla18_load_18" [../FalconHLS/code_hls/keygen.c:1796]   --->   Operation 266 'sub' 'sub_ln1796_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln1796_3, i32 31" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 267 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln1795 = br void %for.inc.i13" [../FalconHLS/code_hls/keygen.c:1795]   --->   Operation 268 'br' 'br_ln1795' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 4.93>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%cc_11 = phi i1 %cc_9, void %for.end.i19, i1 %tmp_15, void %for.inc17.i32.split"   --->   Operation 269 'phi' 'cc_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%u_31 = load i8 %u_18" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 270 'load' 'u_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (1.55ns)   --->   "%icmp_ln1811_1 = icmp_eq  i8 %u_31, i8 209" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 271 'icmp' 'icmp_ln1811_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209"   --->   Operation 272 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (1.91ns)   --->   "%u_32 = add i8 %u_31, i8 1" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 273 'add' 'u_32' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln1811 = br i1 %icmp_ln1811_1, void %for.inc17.i32.split, void %zint_finish_mod.exit33" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 274 'br' 'br_ln1811' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln1814_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_31, i2 0" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 275 'bitconcatenate' 'shl_ln1814_1' <Predicate = (!icmp_ln1811_1)> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln1814_3 = zext i10 %shl_ln1814_1" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 276 'zext' 'zext_ln1814_3' <Predicate = (!icmp_ln1811_1)> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1814_4 = zext i10 %shl_ln1814_1" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 277 'zext' 'zext_ln1814_4' <Predicate = (!icmp_ln1811_1)> <Delay = 0.00>
ST_14 : Operation 278 [1/1] (1.67ns)   --->   "%add_ln1814_1 = add i13 %zext_ln1814_4, i13 %b_read" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 278 'add' 'add_ln1814_1' <Predicate = (!icmp_ln1811_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%lshr_ln1814_1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1814_1, i32 2, i32 12" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 279 'partselect' 'lshr_ln1814_1' <Predicate = (!icmp_ln1811_1)> <Delay = 0.00>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1814_5 = zext i11 %lshr_ln1814_1" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 280 'zext' 'zext_ln1814_5' <Predicate = (!icmp_ln1811_1)> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%vla18_addr_26 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1814_5" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 281 'getelementptr' 'vla18_addr_26' <Predicate = (!icmp_ln1811_1)> <Delay = 0.00>
ST_14 : Operation 282 [2/2] (3.25ns)   --->   "%aw_3 = load i13 %vla18_addr_26" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 282 'load' 'aw_3' <Predicate = (!icmp_ln1811_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_14 : Operation 283 [1/1] (1.54ns)   --->   "%add_ln1815_1 = add i12 %zext_ln1814_3, i12 %m_read" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 283 'add' 'add_ln1815_1' <Predicate = (!icmp_ln1811_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%lshr_ln1815_1 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1815_1, i32 2, i32 11" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 284 'partselect' 'lshr_ln1815_1' <Predicate = (!icmp_ln1811_1)> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1815_1 = zext i10 %lshr_ln1815_1" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 285 'zext' 'zext_ln1815_1' <Predicate = (!icmp_ln1811_1)> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%vla18_addr_27 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1815_1" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 286 'getelementptr' 'vla18_addr_27' <Predicate = (!icmp_ln1811_1)> <Delay = 0.00>
ST_14 : Operation 287 [2/2] (3.25ns)   --->   "%vla18_load_20 = load i13 %vla18_addr_27" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 287 'load' 'vla18_load_20' <Predicate = (!icmp_ln1811_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_14 : Operation 288 [1/1] (1.58ns)   --->   "%store_ln1811 = store i8 %u_32, i8 %u_18" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 288 'store' 'store_ln1811' <Predicate = (!icmp_ln1811_1)> <Delay = 1.58>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%ret_ln1870 = ret" [../FalconHLS/code_hls/keygen.c:1870]   --->   Operation 289 'ret' 'ret_ln1870' <Predicate = (icmp_ln1811_1)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 11.8>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%specloopname_ln1786 = specloopname void @_ssdm_op_SpecLoopName, void @empty_142" [../FalconHLS/code_hls/keygen.c:1786]   --->   Operation 290 'specloopname' 'specloopname_ln1786' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/2] (3.25ns)   --->   "%aw_3 = load i13 %vla18_addr_26" [../FalconHLS/code_hls/keygen.c:1814]   --->   Operation 291 'load' 'aw_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_15 : Operation 292 [1/2] (3.25ns)   --->   "%vla18_load_20 = load i13 %vla18_addr_27" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 292 'load' 'vla18_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_15 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node mw_1)   --->   "%xor_ln1815_1 = xor i32 %vla18_load_20, i32 %select_ln1787_2" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 293 'xor' 'xor_ln1815_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 294 [1/1] (0.99ns) (out node of the LUT)   --->   "%mw_1 = and i32 %xor_ln1815_1, i32 %select_ln1787_3" [../FalconHLS/code_hls/keygen.c:1815]   --->   Operation 294 'and' 'mw_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1816_1 = sub i32 %aw_3, i32 %mw_1" [../FalconHLS/code_hls/keygen.c:1816]   --->   Operation 295 'sub' 'sub_ln1816_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1811_1 = zext i1 %cc_11" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 296 'zext' 'zext_ln1811_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%aw_4 = sub i32 %sub_ln1816_1, i32 %zext_ln1811_1" [../FalconHLS/code_hls/keygen.c:1816]   --->   Operation 297 'sub' 'aw_4' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln1812_1 = trunc i32 %aw_4" [../FalconHLS/code_hls/keygen.c:1812]   --->   Operation 298 'trunc' 'trunc_ln1812_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1817_1 = zext i31 %trunc_ln1812_1" [../FalconHLS/code_hls/keygen.c:1817]   --->   Operation 299 'zext' 'zext_ln1817_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (3.25ns)   --->   "%store_ln1817 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_26, i32 %zext_ln1817_1, i4 15" [../FalconHLS/code_hls/keygen.c:1817]   --->   Operation 300 'store' 'store_ln1817' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %aw_4, i32 31" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 301 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln1811 = br void %for.inc17.i32" [../FalconHLS/code_hls/keygen.c:1811]   --->   Operation 302 'br' 'br_ln1811' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	wire read operation ('a_read') on port 'a' [20]  (0 ns)
	'getelementptr' operation ('vla18_addr', ../FalconHLS/code_hls/keygen.c:1838) [29]  (0 ns)
	'load' operation ('vla18_load', ../FalconHLS/code_hls/keygen.c:1838) on array 'vla18' [30]  (3.25 ns)

 <State 2>: 22.3ns
The critical path consists of the following:
	'load' operation ('vla18_load', ../FalconHLS/code_hls/keygen.c:1838) on array 'vla18' [30]  (3.25 ns)
	'mul' operation ('mul_ln1838', ../FalconHLS/code_hls/keygen.c:1838) [33]  (8.24 ns)
	'add' operation ('add_ln1838', ../FalconHLS/code_hls/keygen.c:1838) [41]  (2.52 ns)
	'mul' operation ('fa', ../FalconHLS/code_hls/keygen.c:1838) [42]  (8.24 ns)

 <State 3>: 4.98ns
The critical path consists of the following:
	'load' operation ('u', ../FalconHLS/code_hls/keygen.c:1840) on local variable 'u' [56]  (0 ns)
	'add' operation ('add_ln1844', ../FalconHLS/code_hls/keygen.c:1844) [69]  (1.73 ns)
	'getelementptr' operation ('vla18_addr_15', ../FalconHLS/code_hls/keygen.c:1844) [72]  (0 ns)
	'load' operation ('wa', ../FalconHLS/code_hls/keygen.c:1844) on array 'vla18' [73]  (3.25 ns)

 <State 4>: 15.6ns
The critical path consists of the following:
	'load' operation ('wa', ../FalconHLS/code_hls/keygen.c:1844) on array 'vla18' [73]  (3.25 ns)
	'mul' operation ('mul_ln1846', ../FalconHLS/code_hls/keygen.c:1846) [80]  (12.3 ns)

 <State 5>: 24.9ns
The critical path consists of the following:
	'load' operation ('wb', ../FalconHLS/code_hls/keygen.c:1845) on array 'vla18' [78]  (3.25 ns)
	'mul' operation ('mul_ln1846_1', ../FalconHLS/code_hls/keygen.c:1846) [82]  (12.3 ns)
	'add' operation ('add_ln1847_1', ../FalconHLS/code_hls/keygen.c:1847) [92]  (3.52 ns)
	'add' operation ('add_ln1851_2', ../FalconHLS/code_hls/keygen.c:1851) [110]  (2.52 ns)
	'store' operation ('store_ln1851', ../FalconHLS/code_hls/keygen.c:1851) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [119]  (3.25 ns)

 <State 6>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln1852', ../FalconHLS/code_hls/keygen.c:1852) [122]  (1.68 ns)
	'getelementptr' operation ('vla18_addr_19', ../FalconHLS/code_hls/keygen.c:1852) [125]  (0 ns)
	'store' operation ('store_ln1852', ../FalconHLS/code_hls/keygen.c:1852) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [126]  (3.25 ns)

 <State 7>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln1858', ../FalconHLS/code_hls/keygen.c:1858) [146]  (1.68 ns)
	'getelementptr' operation ('vla18_addr_14', ../FalconHLS/code_hls/keygen.c:1858) [149]  (0 ns)
	'store' operation ('store_ln1858', ../FalconHLS/code_hls/keygen.c:1858) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [150]  (3.25 ns)

 <State 8>: 4.98ns
The critical path consists of the following:
	'load' operation ('u', ../FalconHLS/code_hls/keygen.c:1795) on local variable 'u' [155]  (0 ns)
	'add' operation ('add_ln1796', ../FalconHLS/code_hls/keygen.c:1796) [165]  (1.73 ns)
	'getelementptr' operation ('vla18_addr_20', ../FalconHLS/code_hls/keygen.c:1796) [168]  (0 ns)
	'load' operation ('vla18_load_13', ../FalconHLS/code_hls/keygen.c:1796) on array 'vla18' [169]  (3.25 ns)

 <State 9>: 7.62ns
The critical path consists of the following:
	'load' operation ('vla18_load_13', ../FalconHLS/code_hls/keygen.c:1796) on array 'vla18' [169]  (3.25 ns)
	'sub' operation ('sub_ln1796', ../FalconHLS/code_hls/keygen.c:1796) [176]  (0 ns)
	'sub' operation ('sub_ln1796_1', ../FalconHLS/code_hls/keygen.c:1796) [177]  (4.37 ns)

 <State 10>: 4.98ns
The critical path consists of the following:
	'load' operation ('u', ../FalconHLS/code_hls/keygen.c:1811) on local variable 'u' [193]  (0 ns)
	'add' operation ('add_ln1814', ../FalconHLS/code_hls/keygen.c:1814) [203]  (1.73 ns)
	'getelementptr' operation ('vla18_addr_22', ../FalconHLS/code_hls/keygen.c:1814) [206]  (0 ns)
	'load' operation ('aw', ../FalconHLS/code_hls/keygen.c:1814) on array 'vla18' [207]  (3.25 ns)

 <State 11>: 11.9ns
The critical path consists of the following:
	'load' operation ('vla18_load_16', ../FalconHLS/code_hls/keygen.c:1815) on array 'vla18' [212]  (3.25 ns)
	'xor' operation ('xor_ln1815', ../FalconHLS/code_hls/keygen.c:1815) [213]  (0 ns)
	'and' operation ('mw', ../FalconHLS/code_hls/keygen.c:1815) [214]  (0.993 ns)
	'sub' operation ('sub_ln1816', ../FalconHLS/code_hls/keygen.c:1816) [215]  (0 ns)
	'sub' operation ('aw', ../FalconHLS/code_hls/keygen.c:1816) [217]  (4.37 ns)
	'store' operation ('store_ln1817', ../FalconHLS/code_hls/keygen.c:1817) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [220]  (3.25 ns)

 <State 12>: 4.93ns
The critical path consists of the following:
	'load' operation ('u', ../FalconHLS/code_hls/keygen.c:1795) on local variable 'u' [230]  (0 ns)
	'add' operation ('add_ln1796_2', ../FalconHLS/code_hls/keygen.c:1796) [240]  (1.68 ns)
	'getelementptr' operation ('vla18_addr_24', ../FalconHLS/code_hls/keygen.c:1796) [243]  (0 ns)
	'load' operation ('vla18_load_17', ../FalconHLS/code_hls/keygen.c:1796) on array 'vla18' [244]  (3.25 ns)

 <State 13>: 7.62ns
The critical path consists of the following:
	'load' operation ('vla18_load_17', ../FalconHLS/code_hls/keygen.c:1796) on array 'vla18' [244]  (3.25 ns)
	'sub' operation ('sub_ln1796_2', ../FalconHLS/code_hls/keygen.c:1796) [251]  (0 ns)
	'sub' operation ('sub_ln1796_3', ../FalconHLS/code_hls/keygen.c:1796) [252]  (4.37 ns)

 <State 14>: 4.93ns
The critical path consists of the following:
	'load' operation ('u', ../FalconHLS/code_hls/keygen.c:1811) on local variable 'u' [268]  (0 ns)
	'add' operation ('add_ln1814_1', ../FalconHLS/code_hls/keygen.c:1814) [278]  (1.68 ns)
	'getelementptr' operation ('vla18_addr_26', ../FalconHLS/code_hls/keygen.c:1814) [281]  (0 ns)
	'load' operation ('aw', ../FalconHLS/code_hls/keygen.c:1814) on array 'vla18' [282]  (3.25 ns)

 <State 15>: 11.9ns
The critical path consists of the following:
	'load' operation ('vla18_load_20', ../FalconHLS/code_hls/keygen.c:1815) on array 'vla18' [287]  (3.25 ns)
	'xor' operation ('xor_ln1815_1', ../FalconHLS/code_hls/keygen.c:1815) [288]  (0 ns)
	'and' operation ('mw', ../FalconHLS/code_hls/keygen.c:1815) [289]  (0.993 ns)
	'sub' operation ('sub_ln1816_1', ../FalconHLS/code_hls/keygen.c:1816) [290]  (0 ns)
	'sub' operation ('aw', ../FalconHLS/code_hls/keygen.c:1816) [292]  (4.37 ns)
	'store' operation ('store_ln1817', ../FalconHLS/code_hls/keygen.c:1817) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [295]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
