verilog xil_defaultlib "C:/Users/admin/Desktop/Suyash/project_1.sim/sim_1/synth/timing/tb_time_synth.v"
