Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 23 16:27:21 2024
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplexeur_timing_summary_routed.rpt -pb multiplexeur_timing_summary_routed.pb -rpx multiplexeur_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplexeur
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.912ns  (logic 5.315ns (44.617%)  route 6.597ns (55.383%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_i_IBUF[15]_inst/O
                         net (fo=6, routed)           3.884     5.340    led_o_OBUF[15]
    SLICE_X0Y30          LUT3 (Prop_lut3_I1_O)        0.152     5.492 r  led_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.713     8.206    led_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    11.912 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.912    led_o[0]
    U16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 5.110ns (46.230%)  route 5.943ns (53.770%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_i_IBUF[15]_inst/O
                         net (fo=6, routed)           3.884     5.340    led_o_OBUF[15]
    SLICE_X0Y30          LUT3 (Prop_lut3_I1_O)        0.124     5.464 r  led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.059     7.523    led_o_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.053 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.053    led_o[1]
    E19                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.051ns  (logic 5.322ns (48.157%)  route 5.729ns (51.843%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_i_IBUF[13]_inst/O
                         net (fo=2, routed)           3.600     5.053    led_o_OBUF[13]
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.152     5.205 r  led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.129     7.334    led_o_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.717    11.051 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.051    led_o[3]
    V19                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.685ns  (logic 5.081ns (47.554%)  route 5.604ns (52.446%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_i_IBUF[15]_inst/O
                         net (fo=6, routed)           3.508     4.964    led_o_OBUF[15]
    SLICE_X0Y30          LUT3 (Prop_lut3_I1_O)        0.124     5.088 r  led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.096     7.184    led_o_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.685 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.685    led_o[2]
    U19                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            led_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.480ns  (logic 4.959ns (47.316%)  route 5.521ns (52.684%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_i_IBUF[8]_inst/O
                         net (fo=2, routed)           5.521     6.976    led_o_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.480 r  led_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.480    led_o[8]
    V13                                                               r  led_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.876ns  (logic 5.089ns (51.527%)  route 4.787ns (48.473%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_i_IBUF[15]_inst/O
                         net (fo=6, routed)           1.269     2.725    led_o_OBUF[15]
    SLICE_X65Y39         LUT3 (Prop_lut3_I1_O)        0.124     2.849 r  led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.519     6.367    led_o_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     9.876 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.876    led_o[4]
    W18                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.987ns (61.602%)  route 3.108ns (38.398%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_i_IBUF[12]_inst/O
                         net (fo=2, routed)           3.108     4.577    led_o_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.095 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.095    led_o[12]
    P3                                                                r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            led_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.978ns (61.893%)  route 3.065ns (38.107%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_i_IBUF[15]_inst/O
                         net (fo=6, routed)           3.065     4.521    led_o_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.042 r  led_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.042    led_o[15]
    L1                                                                r  led_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 4.960ns (63.410%)  route 2.862ns (36.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_i_IBUF[13]_inst/O
                         net (fo=2, routed)           2.862     4.315    led_o_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.823 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.823    led_o[13]
    N3                                                                r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            led_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.367ns  (logic 4.971ns (67.472%)  route 2.396ns (32.528%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_i_IBUF[14]_inst/O
                         net (fo=2, routed)           2.396     3.852    led_o_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.367 r  led_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.367    led_o[14]
    P1                                                                r  led_o[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.425ns (75.536%)  route 0.462ns (24.464%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_i_IBUF[6]_inst/O
                         net (fo=2, routed)           0.462     0.679    led_o_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.887 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.887    led_o[6]
    U14                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.450ns (76.688%)  route 0.441ns (23.312%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_i_IBUF[5]_inst/O
                         net (fo=2, routed)           0.441     0.675    led_o_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.890 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.890    led_o[5]
    U15                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.542%)  route 0.463ns (24.458%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_i_IBUF[7]_inst/O
                         net (fo=2, routed)           0.463     0.690    led_o_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    led_o[7]
    V14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.430ns (75.585%)  route 0.462ns (24.415%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_i_IBUF[9]_inst/O
                         net (fo=2, routed)           0.462     0.682    led_o_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.891 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.891    led_o[9]
    V3                                                                r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.452ns (74.706%)  route 0.492ns (25.294%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_i_IBUF[10]_inst/O
                         net (fo=2, routed)           0.492     0.718    led_o_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.944 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.944    led_o[10]
    W3                                                                r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.437ns (72.139%)  route 0.555ns (27.861%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_i_IBUF[11]_inst/O
                         net (fo=2, routed)           0.555     0.787    led_o_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.992 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.992    led_o[11]
    U3                                                                r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            led_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.440ns (71.343%)  route 0.578ns (28.657%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_i_IBUF[14]_inst/O
                         net (fo=2, routed)           0.578     0.802    led_o_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.018 r  led_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.018    led_o[14]
    P1                                                                r  led_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.429ns (65.190%)  route 0.763ns (34.810%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_i_IBUF[13]_inst/O
                         net (fo=2, routed)           0.763     0.984    led_o_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.193 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.193    led_o[13]
    N3                                                                r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            led_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.447ns (63.028%)  route 0.849ns (36.972%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_i_IBUF[15]_inst/O
                         net (fo=6, routed)           0.849     1.073    led_o_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.295 r  led_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.295    led_o[15]
    L1                                                                r  led_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.456ns (63.069%)  route 0.852ns (36.931%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_i_IBUF[12]_inst/O
                         net (fo=2, routed)           0.852     1.089    led_o_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.308 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.308    led_o[12]
    P3                                                                r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------





