\m4_TLV_version 1d: tl-x.org
\SV
   // This code can be found in: https://github.com/stevehoover/LF-Building-a-RISC-V-CPU-Core/risc-v_shell.tlv
   
   m4_include_lib(['https://raw.githubusercontent.com/stevehoover/LF-Building-a-RISC-V-CPU-Core/main/lib/risc-v_shell_lib.tlv'])



   //---------------------------------------------------------------------------------
	m4_test_prog()
   //---------------------------------------------------------------------------------



\SV
   m4_makerchip_module   // (Expanded in Nav-TLV pane.)
   /* verilator lint_on WIDTH */
\TLV   

   $reset = *reset;
   
   /* Program Counter section */
   $next_pc[31:0] = $reset ? 0 :
       $taken_br ? $br_tgt_pc :
       $is_jal ? $br_tgt_pc :
       $is_jalr ? $jalr_tgt_pc :
       $pc + 4;
   $pc[31:0] = >>1$next_pc;
   /* End Program Counter Section */
   
   /** Instruction Memory section */
   `READONLY_MEM($pc, $$instr[31:0])
   
   
   /** Instruction Decode Logic section */
   
   /** Decode instruction type */
   $is_u_instr = $instr[6:2] ==? 5'b0x101;
   $is_i_instr = $instr[6:2] ==? 5'b00000 ||
                 $instr[6:2] ==? 5'b00001 ||
                 $instr[6:2] ==? 5'b00100 ||
                 $instr[6:2] ==? 5'b00110 ||
                 $instr[6:2] ==? 5'b11001;
   $is_s_instr = $instr[6:2] ==? 5'b01000 ||
                 $instr[6:2] ==? 5'b01001;
   $is_r_instr = $instr[6:2] ==? 5'b01011 ||
                 $instr[6:2] ==? 5'b01100 ||
                 $instr[6:2] ==? 5'b01110;
   $is_b_instr = $instr[6:2] ==? 5'b011000;
   $is_j_instr = $instr[6:2] ==? 5'b11011;
   
   /** Decode instruction fields */
   $opcode[6:0] = $instr[6:0];
   $rd[4:0] = $instr[11:7];
   $rd_valid = ($is_r_instr || $is_i_instr || $is_u_instr || $is_j_instr) && $rd !== 5'b0_0000;
   $rs1[4:0] = $instr[19:15];
   $rs1_valid = $is_r_instr || $is_i_instr || $is_s_instr || $is_b_instr;
   $rs2[4:0] = $instr[24:20];
   $rs2_valid = $is_r_instr || $is_s_instr || $is_b_instr;
   $funct3[2:0] = $instr[14:12];
   $funct3_is_valid = $is_r_instr || $is_i_instr || $is_s_instr || $is_b_instr;
   $imm_valid = $is_i_instr || $is_s_instr || $is_b_instr || $is_u_instr || $is_j_instr;
   $imm[31:0] = $is_i_instr ? { {21{$instr[31]}}, $instr[30:20] } :
                $is_s_instr ? { {21{$instr[31]}}, $instr[30:25] , $instr[11:7]} :
                $is_b_instr ? { {20{$instr[31]}}, $instr[7], $instr[30:25], $instr[11:8], $instr[8] } :
                $is_u_instr ? { $instr[31:13], {13{$instr[12]}} }:
                $is_j_instr ? { {12{$instr[20]}}, $instr[19:12], $instr[20], $instr[30:21], $instr[21]} :
                32'b0;
                
   /** decode instruction */
   $dec_bits[10:0] = {$instr[30], $funct3, $opcode};
   
   $is_beq = $dec_bits ==? 11'bx_000_1100011;
   $is_bne = $dec_bits ==? 11'bx_001_1100011;
   $is_blt = $dec_bits ==? 11'bx_100_1100011;
   $is_bge = $dec_bits ==? 11'bx_101_1100011;
   $is_bltu = $dec_bits ==? 11'bx_110_1100011;
   $is_bgeu = $dec_bits ==? 11'bx_111_1100011;
   $is_addi = $dec_bits ==? 11'bx_000_0010011;
   $is_add = $dec_bits ==? 11'b0_000_0110011;
   $is_lui = $dec_bits ==? 11'bx_xxx_0110111;
   $is_auipc = $dec_bits ==? 11'bx_xxx_0010111;
   $is_jal = $dec_bits ==? 11'bx_xxx_1101111;
   $is_jalr = $dec_bits ==? 11'bx_000_1100111;
   $is_slti = $dec_bits ==? 11'bx_010_0010011;
   $is_sltiu = $dec_bits ==? 11'bx_011_0010011;
   $is_xori = $dec_bits ==? 11'bx_100_0010011;
   $is_ori = $dec_bits ==? 11'bx_110_0010011;
   $is_andi = $dec_bits ==? 11'bx_111_0010011;
   $is_slli = $dec_bits ==? 11'b0_001_0010011;
   $is_srli = $dec_bits ==? 11'b0_101_0010011;
   $is_srai = $dec_bits ==? 11'b1_101_0010011;
   $is_sub = $dec_bits ==? 11'b1_000_0110011;
   $is_sll = $dec_bits ==? 11'b0_001_0110011;
   $is_slt = $dec_bits ==? 11'b0_010_0110011;
   $is_sltu = $dec_bits ==? 11'b0_011_0110011;
   $is_xor = $dec_bits ==? 11'b0_100_0110011;
   $is_srl = $dec_bits ==? 11'b0_101_0110011;
   $is_sra = $dec_bits ==? 11'b1_101_0110011;
   $is_or = $dec_bits ==? 11'b0_110_0110011;
   $is_and = $dec_bits ==? 11'b0_111_0110011;
   $is_load = $dec_bits ==? 11'bx_xxx_0000011;
   
   $sext_src1[63:0] = { {32{$src1_value[31]}}, $src1_value};
   $srai_result[63:0] = $sext_src1 >> $imm[4:0];
   $sra_result[63:0] = $sext_src1 >> $src2_value[4:0];
   $jalr_result[31:0] = $imm + $src1_value;
   
   /** ALU (Arithmetic logic unit) */
   $result[31:0] =
       $is_addi ? $src1_value + $imm :
       $is_add ? $src1_value + $src2_value :
       $is_lui ? {$imm[31:12], 12'b0} :
       $is_auipc ? {$imm[31:12], 12'b0} + $pc :
       $is_jal ? $pc + 32'd4 :
       $is_jalr ? $pc + 32'd4 :
       $is_slti ? ($src1_value[31] == $imm[31]) ?
                  {31'b0, $src1_value < $imm} :
                  {31'b0, $src1_value[31]} :
       $is_sltiu ? {31'b0, $src1_value < $imm} :
       $is_xori ? $src1_value ^ $imm :
       $is_ori ? $src1_value | $imm :
       $is_andi ? $src1_value & $imm :
       $is_slli ? $src1_value << $imm[4:0] :
       $is_srli ? $src1_value >> $imm[4:0] :
       $is_srai ? $srai_result :
       $is_sub ? $src1_value - $src2_value :
       $is_sll ? $src1_value << $src2_value[4:0] :
       $is_sltu ? {31'b0, $src1_value < $src2_value} :
       $is_slt ? ($src1_value[31] == $src2_value[31] ? {31'b0, $src1_value < $src2_value} : {31'b0, $src1_value[31]}) :
       $is_xor ? $src1_value ^ $src2_value :
       $is_srl ? $src1_value >> $src2_value[4:0] :
       $is_sra ? $sra_result :
       $is_or ? $src1_value | $src2_value :
       $is_and ? $src1_value & $src2_value :
       32'b0;
       
   /* Branch logic */
   $taken_br =
       ($is_beq && ($src1_value === $src2_value)) ? $is_beq :
       ($is_bne && ($src1_value !== $src2_value)) ? $is_bne :
       ($is_blt && (($src1_value < $src2_value) ^ ($src1_value[31] != $src2_value[31]))) ? $is_blt :
       ($is_bge && (($src1_value >= $src2_value) ^ ($src1_value[31] != $src2_value[31]))) ? $is_bge :
       ($is_bltu && ($src1_value < $src2_value)) ? $is_bltu :
       ($is_bgeu && ($src1_value >= $src2_value)) ? $is_bgeu :
       1'b0;
   $br_tgt_pc[31:0] = $pc + $imm;
   $jalr_tgt_pc[31:0] = $src1_value + $imm;
   
   // Assert these to end simulation (before Makerchip cycle limit).
   m4+tb(g)
   *failed = *cyc_cnt > M4_MAX_CYC;
   
   //m4+rf(32, 32, $reset, $wr_en, $wr_index[4:0], $wr_data[31:0], $rd_en1, $rd_index1[4:0], $rd_data1, $rd_en2, $rd_index2[4:0], $rd_data2)
   m4+rf(32, 32, $reset, $rd_valid, $rd[4:0], $result[31:0], $rs1_valid, $rs1[4:0], $src1_value, $rs2_valid, $rs2[4:0], $src2_value)
   //m4+dmem(32, 32, $reset, $addr[4:0], $wr_en, $wr_data[31:0], $rd_en, $rd_data)
   m4+cpu_viz()
\SV
   endmodule
