// Seed: 1312967288
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input tri id_3,
    input tri id_4,
    input supply1 id_5,
    output wire id_6,
    input wire id_7,
    output supply0 id_8,
    input wor id_9,
    output wor id_10,
    output uwire id_11
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    output wor id_8
);
  assign id_8 = -1;
  logic id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_8,
      id_1,
      id_4,
      id_5,
      id_8,
      id_1,
      id_8,
      id_1,
      id_8,
      id_8
  );
  parameter id_11 = 1;
  logic id_12;
endmodule
