# Tiny Tapeout project information
project:
  title:        "schoolRISCV CPU with Fibonacci program"  # Project title
  author:       "Yuri Panchul"   # Your name
  discord:      "yuri_panchul"   # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A minimalistic SoC with a schoolRISCV educational CPU and a ROM memory with a program that computes the Fibonacci numbers."  # One line description of what your project does
  language:     "SystemVerilog"  # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50               # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_yuri_panchul_schoolriscv_cpu_with_fibonacci_program"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "instruction_rom.sv"
    - "lab_top.sv"
    - "project.sv"
    - "register_with_rst.sv"
    - "seven_segment_display.sv"
    - "sr_alu.sv"
    - "sr_control.sv"
    - "sr_cpu.sv"
    - "sr_decode.sv"
    - "sr_register_file.sv"
    - "strobe_gen.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]:  "key"
  ui[1]:  ""
  ui[2]:  ""
  ui[3]:  ""
  ui[4]:  ""
  ui[5]:  ""
  ui[6]:  ""
  ui[7]:  ""

  # Outputs
  uo[0]:  "7-segment dot"
  uo[1]:  "7-segment G"
  uo[2]:  "7-segment F"
  uo[3]:  "7-segment E"
  uo[4]:  "7-segment D"
  uo[5]:  "7-segment C"
  uo[6]:  "7-segment B"
  uo[7]:  "7-segment A"

  # Bidirectional pins
  uio[0]: "7-segment digit[0] enable"
  uio[1]: "7-segment digit[1] enable"
  uio[2]: "7-segment digit[2] enable"
  uio[3]: "7-segment digit[3] enable"
  uio[4]: "7-segment digit[4] enable"
  uio[5]: "7-segment digit[5] enable"
  uio[6]: "7-segment digit[6] enable"
  uio[7]: "7-segment digit[7] enable"

# Do not change!
yaml_version: 6
