Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" into library work
Parsing entity <rom>.
Parsing architecture <arch_rom> of entity <rom>.
Parsing VHDL file "C:\Proiecte_xilinx\ADVERTISEMENT\FreqDiv.vhd" into library work
Parsing entity <divider>.
Parsing architecture <div> of entity <divider>.
Parsing VHDL file "C:\Proiecte_xilinx\ADVERTISEMENT\Button.vhd" into library work
Parsing entity <button>.
Parsing architecture <Behavioral> of entity <button>.
Parsing VHDL file "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_4.vhd" into library work
Parsing entity <animation_4>.
Parsing architecture <anim4> of entity <animation_4>.
Parsing VHDL file "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_3.vhd" into library work
Parsing entity <animation_3>.
Parsing architecture <anim3> of entity <animation_3>.
Parsing VHDL file "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_2.vhd" into library work
Parsing entity <animation_2>.
Parsing architecture <anim2> of entity <animation_2>.
Parsing VHDL file "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_1.vhd" into library work
Parsing entity <animation_1>.
Parsing architecture <anim1> of entity <animation_1>.
Parsing VHDL file "C:\Proiecte_xilinx\ADVERTISEMENT\AllComp.vhd" into library work
Parsing entity <top>.
Parsing architecture <arh_top> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <arh_top>) from library <work>.

Elaborating entity <button> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Button.vhd" Line 47: btn1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Button.vhd" Line 48: an1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Button.vhd" Line 49: btn2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Button.vhd" Line 50: an2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Button.vhd" Line 51: btn3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Button.vhd" Line 52: an3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Button.vhd" Line 53: btn4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Button.vhd" Line 54: an4 should be on the sensitivity list of the process

Elaborating entity <divider> (architecture <div>) from library <work>.

Elaborating entity <animation_1> (architecture <anim1>) from library <work>.

Elaborating entity <rom> (architecture <arch_rom>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 41: Using initial value ("0001000","1100000","0110001","1000010","0110000","0111000","0100000","1001000","1001111","1000011","1111000","1110001","0000110","1101010","0000001","0011000","0010000","1111010","0100100","0001111","1100011","1000001","1000000","0110110","1001100","0010010","1111111") for m since it is never assigned
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 74: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 77: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 78: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 79: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 80: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 81: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 82: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 83: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 84: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 85: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 86: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 87: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 88: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 89: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 90: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 91: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 92: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 93: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 94: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 95: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 96: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 97: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 98: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 99: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 100: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 101: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 102: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd" Line 103: m should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_1.vhd" Line 72: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_1.vhd" Line 74: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_1.vhd" Line 76: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_1.vhd" Line 78: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_1.vhd" Line 81: div2 should be on the sensitivity list of the process

Elaborating entity <animation_2> (architecture <anim2>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_2.vhd" Line 84: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_2.vhd" Line 86: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_2.vhd" Line 88: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_2.vhd" Line 90: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_2.vhd" Line 93: div2 should be on the sensitivity list of the process

Elaborating entity <animation_3> (architecture <anim3>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_3.vhd" Line 86: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_3.vhd" Line 87: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_3.vhd" Line 88: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_3.vhd" Line 89: word should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_3.vhd" Line 90. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_3.vhd" Line 92: div2 should be on the sensitivity list of the process

Elaborating entity <animation_4> (architecture <anim4>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_4.vhd" Line 73: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_4.vhd" Line 75: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_4.vhd" Line 77: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_4.vhd" Line 79: word should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_4.vhd" Line 81. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_4.vhd" Line 83: div2 should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_4.vhd" Line 52: Net <word[4][6]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Proiecte_xilinx\ADVERTISEMENT\AllComp.vhd".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <button>.
    Related source file is "C:\Proiecte_xilinx\ADVERTISEMENT\Button.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <cat<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cat<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cat<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cat<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cat<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cat<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cat<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   7 Latch(s).
	inferred  25 Multiplexer(s).
Unit <button> synthesized.

Synthesizing Unit <divider>.
    Related source file is "C:\Proiecte_xilinx\ADVERTISEMENT\FreqDiv.vhd".
    Found 26-bit register for signal <t>.
    Found 26-bit adder for signal <t[25]_GND_14_o_add_0_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <divider> synthesized.

Synthesizing Unit <animation_1>.
    Related source file is "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_1.vhd".
    Found 32-bit register for signal <i>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_15_o_add_0_OUT> created at line 64.
    Found 32-bit adder for signal <n0027> created at line 72.
    Found 32-bit adder for signal <n0029> created at line 74.
    Found 32-bit adder for signal <n0031> created at line 76.
    Found 32-bit adder for signal <i[31]_GND_15_o_add_11_OUT> created at line 81.
    Found 4x4-bit Read Only RAM for signal <an1>
    Found 7-bit 8-to-1 multiplexer for signal <i[31]_word[7][6]_wide_mux_3_OUT> created at line 72.
    Found 7-bit 8-to-1 multiplexer for signal <i[31]_word[7][6]_wide_mux_5_OUT> created at line 74.
    Found 7-bit 8-to-1 multiplexer for signal <i[31]_word[7][6]_wide_mux_7_OUT> created at line 76.
    Found 7-bit 8-to-1 multiplexer for signal <i[2]_word[7][6]_wide_mux_8_OUT> created at line 78.
    Found 7-bit 4-to-1 multiplexer for signal <cat1> created at line 71.
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <animation_1> synthesized.

Synthesizing Unit <rom>.
    Related source file is "C:\Proiecte_xilinx\ADVERTISEMENT\Memory.vhd".
    Found 32x7-bit Read Only RAM for signal <A_ROM[4]_PWR_9_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <rom> synthesized.

Synthesizing Unit <animation_2>.
    Related source file is "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_2.vhd".
    Found 32-bit register for signal <i>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_39_o_add_0_OUT> created at line 76.
    Found 32-bit adder for signal <n0040> created at line 86.
    Found 32-bit adder for signal <n0042> created at line 88.
    Found 32-bit adder for signal <n0044> created at line 90.
    Found 32-bit adder for signal <i[31]_GND_39_o_add_11_OUT> created at line 93.
    Found 4x4-bit Read Only RAM for signal <an2>
    Found 7-bit 20-to-1 multiplexer for signal <i[4]_X_17_o_wide_mux_2_OUT> created at line 84.
    Found 7-bit 20-to-1 multiplexer for signal <i[31]_X_17_o_wide_mux_4_OUT> created at line 86.
    Found 7-bit 20-to-1 multiplexer for signal <i[31]_X_17_o_wide_mux_6_OUT> created at line 88.
    Found 7-bit 20-to-1 multiplexer for signal <i[31]_X_17_o_wide_mux_8_OUT> created at line 90.
    Found 7-bit 4-to-1 multiplexer for signal <cat2> created at line 83.
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <animation_2> synthesized.

Synthesizing Unit <animation_3>.
    Related source file is "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_3.vhd".
    Found 32-bit register for signal <i>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_91_o_add_0_OUT> created at line 77.
    Found 32-bit adder for signal <n0040> created at line 87.
    Found 32-bit adder for signal <n0042> created at line 88.
    Found 32-bit adder for signal <n0044> created at line 89.
    Found 32-bit adder for signal <i[31]_GND_91_o_add_11_OUT> created at line 92.
    Found 4x4-bit Read Only RAM for signal <an3>
    Found 7-bit 20-to-1 multiplexer for signal <i[4]_X_18_o_wide_mux_2_OUT> created at line 86.
    Found 7-bit 20-to-1 multiplexer for signal <i[31]_X_18_o_wide_mux_4_OUT> created at line 87.
    Found 7-bit 20-to-1 multiplexer for signal <i[31]_X_18_o_wide_mux_6_OUT> created at line 88.
    Found 7-bit 20-to-1 multiplexer for signal <i[31]_X_18_o_wide_mux_8_OUT> created at line 89.
    Found 7-bit 4-to-1 multiplexer for signal <cat3> created at line 85.
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <animation_3> synthesized.

Synthesizing Unit <animation_4>.
    Related source file is "C:\Proiecte_xilinx\ADVERTISEMENT\Animation_4.vhd".
WARNING:Xst:2935 - Signal 'word<4>', unconnected in block 'animation_4', is tied to its initial value (0011101).
WARNING:Xst:2935 - Signal 'word<5>', unconnected in block 'animation_4', is tied to its initial value (0011101).
WARNING:Xst:2935 - Signal 'word<6>', unconnected in block 'animation_4', is tied to its initial value (0111101).
WARNING:Xst:2935 - Signal 'word<7>', unconnected in block 'animation_4', is tied to its initial value (0111101).
WARNING:Xst:2935 - Signal 'word<8>', unconnected in block 'animation_4', is tied to its initial value (0011100).
WARNING:Xst:2935 - Signal 'word<9>', unconnected in block 'animation_4', is tied to its initial value (0011100).
WARNING:Xst:2935 - Signal 'word<10>', unconnected in block 'animation_4', is tied to its initial value (0111101).
WARNING:Xst:2935 - Signal 'word<11>', unconnected in block 'animation_4', is tied to its initial value (0111100).
    Found 32-bit register for signal <i>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[0]_GND_142_o_add_0_OUT> created at line 65.
    Found 32-bit adder for signal <n0028> created at line 75.
    Found 32-bit adder for signal <n0030> created at line 77.
    Found 32-bit adder for signal <n0032> created at line 79.
    Found 32-bit adder for signal <i[31]_GND_142_o_add_11_OUT> created at line 83.
    Found 4x4-bit Read Only RAM for signal <an4>
    Found 7-bit 13-to-1 multiplexer for signal <i[3]_word[15][6]_wide_mux_2_OUT> created at line 73.
    Found 7-bit 13-to-1 multiplexer for signal <i[31]_word[15][6]_wide_mux_4_OUT> created at line 75.
    Found 7-bit 13-to-1 multiplexer for signal <i[31]_word[15][6]_wide_mux_6_OUT> created at line 77.
    Found 7-bit 13-to-1 multiplexer for signal <i[31]_word[15][6]_wide_mux_8_OUT> created at line 79.
    Found 7-bit 4-to-1 multiplexer for signal <cat4> created at line 72.
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <animation_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 60
 32x7-bit single-port Read Only RAM                    : 56
 4x4-bit single-port Read Only RAM                     : 4
# Adders/Subtractors                                   : 21
 2-bit adder                                           : 4
 26-bit adder                                          : 1
 32-bit adder                                          : 16
# Registers                                            : 9
 2-bit register                                        : 4
 26-bit register                                       : 1
 32-bit register                                       : 4
# Latches                                              : 7
 1-bit latch                                           : 7
# Multiplexers                                         : 101
 1-bit 2-to-1 multiplexer                              : 21
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 13-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 56
 7-bit 20-to-1 multiplexer                             : 8
 7-bit 4-to-1 multiplexer                              : 4
 7-bit 8-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <animation_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into accumulator <i>: 1 register on signal <i>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an1>           |          |
    -----------------------------------------------------------------------
Unit <animation_1> synthesized (advanced).

Synthesizing (advanced) Unit <animation_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into accumulator <i>: 1 register on signal <i>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an2>           |          |
    -----------------------------------------------------------------------
Unit <animation_2> synthesized (advanced).

Synthesizing (advanced) Unit <animation_3>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into accumulator <i>: 1 register on signal <i>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an3>           |          |
    -----------------------------------------------------------------------
Unit <animation_3> synthesized (advanced).

Synthesizing (advanced) Unit <animation_4>.
The following registers are absorbed into accumulator <i>: 1 register on signal <i>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an4>           |          |
    -----------------------------------------------------------------------
Unit <animation_4> synthesized (advanced).

Synthesizing (advanced) Unit <divider>.
The following registers are absorbed into counter <t>: 1 register on signal <t>.
Unit <divider> synthesized (advanced).

Synthesizing (advanced) Unit <rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_A_ROM[4]_PWR_9_o_wide_mux_0_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <A_ROM>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 60
 32x7-bit single-port distributed Read Only RAM        : 56
 4x4-bit single-port distributed Read Only RAM         : 4
# Adders/Subtractors                                   : 12
 3-bit adder                                           : 3
 4-bit adder                                           : 3
 5-bit adder                                           : 6
# Counters                                             : 5
 2-bit up counter                                      : 4
 26-bit up counter                                     : 1
# Accumulators                                         : 4
 32-bit up accumulator                                 : 4
# Multiplexers                                         : 101
 1-bit 2-to-1 multiplexer                              : 21
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 13-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 56
 7-bit 20-to-1 multiplexer                             : 8
 7-bit 4-to-1 multiplexer                              : 4
 7-bit 8-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <animation_1>: instances <mem15>, <mem16> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_1>: instances <mem15>, <mem17> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_1>: instances <mem15>, <mem18> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem21>, <mem22> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem21>, <mem23> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem21>, <mem24> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem21>, <mem26> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem21>, <mem27> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem21>, <mem28> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem21>, <mem211> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem21>, <mem212> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem21>, <mem216> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem25>, <mem29> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem25>, <mem213> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem25>, <mem217> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem210>, <mem214> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem210>, <mem218> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_2>: instances <mem215>, <mem219> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem31>, <mem32> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem31>, <mem33> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem31>, <mem34> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem31>, <mem36> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem31>, <mem37> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem31>, <mem38> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem31>, <mem310> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem31>, <mem311> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem31>, <mem315> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem35>, <mem39> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem35>, <mem313> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem35>, <mem317> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem312>, <mem316> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem312>, <mem320> of unit <rom> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <animation_3>: instances <mem314>, <mem318> of unit <rom> are equivalent, second instance is removed
INFO:Xst:2146 - In block <top>, Counter <a1/count> <a3/count> <a4/count> are equivalent, XST will keep only <a1/count>.
WARNING:Xst:1293 - FF/Latch <a1/i_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a1/i_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a2/i_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a2/i_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a3/i_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a3/i_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a4/i_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a4/i_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <button> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <b/cat_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <b/cat_1> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.
Latch b/cat_6 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 150
 Flip-Flops                                            : 150

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 496
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 141
#      LUT2                        : 6
#      LUT4                        : 8
#      LUT5                        : 14
#      LUT6                        : 31
#      MUXCY                       : 141
#      VCC                         : 1
#      XORCY                       : 146
# FlipFlops/Latches                : 157
#      FD                          : 30
#      FDC                         : 120
#      LD                          : 7
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             150  out of  126800     0%  
 Number of Slice LUTs:                  207  out of  63400     0%  
    Number used as Logic:               207  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    207
   Number with an unused Flip Flop:      57  out of    207    27%  
   Number with an unused LUT:             0  out of    207     0%  
   Number of fully used LUT-FF pairs:   150  out of    207    72%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    210     7%  
    IOB Flip Flops/Latches:               7

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+------------------------+-------+
Clock Signal                              | Clock buffer(FF name)  | Load  |
------------------------------------------+------------------------+-------+
clk                                       | BUFGP                  | 26    |
d/t_25                                    | BUFG                   | 120   |
d/t_15                                    | NONE(a1/count_0)       | 4     |
b/btn1_btn2_OR_3_o(b/btn1_btn2_OR_3_o11:O)| NONE(*)(b/cat_6)       | 7     |
------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.689ns (Maximum Frequency: 371.821MHz)
   Minimum input arrival time before clock: 1.622ns
   Maximum output required time after clock: 2.196ns
   Maximum combinational path delay: 1.513ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.036ns (frequency: 491.087MHz)
  Total number of paths / destination ports: 351 / 26
-------------------------------------------------------------------------
Delay:               2.036ns (Levels of Logic = 27)
  Source:            d/t_0 (FF)
  Destination:       d/t_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: d/t_0 to d/t_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  d/t_0 (d/t_0)
     INV:I->O              1   0.113   0.000  d/Mcount_t_lut<0>_INV_0 (d/Mcount_t_lut<0>)
     MUXCY:S->O            1   0.353   0.000  d/Mcount_t_cy<0> (d/Mcount_t_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<1> (d/Mcount_t_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<2> (d/Mcount_t_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<3> (d/Mcount_t_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<4> (d/Mcount_t_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<5> (d/Mcount_t_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<6> (d/Mcount_t_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<7> (d/Mcount_t_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<8> (d/Mcount_t_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<9> (d/Mcount_t_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<10> (d/Mcount_t_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<11> (d/Mcount_t_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<12> (d/Mcount_t_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<13> (d/Mcount_t_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<14> (d/Mcount_t_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<15> (d/Mcount_t_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<16> (d/Mcount_t_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<17> (d/Mcount_t_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<18> (d/Mcount_t_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<19> (d/Mcount_t_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<20> (d/Mcount_t_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<21> (d/Mcount_t_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<22> (d/Mcount_t_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  d/Mcount_t_cy<23> (d/Mcount_t_cy<23>)
     MUXCY:CI->O           0   0.023   0.000  d/Mcount_t_cy<24> (d/Mcount_t_cy<24>)
     XORCY:CI->O           1   0.370   0.000  d/Mcount_t_xor<25> (Result<25>)
     FD:D                      0.008          d/t_25
    ----------------------------------------
    Total                      2.036ns (1.757ns logic, 0.279ns route)
                                       (86.3% logic, 13.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd/t_25'
  Clock period: 2.689ns (frequency: 371.821MHz)
  Total number of paths / destination ports: 5460 / 240
-------------------------------------------------------------------------
Delay:               2.689ns (Levels of Logic = 2)
  Source:            a4/i_2 (FF)
  Destination:       a4/i_2 (FF)
  Source Clock:      d/t_25 rising
  Destination Clock: d/t_25 rising

  Data Path: a4/i_2 to a4/i_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.716  a4/i_2 (a4/i_2)
     LUT6:I0->O            1   0.097   0.683  a4/GND_142_o_i[31]_equal_14_o<31>1 (a4/GND_142_o_i[31]_equal_14_o<31>)
     LUT5:I0->O           30   0.097   0.386  a4/GND_142_o_i[31]_equal_14_o<31>6 (a4/GND_142_o_i[31]_equal_14_o)
     FDC:CLR                   0.349          a4/i_2
    ----------------------------------------
    Total                      2.689ns (0.904ns logic, 1.785ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd/t_15'
  Clock period: 1.105ns (frequency: 904.977MHz)
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Delay:               1.105ns (Levels of Logic = 1)
  Source:            a1/count_0 (FF)
  Destination:       a1/count_0 (FF)
  Source Clock:      d/t_15 rising
  Destination Clock: d/t_15 rising

  Data Path: a1/count_0 to a1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.361   0.344  a1/count_0 (a1/count_0)
     INV:I->O              1   0.113   0.279  a1/Mcount_count_xor<0>11_INV_0 (Result<0>2)
     FD:D                      0.008          a1/count_0
    ----------------------------------------
    Total                      1.105ns (0.482ns logic, 0.623ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'b/btn1_btn2_OR_3_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              1.622ns (Levels of Logic = 4)
  Source:            btn3 (PAD)
  Destination:       b/cat_4 (LATCH)
  Destination Clock: b/btn1_btn2_OR_3_o falling

  Data Path: btn3 to b/cat_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.740  btn3_IBUF (btn3_IBUF)
     LUT6:I0->O            1   0.097   0.295  b/Mmux_cat[6]_cat1[4]_MUX_23_o11 (b/Mmux_cat[6]_cat1[4]_MUX_23_o1)
     LUT6:I5->O            1   0.097   0.295  b/Mmux_cat[6]_cat1[4]_MUX_23_o12 (b/Mmux_cat[6]_cat1[4]_MUX_23_o11)
     LUT5:I4->O            1   0.097   0.000  b/Mmux_cat[6]_cat1[4]_MUX_23_o13 (b/cat[6]_cat1[4]_MUX_23_o)
     LD:D                     -0.028          b/cat_4
    ----------------------------------------
    Total                      1.622ns (0.292ns logic, 1.330ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd/t_15'
  Total number of paths / destination ports: 24 / 4
-------------------------------------------------------------------------
Offset:              2.196ns (Levels of Logic = 4)
  Source:            a1/count_1 (FF)
  Destination:       an<1> (PAD)
  Source Clock:      d/t_15 rising

  Data Path: a1/count_1 to an<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.361   0.448  a1/count_1 (a1/count_1)
     LUT2:I0->O            3   0.097   0.521  a1/Mram_an121 (a1/Mram_an12)
     LUT6:I3->O            1   0.097   0.295  b/an<1>1 (b/an<1>)
     LUT4:I3->O            1   0.097   0.279  b/an<1>2 (an_1_OBUF)
     OBUF:I->O                 0.000          an_1_OBUF (an<1>)
    ----------------------------------------
    Total                      2.196ns (0.652ns logic, 1.544ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'b/btn1_btn2_OR_3_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            b/cat_6_1 (LATCH)
  Destination:       cat<6> (PAD)
  Source Clock:      b/btn1_btn2_OR_3_o falling

  Data Path: b/cat_6_1 to cat<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  b/cat_6_1 (b/cat_6_1)
     OBUF:I->O                 0.000          cat_6_OBUF (cat<6>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               1.513ns (Levels of Logic = 4)
  Source:            btn2 (PAD)
  Destination:       an<1> (PAD)

  Data Path: btn2 to an<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.744  btn2_IBUF (btn2_IBUF)
     LUT6:I0->O            1   0.097   0.295  b/an<0>1 (b/an<0>)
     LUT4:I3->O            1   0.097   0.279  b/an<0>2 (an_0_OBUF)
     OBUF:I->O                 0.000          an_0_OBUF (an<0>)
    ----------------------------------------
    Total                      1.513ns (0.195ns logic, 1.318ns route)
                                       (12.9% logic, 87.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock b/btn1_btn2_OR_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
d/t_15         |         |         |    2.083|         |
d/t_25         |         |         |    2.174|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.036|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock d/t_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
d/t_15         |    1.105|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock d/t_25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
d/t_25         |    2.689|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.60 secs
 
--> 

Total memory usage is 4616864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  115 (   0 filtered)
Number of infos    :    8 (   0 filtered)

