// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="streamOverlay,hls_ip_2015_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=6.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.654000,HLS_SYN_LAT=641,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=13,HLS_SYN_LUT=49}" *)

module streamOverlay (
        ap_clk,
        ap_rst_n,
        A_TDATA,
        A_TVALID,
        A_TREADY,
        A_TKEEP,
        A_TSTRB,
        A_TUSER,
        A_TLAST,
        A_TID,
        A_TDEST,
        B_TDATA,
        B_TVALID,
        B_TREADY,
        B_TKEEP,
        B_TSTRB,
        B_TUSER,
        B_TLAST,
        B_TID,
        B_TDEST,
        C_TDATA,
        C_TVALID,
        C_TREADY,
        C_TKEEP,
        C_TSTRB,
        C_TUSER,
        C_TLAST,
        C_TID,
        C_TDEST
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b1;
parameter    ap_ST_st2_fsm_1 = 2'b10;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv10_280 = 10'b1010000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv16_80EB = 16'b1000000011101011;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst_n;
input  [15:0] A_TDATA;
input   A_TVALID;
output   A_TREADY;
input  [1:0] A_TKEEP;
input  [1:0] A_TSTRB;
input  [1:0] A_TUSER;
input  [0:0] A_TLAST;
input  [4:0] A_TID;
input  [5:0] A_TDEST;
input  [15:0] B_TDATA;
input   B_TVALID;
output   B_TREADY;
input  [1:0] B_TKEEP;
input  [1:0] B_TSTRB;
input  [1:0] B_TUSER;
input  [0:0] B_TLAST;
input  [4:0] B_TID;
input  [5:0] B_TDEST;
output  [15:0] C_TDATA;
output   C_TVALID;
input   C_TREADY;
output  [1:0] C_TKEEP;
output  [1:0] C_TSTRB;
output  [1:0] C_TUSER;
output  [0:0] C_TLAST;
output  [4:0] C_TID;
output  [5:0] C_TDEST;

reg A_TREADY;
reg B_TREADY;
reg C_TVALID;
reg    ap_rst_n_inv;
wire   [9:0] i_1_fu_163_p2;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm = 2'b1;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_46;
wire   [0:0] exitcond_fu_157_p2;
reg    ap_sig_bdd_57;
reg    ap_sig_ioackin_C_TREADY;
reg   [9:0] i_reg_146;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_72;
reg    ap_reg_ioackin_C_TREADY = 1'b0;
wire   [0:0] tmp_1_fu_173_p2;
reg   [1:0] ap_NS_fsm;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_C_TREADY assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_C_TREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_C_TREADY <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_fu_157_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_57 | ((exitcond_fu_157_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_C_TREADY))))) begin
            ap_reg_ioackin_C_TREADY <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_fu_157_p2 == ap_const_lv1_0) & ~ap_sig_bdd_57 & (ap_const_logic_1 == C_TREADY))) begin
            ap_reg_ioackin_C_TREADY <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_fu_157_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_57 | ((exitcond_fu_157_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_C_TREADY))))) begin
        i_reg_146 <= i_1_fu_163_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        i_reg_146 <= ap_const_lv10_0;
    end
end

/// A_TREADY assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond_fu_157_p2 or ap_sig_bdd_57 or ap_sig_ioackin_C_TREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_fu_157_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_57 | ((exitcond_fu_157_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_C_TREADY))))) begin
        A_TREADY = ap_const_logic_1;
    end else begin
        A_TREADY = ap_const_logic_0;
    end
end

/// B_TREADY assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond_fu_157_p2 or ap_sig_bdd_57 or ap_sig_ioackin_C_TREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_fu_157_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_57 | ((exitcond_fu_157_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_C_TREADY))))) begin
        B_TREADY = ap_const_logic_1;
    end else begin
        B_TREADY = ap_const_logic_0;
    end
end

/// C_TVALID assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond_fu_157_p2 or ap_sig_bdd_57 or ap_reg_ioackin_C_TREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_fu_157_p2 == ap_const_lv1_0) & ~ap_sig_bdd_57 & (ap_const_logic_0 == ap_reg_ioackin_C_TREADY))) begin
        C_TVALID = ap_const_logic_1;
    end else begin
        C_TVALID = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_72) begin
    if (ap_sig_bdd_72) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_46) begin
    if (ap_sig_bdd_46) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_C_TREADY assign process. ///
always @ (C_TREADY or ap_reg_ioackin_C_TREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_C_TREADY)) begin
        ap_sig_ioackin_C_TREADY = C_TREADY;
    end else begin
        ap_sig_ioackin_C_TREADY = ap_const_logic_1;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or exitcond_fu_157_p2 or ap_sig_bdd_57 or ap_sig_ioackin_C_TREADY) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((~(ap_sig_bdd_57 | ((exitcond_fu_157_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_C_TREADY))) & ~(exitcond_fu_157_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if (((exitcond_fu_157_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_57 | ((exitcond_fu_157_p2 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_ioackin_C_TREADY))))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_TDATA = ((tmp_1_fu_173_p2[0:0] === 1'b1) ? A_TDATA : B_TDATA);
assign C_TDEST = ap_const_lv6_1;
assign C_TID = ap_const_lv5_0;
assign C_TKEEP = ap_const_lv2_1;
assign C_TLAST = A_TLAST;
assign C_TSTRB = ap_const_lv2_1;
assign C_TUSER = ap_const_lv2_1;

/// ap_rst_n_inv assign process. ///
always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end

/// ap_sig_bdd_46 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_46 = (ap_CS_fsm[ap_const_lv32_1] == ap_const_lv1_1);
end

/// ap_sig_bdd_57 assign process. ///
always @ (A_TVALID or B_TVALID or exitcond_fu_157_p2) begin
    ap_sig_bdd_57 = (((B_TVALID == ap_const_logic_0) & (exitcond_fu_157_p2 == ap_const_lv1_0)) | ((exitcond_fu_157_p2 == ap_const_lv1_0) & (A_TVALID == ap_const_logic_0)));
end

/// ap_sig_bdd_72 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_72 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_0]);
end
assign exitcond_fu_157_p2 = (i_reg_146 == ap_const_lv10_280? 1'b1: 1'b0);
assign i_1_fu_163_p2 = (i_reg_146 + ap_const_lv10_1);
assign tmp_1_fu_173_p2 = (B_TDATA < ap_const_lv16_80EB? 1'b1: 1'b0);


endmodule //streamOverlay

