{C:/Users/MARCO/Altera Projects/Lab2/Problem5/PART3/ram_8_32.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/MARCO/Altera Projects/Lab2/Problem5/PART3/ram_8_32.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ram_infer
-- Compiling architecture rtl of ram_infer

} {} {}}
