\hypertarget{structALT__UART__FCR__s}{}\section{A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+s Struct Reference}
\label{structALT__UART__FCR__s}\index{ALT\_UART\_FCR\_s@{ALT\_UART\_FCR\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__UART__FCR__s_a78ea173b836127961e1b4ee19918fdcb}\label{structALT__UART__FCR__s_a78ea173b836127961e1b4ee19918fdcb}} 
uint32\+\_\+t {\bfseries fifoe}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__FCR__s_aaca224fc10181e1e9cdd6579bf8bf129}\label{structALT__UART__FCR__s_aaca224fc10181e1e9cdd6579bf8bf129}} 
uint32\+\_\+t {\bfseries rfifor}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__FCR__s_a6fb476c33179d618cfd90b2c61e6fb95}\label{structALT__UART__FCR__s_a6fb476c33179d618cfd90b2c61e6fb95}} 
uint32\+\_\+t {\bfseries xfifor}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__FCR__s_a3f1afbc4a086f91fbd4b663deb597b67}\label{structALT__UART__FCR__s_a3f1afbc4a086f91fbd4b663deb597b67}} 
uint32\+\_\+t {\bfseries dmam}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__FCR__s_a99884fbecb5f35ceab5b0fd5215df525}\label{structALT__UART__FCR__s_a99884fbecb5f35ceab5b0fd5215df525}} 
uint32\+\_\+t {\bfseries tet}\+: 2
\item 
\mbox{\Hypertarget{structALT__UART__FCR__s_a3768af03f39817a5a467a6d9d161deba}\label{structALT__UART__FCR__s_a3768af03f39817a5a467a6d9d161deba}} 
uint32\+\_\+t {\bfseries rt}\+: 2
\item 
\mbox{\Hypertarget{structALT__UART__FCR__s_acc9bba7c04cf7e6049e8e12b23796d61}\label{structALT__UART__FCR__s_acc9bba7c04cf7e6049e8e12b23796d61}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 24
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__uart_8h}{alt\+\_\+uart.\+h}}\end{DoxyCompactItemize}
