

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Wed Feb 24 15:50:00 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  3.000 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.09>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%relu3_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %relu3"   --->   Operation 20 'read' 'relu3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%relu1_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %relu1"   --->   Operation 21 'read' 'relu1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%deform_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %deform"   --->   Operation 22 'read' 'deform_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%skip1_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %skip1"   --->   Operation 23 'read' 'skip1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%skip3_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %skip3"   --->   Operation 24 'read' 'skip3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%STRIDE_2_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %STRIDE_2"   --->   Operation 25 'read' 'STRIDE_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%batch_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %batch"   --->   Operation 26 'read' 'batch_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%OC_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %OC"   --->   Operation 27 'read' 'OC_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%IC_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %IC"   --->   Operation 28 'read' 'IC_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%D_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %D"   --->   Operation 29 'read' 'D_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%offsets_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %offsets"   --->   Operation 30 'read' 'offsets_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%quant_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %quant"   --->   Operation 31 'read' 'quant_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%k0_3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %k0_3"   --->   Operation 32 'read' 'k0_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%k0_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %k0_1"   --->   Operation 33 'read' 'k0_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 34 'read' 'out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%fmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fmap"   --->   Operation 35 'read' 'fmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%select_ln169_loc_c = alloca i64 1"   --->   Operation 36 'alloca' 'select_ln169_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 8> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%skip3_c169 = alloca i64 1" [deform.cpp:66]   --->   Operation 37 'alloca' 'skip3_c169' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%OC_V_loc_c168 = alloca i64 1"   --->   Operation 38 'alloca' 'OC_V_loc_c168' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%skip3_c167 = alloca i64 1" [deform.cpp:66]   --->   Operation 39 'alloca' 'skip3_c167' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%STRIDE_2_c166 = alloca i64 1" [deform.cpp:65]   --->   Operation 40 'alloca' 'STRIDE_2_c166' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%batch_c165 = alloca i64 1" [deform.cpp:64]   --->   Operation 41 'alloca' 'batch_c165' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%OC_V_loc_c164 = alloca i64 1"   --->   Operation 42 'alloca' 'OC_V_loc_c164' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%D_V_loc_c163 = alloca i64 1"   --->   Operation 43 'alloca' 'D_V_loc_c163' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mul_ln93_1_loc_c162 = alloca i64 1"   --->   Operation 44 'alloca' 'mul_ln93_1_loc_c162' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 7> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mul_ln93_1_loc_c161 = alloca i64 1"   --->   Operation 45 'alloca' 'mul_ln93_1_loc_c161' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mul_ln93_1_loc_c160 = alloca i64 1"   --->   Operation 46 'alloca' 'mul_ln93_1_loc_c160' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mul_ln93_1_loc_c = alloca i64 1"   --->   Operation 47 'alloca' 'mul_ln93_1_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%OC_V_loc_c159 = alloca i64 1"   --->   Operation 48 'alloca' 'OC_V_loc_c159' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%skip1_c158 = alloca i64 1" [deform.cpp:17]   --->   Operation 49 'alloca' 'skip1_c158' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%OC_V_loc_c157 = alloca i64 1"   --->   Operation 50 'alloca' 'OC_V_loc_c157' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mul_ln31_1_loc_c156 = alloca i64 1"   --->   Operation 51 'alloca' 'mul_ln31_1_loc_c156' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%skip1_c155 = alloca i64 1" [deform.cpp:17]   --->   Operation 52 'alloca' 'skip1_c155' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mul_ln31_1_loc_c154 = alloca i64 1"   --->   Operation 53 'alloca' 'mul_ln31_1_loc_c154' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_V_cast_loc_c153 = alloca i64 1"   --->   Operation 54 'alloca' 'ret_V_cast_loc_c153' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_V_cast_loc_c152 = alloca i64 1"   --->   Operation 55 'alloca' 'ret_V_cast_loc_c152' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_V_cast_loc_c151 = alloca i64 1"   --->   Operation 56 'alloca' 'ret_V_cast_loc_c151' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ret_V_cast_loc_c150 = alloca i64 1"   --->   Operation 57 'alloca' 'ret_V_cast_loc_c150' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_V_cast_loc_c = alloca i64 1"   --->   Operation 58 'alloca' 'ret_V_cast_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mul_ln31_1_loc_c149 = alloca i64 1"   --->   Operation 59 'alloca' 'mul_ln31_1_loc_c149' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mul_ln31_1_loc_c148 = alloca i64 1"   --->   Operation 60 'alloca' 'mul_ln31_1_loc_c148' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mul_ln31_1_loc_c = alloca i64 1"   --->   Operation 61 'alloca' 'mul_ln31_1_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_V_1_loc_c147 = alloca i64 1"   --->   Operation 62 'alloca' 'ret_V_1_loc_c147' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_V_1_loc_c = alloca i64 1"   --->   Operation 63 'alloca' 'ret_V_1_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%OC_V_loc_c146 = alloca i64 1"   --->   Operation 64 'alloca' 'OC_V_loc_c146' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%OC_V_loc_c = alloca i64 1"   --->   Operation 65 'alloca' 'OC_V_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%IC_V_loc_c = alloca i64 1"   --->   Operation 66 'alloca' 'IC_V_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%D_V_loc_c145 = alloca i64 1"   --->   Operation 67 'alloca' 'D_V_loc_c145' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 6> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%D_V_loc_c = alloca i64 1"   --->   Operation 68 'alloca' 'D_V_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%batch_c144 = alloca i64 1" [deform.cpp:64]   --->   Operation 69 'alloca' 'batch_c144' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%batch_c143 = alloca i64 1" [deform.cpp:64]   --->   Operation 70 'alloca' 'batch_c143' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%skip1_c142 = alloca i64 1" [deform.cpp:17]   --->   Operation 71 'alloca' 'skip1_c142' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%skip1_c141 = alloca i64 1" [deform.cpp:17]   --->   Operation 72 'alloca' 'skip1_c141' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%CONV_D_loc_c140 = alloca i64 1"   --->   Operation 73 'alloca' 'CONV_D_loc_c140' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%CONV_D_loc_c = alloca i64 1"   --->   Operation 74 'alloca' 'CONV_D_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%relu3_c = alloca i64 1" [deform.cpp:68]   --->   Operation 75 'alloca' 'relu3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 9> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%relu1_c = alloca i64 1" [deform.cpp:18]   --->   Operation 76 'alloca' 'relu1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 6> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%deform_c139 = alloca i64 1" [deform.cpp:67]   --->   Operation 77 'alloca' 'deform_c139' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 7> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%deform_c = alloca i64 1" [deform.cpp:67]   --->   Operation 78 'alloca' 'deform_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%skip1_c138 = alloca i64 1" [deform.cpp:17]   --->   Operation 79 'alloca' 'skip1_c138' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%skip1_c = alloca i64 1" [deform.cpp:17]   --->   Operation 80 'alloca' 'skip1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%skip3_c137 = alloca i64 1" [deform.cpp:66]   --->   Operation 81 'alloca' 'skip3_c137' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 7> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%skip3_c136 = alloca i64 1" [deform.cpp:66]   --->   Operation 82 'alloca' 'skip3_c136' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%skip3_c135 = alloca i64 1" [deform.cpp:66]   --->   Operation 83 'alloca' 'skip3_c135' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%skip3_c134 = alloca i64 1" [deform.cpp:66]   --->   Operation 84 'alloca' 'skip3_c134' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%skip3_c133 = alloca i64 1" [deform.cpp:66]   --->   Operation 85 'alloca' 'skip3_c133' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%skip3_c = alloca i64 1" [deform.cpp:66]   --->   Operation 86 'alloca' 'skip3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%STRIDE_2_c132 = alloca i64 1" [deform.cpp:65]   --->   Operation 87 'alloca' 'STRIDE_2_c132' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 7> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%STRIDE_2_c131 = alloca i64 1" [deform.cpp:65]   --->   Operation 88 'alloca' 'STRIDE_2_c131' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%STRIDE_2_c = alloca i64 1" [deform.cpp:65]   --->   Operation 89 'alloca' 'STRIDE_2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%batch_c130 = alloca i64 1" [deform.cpp:64]   --->   Operation 90 'alloca' 'batch_c130' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%batch_c129 = alloca i64 1" [deform.cpp:64]   --->   Operation 91 'alloca' 'batch_c129' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%batch_c128 = alloca i64 1" [deform.cpp:64]   --->   Operation 92 'alloca' 'batch_c128' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%batch_c = alloca i64 1" [deform.cpp:64]   --->   Operation 93 'alloca' 'batch_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%OC_c127 = alloca i64 1"   --->   Operation 94 'alloca' 'OC_c127' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%OC_c126 = alloca i64 1"   --->   Operation 95 'alloca' 'OC_c126' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%OC_c = alloca i64 1"   --->   Operation 96 'alloca' 'OC_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%IC_c125 = alloca i64 1"   --->   Operation 97 'alloca' 'IC_c125' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%IC_c = alloca i64 1"   --->   Operation 98 'alloca' 'IC_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%D_c124 = alloca i64 1"   --->   Operation 99 'alloca' 'D_c124' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%D_c123 = alloca i64 1"   --->   Operation 100 'alloca' 'D_c123' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%D_c = alloca i64 1"   --->   Operation 101 'alloca' 'D_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%offsets_c = alloca i64 1" [deform.cpp:117]   --->   Operation 102 'alloca' 'offsets_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%quant_c = alloca i64 1" [deform.cpp:116]   --->   Operation 103 'alloca' 'quant_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%k0_3_c = alloca i64 1" [deform.cpp:115]   --->   Operation 104 'alloca' 'k0_3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%k0_1_c = alloca i64 1" [deform.cpp:10]   --->   Operation 105 'alloca' 'k0_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%out_c = alloca i64 1" [deform.cpp:113]   --->   Operation 106 'alloca' 'out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%fmap_c = alloca i64 1" [deform.cpp:112]   --->   Operation 107 'alloca' 'fmap_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%s_conv1 = alloca i64 1" [deform.cpp:21]   --->   Operation 108 'alloca' 's_conv1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%k1 = alloca i64 1" [deform.cpp:23]   --->   Operation 109 'alloca' 'k1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%s_scale = alloca i64 1" [deform.cpp:25]   --->   Operation 110 'alloca' 's_scale' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%s_bias = alloca i64 1" [deform.cpp:27]   --->   Operation 111 'alloca' 's_bias' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%in_layer = alloca i64 1" [deform.cpp:72]   --->   Operation 112 'alloca' 'in_layer' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1152> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%k3s = alloca i64 1" [deform.cpp:74]   --->   Operation 113 'alloca' 'k3s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 2> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%s_conv3 = alloca i64 1" [deform.cpp:76]   --->   Operation 114 'alloca' 's_conv3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%s_scale_1 = alloca i64 1" [deform.cpp:78]   --->   Operation 115 'alloca' 's_scale_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%s_bias_1 = alloca i64 1" [deform.cpp:80]   --->   Operation 116 'alloca' 's_bias_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%fin = alloca i64 1" [deform.cpp:133]   --->   Operation 117 'alloca' 'fin' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%f1 = alloca i64 1" [deform.cpp:135]   --->   Operation 118 'alloca' 'f1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%f3 = alloca i64 1" [deform.cpp:137]   --->   Operation 119 'alloca' 'f3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%offset_s = alloca i64 1" [deform.cpp:139]   --->   Operation 120 'alloca' 'offset_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%k1_buffer_V_0 = alloca i64 1" [deform.cpp:34]   --->   Operation 121 'alloca' 'k1_buffer_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%k1_buffer_V_1 = alloca i64 1" [deform.cpp:34]   --->   Operation 122 'alloca' 'k1_buffer_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%k1_buffer_V_2 = alloca i64 1" [deform.cpp:34]   --->   Operation 123 'alloca' 'k1_buffer_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%k1_buffer_V_3 = alloca i64 1" [deform.cpp:34]   --->   Operation 124 'alloca' 'k1_buffer_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%k1_buffer_V_4 = alloca i64 1" [deform.cpp:34]   --->   Operation 125 'alloca' 'k1_buffer_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%k1_buffer_V_5 = alloca i64 1" [deform.cpp:34]   --->   Operation 126 'alloca' 'k1_buffer_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%k1_buffer_V_6 = alloca i64 1" [deform.cpp:34]   --->   Operation 127 'alloca' 'k1_buffer_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%k1_buffer_V_7 = alloca i64 1" [deform.cpp:34]   --->   Operation 128 'alloca' 'k1_buffer_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%k1_buffer_V_8 = alloca i64 1" [deform.cpp:34]   --->   Operation 129 'alloca' 'k1_buffer_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%k1_buffer_V_9 = alloca i64 1" [deform.cpp:34]   --->   Operation 130 'alloca' 'k1_buffer_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%k1_buffer_V_10 = alloca i64 1" [deform.cpp:34]   --->   Operation 131 'alloca' 'k1_buffer_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%k1_buffer_V_11 = alloca i64 1" [deform.cpp:34]   --->   Operation 132 'alloca' 'k1_buffer_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%k1_buffer_V_12 = alloca i64 1" [deform.cpp:34]   --->   Operation 133 'alloca' 'k1_buffer_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%k1_buffer_V_13 = alloca i64 1" [deform.cpp:34]   --->   Operation 134 'alloca' 'k1_buffer_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%k1_buffer_V_14 = alloca i64 1" [deform.cpp:34]   --->   Operation 135 'alloca' 'k1_buffer_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%k1_buffer_V_15 = alloca i64 1" [deform.cpp:34]   --->   Operation 136 'alloca' 'k1_buffer_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%k3_buffer_V_0 = alloca i64 1" [deform.cpp:84]   --->   Operation 137 'alloca' 'k3_buffer_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%k3_buffer_V_1 = alloca i64 1" [deform.cpp:84]   --->   Operation 138 'alloca' 'k3_buffer_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%k3_buffer_V_2 = alloca i64 1" [deform.cpp:84]   --->   Operation 139 'alloca' 'k3_buffer_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%k3_buffer_V_3 = alloca i64 1" [deform.cpp:84]   --->   Operation 140 'alloca' 'k3_buffer_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%k3_buffer_V_4 = alloca i64 1" [deform.cpp:84]   --->   Operation 141 'alloca' 'k3_buffer_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%k3_buffer_V_5 = alloca i64 1" [deform.cpp:84]   --->   Operation 142 'alloca' 'k3_buffer_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%k3_buffer_V_6 = alloca i64 1" [deform.cpp:84]   --->   Operation 143 'alloca' 'k3_buffer_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%k3_buffer_V_7 = alloca i64 1" [deform.cpp:84]   --->   Operation 144 'alloca' 'k3_buffer_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%k3_buffer_V_8 = alloca i64 1" [deform.cpp:84]   --->   Operation 145 'alloca' 'k3_buffer_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%scale_buffer3_V_0 = alloca i64 1" [deform.cpp:143]   --->   Operation 146 'alloca' 'scale_buffer3_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%scale_buffer3_V_1 = alloca i64 1" [deform.cpp:143]   --->   Operation 147 'alloca' 'scale_buffer3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%scale_buffer3_V_2 = alloca i64 1" [deform.cpp:143]   --->   Operation 148 'alloca' 'scale_buffer3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%scale_buffer3_V_3 = alloca i64 1" [deform.cpp:143]   --->   Operation 149 'alloca' 'scale_buffer3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%scale_buffer3_V_4 = alloca i64 1" [deform.cpp:143]   --->   Operation 150 'alloca' 'scale_buffer3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%scale_buffer3_V_5 = alloca i64 1" [deform.cpp:143]   --->   Operation 151 'alloca' 'scale_buffer3_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%scale_buffer3_V_6 = alloca i64 1" [deform.cpp:143]   --->   Operation 152 'alloca' 'scale_buffer3_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%scale_buffer3_V_7 = alloca i64 1" [deform.cpp:143]   --->   Operation 153 'alloca' 'scale_buffer3_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%bias_buffer3_V_0 = alloca i64 1" [deform.cpp:144]   --->   Operation 154 'alloca' 'bias_buffer3_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%bias_buffer3_V_1 = alloca i64 1" [deform.cpp:144]   --->   Operation 155 'alloca' 'bias_buffer3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%bias_buffer3_V_2 = alloca i64 1" [deform.cpp:144]   --->   Operation 156 'alloca' 'bias_buffer3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%bias_buffer3_V_3 = alloca i64 1" [deform.cpp:144]   --->   Operation 157 'alloca' 'bias_buffer3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%bias_buffer3_V_4 = alloca i64 1" [deform.cpp:144]   --->   Operation 158 'alloca' 'bias_buffer3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%bias_buffer3_V_5 = alloca i64 1" [deform.cpp:144]   --->   Operation 159 'alloca' 'bias_buffer3_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%bias_buffer3_V_6 = alloca i64 1" [deform.cpp:144]   --->   Operation 160 'alloca' 'bias_buffer3_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%bias_buffer3_V_7 = alloca i64 1" [deform.cpp:144]   --->   Operation 161 'alloca' 'bias_buffer3_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%scale_buffer1_V_0 = alloca i64 1" [deform.cpp:145]   --->   Operation 162 'alloca' 'scale_buffer1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%scale_buffer1_V_1 = alloca i64 1" [deform.cpp:145]   --->   Operation 163 'alloca' 'scale_buffer1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%scale_buffer1_V_2 = alloca i64 1" [deform.cpp:145]   --->   Operation 164 'alloca' 'scale_buffer1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%scale_buffer1_V_3 = alloca i64 1" [deform.cpp:145]   --->   Operation 165 'alloca' 'scale_buffer1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%scale_buffer1_V_4 = alloca i64 1" [deform.cpp:145]   --->   Operation 166 'alloca' 'scale_buffer1_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%scale_buffer1_V_5 = alloca i64 1" [deform.cpp:145]   --->   Operation 167 'alloca' 'scale_buffer1_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%scale_buffer1_V_6 = alloca i64 1" [deform.cpp:145]   --->   Operation 168 'alloca' 'scale_buffer1_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%scale_buffer1_V_7 = alloca i64 1" [deform.cpp:145]   --->   Operation 169 'alloca' 'scale_buffer1_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%bias_buffer1_V_0 = alloca i64 1" [deform.cpp:146]   --->   Operation 170 'alloca' 'bias_buffer1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%bias_buffer1_V_1 = alloca i64 1" [deform.cpp:146]   --->   Operation 171 'alloca' 'bias_buffer1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%bias_buffer1_V_2 = alloca i64 1" [deform.cpp:146]   --->   Operation 172 'alloca' 'bias_buffer1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%bias_buffer1_V_3 = alloca i64 1" [deform.cpp:146]   --->   Operation 173 'alloca' 'bias_buffer1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%bias_buffer1_V_4 = alloca i64 1" [deform.cpp:146]   --->   Operation 174 'alloca' 'bias_buffer1_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%bias_buffer1_V_5 = alloca i64 1" [deform.cpp:146]   --->   Operation 175 'alloca' 'bias_buffer1_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%bias_buffer1_V_6 = alloca i64 1" [deform.cpp:146]   --->   Operation 176 'alloca' 'bias_buffer1_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%bias_buffer1_V_7 = alloca i64 1" [deform.cpp:146]   --->   Operation 177 'alloca' 'bias_buffer1_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (1.09ns)   --->   "%call_ln112 = call void @top.entry39, i64 %fmap_read, i64 %out_read, i64 %k0_1_read, i64 %k0_3_read, i64 %quant_read, i64 %offsets_read, i32 %D_read, i32 %IC_read, i32 %OC_read, i32 %batch_read, i1 %STRIDE_2_read, i1 %skip3_read, i1 %skip1_read, i1 %deform_read, i1 %relu1_read, i1 %relu3_read, i64 %fmap_c, i64 %out_c, i64 %k0_1_c, i64 %k0_3_c, i64 %quant_c, i64 %offsets_c, i32 %D_c, i32 %D_c123, i32 %D_c124, i32 %IC_c, i32 %IC_c125, i32 %OC_c, i32 %OC_c126, i32 %OC_c127, i32 %batch_c, i32 %batch_c128, i32 %batch_c129, i32 %batch_c130, i1 %STRIDE_2_c, i1 %STRIDE_2_c131, i1 %STRIDE_2_c132, i1 %skip3_c, i1 %skip3_c133, i1 %skip3_c134, i1 %skip3_c135, i1 %skip3_c136, i1 %skip3_c137, i1 %skip1_c, i1 %skip1_c138, i1 %deform_c, i1 %deform_c139, i1 %relu1_c, i1 %relu3_c" [deform.cpp:112]   --->   Operation 178 'call' 'call_ln112' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 179 [2/2] (0.00ns)   --->   "%call_ln301 = call void @Block_.split77_proc, i32 %D_c, i1 %STRIDE_2_c, i32 %CONV_D_loc_c, i32 %CONV_D_loc_c140"   --->   Operation 179 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 180 [2/2] (0.00ns)   --->   "%select_ln160_loc_channel = call i29 @Block_.split7793_proc, i32 %D_c123, i32 %IC_c, i32 %batch_c128"   --->   Operation 180 'call' 'select_ln160_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 2> <FIFO>
ST_2 : Operation 181 [2/2] (0.00ns)   --->   "%call_ln163 = call void @PackReadBuffer<ap_int<16> >, i16 %gmem4, i64 %quant_c, i16 %scale_buffer1_V_0, i16 %scale_buffer1_V_1, i16 %scale_buffer1_V_2, i16 %scale_buffer1_V_3, i16 %scale_buffer1_V_4, i16 %scale_buffer1_V_5, i16 %scale_buffer1_V_6, i16 %scale_buffer1_V_7, i16 %bias_buffer1_V_0, i16 %bias_buffer1_V_1, i16 %bias_buffer1_V_2, i16 %bias_buffer1_V_3, i16 %bias_buffer1_V_4, i16 %bias_buffer1_V_5, i16 %bias_buffer1_V_6, i16 %bias_buffer1_V_7, i16 %scale_buffer3_V_0, i16 %scale_buffer3_V_1, i16 %scale_buffer3_V_2, i16 %scale_buffer3_V_3, i16 %scale_buffer3_V_4, i16 %scale_buffer3_V_5, i16 %scale_buffer3_V_6, i16 %scale_buffer3_V_7, i16 %bias_buffer3_V_0, i16 %bias_buffer3_V_1, i16 %bias_buffer3_V_2, i16 %bias_buffer3_V_3, i16 %bias_buffer3_V_4, i16 %bias_buffer3_V_5, i16 %bias_buffer3_V_6, i16 %bias_buffer3_V_7, i32 %OC_c, i1 %skip3_c133, i1 %skip1_c, i1 %skip1_c141, i1 %skip1_c142" [deform.cpp:163]   --->   Operation 181 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 182 [2/2] (0.00ns)   --->   "%call_ln301 = call void @Block_.split7796_proc, i32 %D_c124, i32 %IC_c125, i32 %OC_c126, i32 %batch_c129, i32 %batch_c143, i32 %batch_c144, i16 %D_V_loc_c, i16 %D_V_loc_c145, i16 %IC_V_loc_c, i16 %OC_V_loc_c, i16 %OC_V_loc_c146, i32 %ret_V_1_loc_c, i32 %ret_V_1_loc_c147, i32 %mul_ln31_1_loc_c, i32 %mul_ln31_1_loc_c148, i32 %mul_ln31_1_loc_c149, i12 %ret_V_cast_loc_c, i12 %ret_V_cast_loc_c150, i12 %ret_V_cast_loc_c151, i12 %ret_V_cast_loc_c152, i12 %ret_V_cast_loc_c153"   --->   Operation 182 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln301 = call void @Block_.split77_proc, i32 %D_c, i1 %STRIDE_2_c, i32 %CONV_D_loc_c, i32 %CONV_D_loc_c140"   --->   Operation 183 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 184 [1/2] (1.59ns)   --->   "%select_ln160_loc_channel = call i29 @Block_.split7793_proc, i32 %D_c123, i32 %IC_c, i32 %batch_c128"   --->   Operation 184 'call' 'select_ln160_loc_channel' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 2> <FIFO>
ST_3 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln163 = call void @PackReadBuffer<ap_int<16> >, i16 %gmem4, i64 %quant_c, i16 %scale_buffer1_V_0, i16 %scale_buffer1_V_1, i16 %scale_buffer1_V_2, i16 %scale_buffer1_V_3, i16 %scale_buffer1_V_4, i16 %scale_buffer1_V_5, i16 %scale_buffer1_V_6, i16 %scale_buffer1_V_7, i16 %bias_buffer1_V_0, i16 %bias_buffer1_V_1, i16 %bias_buffer1_V_2, i16 %bias_buffer1_V_3, i16 %bias_buffer1_V_4, i16 %bias_buffer1_V_5, i16 %bias_buffer1_V_6, i16 %bias_buffer1_V_7, i16 %scale_buffer3_V_0, i16 %scale_buffer3_V_1, i16 %scale_buffer3_V_2, i16 %scale_buffer3_V_3, i16 %scale_buffer3_V_4, i16 %scale_buffer3_V_5, i16 %scale_buffer3_V_6, i16 %scale_buffer3_V_7, i16 %bias_buffer3_V_0, i16 %bias_buffer3_V_1, i16 %bias_buffer3_V_2, i16 %bias_buffer3_V_3, i16 %bias_buffer3_V_4, i16 %bias_buffer3_V_5, i16 %bias_buffer3_V_6, i16 %bias_buffer3_V_7, i32 %OC_c, i1 %skip3_c133, i1 %skip1_c, i1 %skip1_c141, i1 %skip1_c142" [deform.cpp:163]   --->   Operation 185 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 186 [1/2] (0.00ns)   --->   "%call_ln301 = call void @Block_.split7796_proc, i32 %D_c124, i32 %IC_c125, i32 %OC_c126, i32 %batch_c129, i32 %batch_c143, i32 %batch_c144, i16 %D_V_loc_c, i16 %D_V_loc_c145, i16 %IC_V_loc_c, i16 %OC_V_loc_c, i16 %OC_V_loc_c146, i32 %ret_V_1_loc_c, i32 %ret_V_1_loc_c147, i32 %mul_ln31_1_loc_c, i32 %mul_ln31_1_loc_c148, i32 %mul_ln31_1_loc_c149, i12 %ret_V_cast_loc_c, i12 %ret_V_cast_loc_c150, i12 %ret_V_cast_loc_c151, i12 %ret_V_cast_loc_c152, i12 %ret_V_cast_loc_c153"   --->   Operation 186 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 187 [2/2] (0.00ns)   --->   "%call_ln157 = call void @M2S_addr<ap_uint<8>, ap_uint<8> >, i8 %gmem5, i8 %offset_s, i64 %offsets_c, i32 %batch_c, i32 %CONV_D_loc_c, i1 %deform_c, i1 %skip3_c" [deform.cpp:157]   --->   Operation 187 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 188 [2/2] (1.06ns)   --->   "%call_ln160 = call void @M2S<16, 8, 8, ap_int<128>, ap_int<128> >, i128 %gmem0, i128 %fin, i64 %fmap_c, i29 %select_ln160_loc_channel" [deform.cpp:160]   --->   Operation 188 'call' 'call_ln160' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 189 [2/2] (0.00ns)   --->   "%call_ln31 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21, i256 %s_scale, i16 %scale_buffer1_V_0, i16 %scale_buffer1_V_1, i16 %scale_buffer1_V_2, i16 %scale_buffer1_V_3, i16 %scale_buffer1_V_4, i16 %scale_buffer1_V_5, i16 %scale_buffer1_V_6, i16 %scale_buffer1_V_7, i32 %mul_ln31_1_loc_c, i12 %ret_V_cast_loc_c, i1 %skip1_c141" [deform.cpp:31]   --->   Operation 189 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 190 [2/2] (0.00ns)   --->   "%call_ln32 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22, i256 %s_bias, i16 %bias_buffer1_V_0, i16 %bias_buffer1_V_1, i16 %bias_buffer1_V_2, i16 %bias_buffer1_V_3, i16 %bias_buffer1_V_4, i16 %bias_buffer1_V_5, i16 %bias_buffer1_V_6, i16 %bias_buffer1_V_7, i32 %mul_ln31_1_loc_c148, i12 %ret_V_cast_loc_c150, i1 %skip1_c142" [deform.cpp:32]   --->   Operation 190 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 191 [2/2] (0.00ns)   --->   "%call_ln10 = call void @Loop_VITIS_LOOP_38_1_proc, i32 %ret_V_1_loc_c, i64 %k1_buffer_V_0, i64 %k1_buffer_V_1, i64 %k1_buffer_V_2, i64 %k1_buffer_V_3, i64 %k1_buffer_V_4, i64 %k1_buffer_V_5, i64 %k1_buffer_V_6, i64 %k1_buffer_V_7, i64 %k1_buffer_V_8, i64 %k1_buffer_V_9, i64 %k1_buffer_V_10, i64 %k1_buffer_V_11, i64 %k1_buffer_V_12, i64 %k1_buffer_V_13, i64 %k1_buffer_V_14, i64 %k1_buffer_V_15, i64 %k0_1_c, i64 %gmem2" [deform.cpp:10]   --->   Operation 191 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 192 [2/2] (0.00ns)   --->   "%call_ln115 = call void @Loop_VITIS_LOOP_88_1_proc, i16 %OC_V_loc_c146, i64 %k3_buffer_V_0, i64 %k3_buffer_V_1, i64 %k3_buffer_V_2, i64 %k3_buffer_V_3, i64 %k3_buffer_V_4, i64 %k3_buffer_V_5, i64 %k3_buffer_V_6, i64 %k3_buffer_V_7, i64 %k3_buffer_V_8, i64 %k0_3_c, i64 %gmem3" [deform.cpp:115]   --->   Operation 192 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 193 [2/2] (0.00ns)   --->   "%call_ln65 = call void @Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc, i16 %D_V_loc_c, i1 %STRIDE_2_c131, i32 %batch_c143, i32 %mul_ln93_1_loc_c, i32 %mul_ln93_1_loc_c160, i32 %mul_ln93_1_loc_c161, i32 %mul_ln93_1_loc_c162" [deform.cpp:65]   --->   Operation 193 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 194 [2/2] (0.00ns)   --->   "%call_ln64 = call void @Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc, i32 %batch_c130, i32 %OC_c127, i32 %CONV_D_loc_c140, i29 %select_ln169_loc_c" [deform.cpp:64]   --->   Operation 194 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln157 = call void @M2S_addr<ap_uint<8>, ap_uint<8> >, i8 %gmem5, i8 %offset_s, i64 %offsets_c, i32 %batch_c, i32 %CONV_D_loc_c, i1 %deform_c, i1 %skip3_c" [deform.cpp:157]   --->   Operation 195 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln160 = call void @M2S<16, 8, 8, ap_int<128>, ap_int<128> >, i128 %gmem0, i128 %fin, i64 %fmap_c, i29 %select_ln160_loc_channel" [deform.cpp:160]   --->   Operation 196 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln31 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21, i256 %s_scale, i16 %scale_buffer1_V_0, i16 %scale_buffer1_V_1, i16 %scale_buffer1_V_2, i16 %scale_buffer1_V_3, i16 %scale_buffer1_V_4, i16 %scale_buffer1_V_5, i16 %scale_buffer1_V_6, i16 %scale_buffer1_V_7, i32 %mul_ln31_1_loc_c, i12 %ret_V_cast_loc_c, i1 %skip1_c141" [deform.cpp:31]   --->   Operation 197 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 198 [1/2] (0.00ns)   --->   "%call_ln32 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22, i256 %s_bias, i16 %bias_buffer1_V_0, i16 %bias_buffer1_V_1, i16 %bias_buffer1_V_2, i16 %bias_buffer1_V_3, i16 %bias_buffer1_V_4, i16 %bias_buffer1_V_5, i16 %bias_buffer1_V_6, i16 %bias_buffer1_V_7, i32 %mul_ln31_1_loc_c148, i12 %ret_V_cast_loc_c150, i1 %skip1_c142" [deform.cpp:32]   --->   Operation 198 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln10 = call void @Loop_VITIS_LOOP_38_1_proc, i32 %ret_V_1_loc_c, i64 %k1_buffer_V_0, i64 %k1_buffer_V_1, i64 %k1_buffer_V_2, i64 %k1_buffer_V_3, i64 %k1_buffer_V_4, i64 %k1_buffer_V_5, i64 %k1_buffer_V_6, i64 %k1_buffer_V_7, i64 %k1_buffer_V_8, i64 %k1_buffer_V_9, i64 %k1_buffer_V_10, i64 %k1_buffer_V_11, i64 %k1_buffer_V_12, i64 %k1_buffer_V_13, i64 %k1_buffer_V_14, i64 %k1_buffer_V_15, i64 %k0_1_c, i64 %gmem2" [deform.cpp:10]   --->   Operation 199 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%lshr_ln44_cast_loc_channel = call i24 @Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc, i32 %ret_V_1_loc_c147"   --->   Operation 200 'call' 'lshr_ln44_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 201 [1/2] (0.00ns)   --->   "%call_ln115 = call void @Loop_VITIS_LOOP_88_1_proc, i16 %OC_V_loc_c146, i64 %k3_buffer_V_0, i64 %k3_buffer_V_1, i64 %k3_buffer_V_2, i64 %k3_buffer_V_3, i64 %k3_buffer_V_4, i64 %k3_buffer_V_5, i64 %k3_buffer_V_6, i64 %k3_buffer_V_7, i64 %k3_buffer_V_8, i64 %k0_3_c, i64 %gmem3" [deform.cpp:115]   --->   Operation 201 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln65 = call void @Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc, i16 %D_V_loc_c, i1 %STRIDE_2_c131, i32 %batch_c143, i32 %mul_ln93_1_loc_c, i32 %mul_ln93_1_loc_c160, i32 %mul_ln93_1_loc_c161, i32 %mul_ln93_1_loc_c162" [deform.cpp:65]   --->   Operation 202 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 203 [1/2] (0.00ns)   --->   "%call_ln64 = call void @Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc, i32 %batch_c130, i32 %OC_c127, i32 %CONV_D_loc_c140, i29 %select_ln169_loc_c" [deform.cpp:64]   --->   Operation 203 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 204 [2/2] (2.02ns)   --->   "%call_ln44 = call void @M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >, i1024 %k1, i64 %k1_buffer_V_0, i64 %k1_buffer_V_1, i64 %k1_buffer_V_2, i64 %k1_buffer_V_3, i64 %k1_buffer_V_4, i64 %k1_buffer_V_5, i64 %k1_buffer_V_6, i64 %k1_buffer_V_7, i64 %k1_buffer_V_8, i64 %k1_buffer_V_9, i64 %k1_buffer_V_10, i64 %k1_buffer_V_11, i64 %k1_buffer_V_12, i64 %k1_buffer_V_13, i64 %k1_buffer_V_14, i64 %k1_buffer_V_15, i32 %mul_ln31_1_loc_c149, i24 %lshr_ln44_cast_loc_channel, i1 %skip1_c138, i32 %mul_ln31_1_loc_c154, i1 %skip1_c155" [deform.cpp:44]   --->   Operation 204 'call' 'call_ln44' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 205 [2/2] (0.00ns)   --->   "%call_ln93 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24, i256 %s_scale_1, i16 %scale_buffer3_V_0, i16 %scale_buffer3_V_1, i16 %scale_buffer3_V_2, i16 %scale_buffer3_V_3, i16 %scale_buffer3_V_4, i16 %scale_buffer3_V_5, i16 %scale_buffer3_V_6, i16 %scale_buffer3_V_7, i32 %mul_ln93_1_loc_c, i12 %ret_V_cast_loc_c151, i1 %skip3_c134" [deform.cpp:93]   --->   Operation 205 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 206 [2/2] (0.00ns)   --->   "%call_ln94 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >, i256 %s_bias_1, i16 %bias_buffer3_V_0, i16 %bias_buffer3_V_1, i16 %bias_buffer3_V_2, i16 %bias_buffer3_V_3, i16 %bias_buffer3_V_4, i16 %bias_buffer3_V_5, i16 %bias_buffer3_V_6, i16 %bias_buffer3_V_7, i32 %mul_ln93_1_loc_c160, i12 %ret_V_cast_loc_c152, i1 %skip3_c135" [deform.cpp:94]   --->   Operation 206 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 207 [2/2] (0.00ns)   --->   "%call_ln97 = call void @M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >, i576 %k3s, i64 %k3_buffer_V_0, i64 %k3_buffer_V_1, i64 %k3_buffer_V_2, i64 %k3_buffer_V_3, i64 %k3_buffer_V_4, i64 %k3_buffer_V_5, i64 %k3_buffer_V_6, i64 %k3_buffer_V_7, i64 %k3_buffer_V_8, i32 %mul_ln93_1_loc_c161, i12 %ret_V_cast_loc_c153, i1 %skip3_c136" [deform.cpp:97]   --->   Operation 207 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln44 = call void @M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >, i1024 %k1, i64 %k1_buffer_V_0, i64 %k1_buffer_V_1, i64 %k1_buffer_V_2, i64 %k1_buffer_V_3, i64 %k1_buffer_V_4, i64 %k1_buffer_V_5, i64 %k1_buffer_V_6, i64 %k1_buffer_V_7, i64 %k1_buffer_V_8, i64 %k1_buffer_V_9, i64 %k1_buffer_V_10, i64 %k1_buffer_V_11, i64 %k1_buffer_V_12, i64 %k1_buffer_V_13, i64 %k1_buffer_V_14, i64 %k1_buffer_V_15, i32 %mul_ln31_1_loc_c149, i24 %lshr_ln44_cast_loc_channel, i1 %skip1_c138, i32 %mul_ln31_1_loc_c154, i1 %skip1_c155" [deform.cpp:44]   --->   Operation 208 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln93 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24, i256 %s_scale_1, i16 %scale_buffer3_V_0, i16 %scale_buffer3_V_1, i16 %scale_buffer3_V_2, i16 %scale_buffer3_V_3, i16 %scale_buffer3_V_4, i16 %scale_buffer3_V_5, i16 %scale_buffer3_V_6, i16 %scale_buffer3_V_7, i32 %mul_ln93_1_loc_c, i12 %ret_V_cast_loc_c151, i1 %skip3_c134" [deform.cpp:93]   --->   Operation 209 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 210 [1/2] (0.00ns)   --->   "%call_ln94 = call void @M2S_repeat<16, 16, ap_int<16>, ap_int<256> >, i256 %s_bias_1, i16 %bias_buffer3_V_0, i16 %bias_buffer3_V_1, i16 %bias_buffer3_V_2, i16 %bias_buffer3_V_3, i16 %bias_buffer3_V_4, i16 %bias_buffer3_V_5, i16 %bias_buffer3_V_6, i16 %bias_buffer3_V_7, i32 %mul_ln93_1_loc_c160, i12 %ret_V_cast_loc_c152, i1 %skip3_c135" [deform.cpp:94]   --->   Operation 210 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln97 = call void @M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >, i576 %k3s, i64 %k3_buffer_V_0, i64 %k3_buffer_V_1, i64 %k3_buffer_V_2, i64 %k3_buffer_V_3, i64 %k3_buffer_V_4, i64 %k3_buffer_V_5, i64 %k3_buffer_V_6, i64 %k3_buffer_V_7, i64 %k3_buffer_V_8, i32 %mul_ln93_1_loc_c161, i12 %ret_V_cast_loc_c153, i1 %skip3_c136" [deform.cpp:97]   --->   Operation 211 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 212 [2/2] (0.00ns)   --->   "%call_ln47 = call void @conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>, i128 %fin, i512 %s_conv1, i1024 %k1, i32 %mul_ln31_1_loc_c154, i16 %IC_V_loc_c, i16 %OC_V_loc_c, i1 %skip1_c155, i32 %mul_ln31_1_loc_c156, i16 %OC_V_loc_c157, i1 %skip1_c158" [deform.cpp:47]   --->   Operation 212 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln47 = call void @conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>, i128 %fin, i512 %s_conv1, i1024 %k1, i32 %mul_ln31_1_loc_c154, i16 %IC_V_loc_c, i16 %OC_V_loc_c, i1 %skip1_c155, i32 %mul_ln31_1_loc_c156, i16 %OC_V_loc_c157, i1 %skip1_c158" [deform.cpp:47]   --->   Operation 213 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 214 [2/2] (0.00ns)   --->   "%call_ln50 = call void @quantize_mul_shift<24, 8, 16, 16, 16, 16>23, i512 %s_conv1, i128 %f1, i256 %s_scale, i256 %s_bias, i32 %mul_ln31_1_loc_c156, i16 %OC_V_loc_c157, i1 %skip1_c158, i1 %relu1_c, i16 %OC_V_loc_c159" [deform.cpp:50]   --->   Operation 214 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln50 = call void @quantize_mul_shift<24, 8, 16, 16, 16, 16>23, i512 %s_conv1, i128 %f1, i256 %s_scale, i256 %s_bias, i32 %mul_ln31_1_loc_c156, i16 %OC_V_loc_c157, i1 %skip1_c158, i1 %relu1_c, i16 %OC_V_loc_c159" [deform.cpp:50]   --->   Operation 215 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 216 [2/2] (0.00ns)   --->   "%call_ln100 = call void @conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >, i128 %f1, i8 %offset_s, i1152 %in_layer, i16 %D_V_loc_c145, i16 %OC_V_loc_c159, i32 %batch_c144, i1 %STRIDE_2_c132, i1 %skip3_c137, i1 %deform_c139, i16 %D_V_loc_c163, i16 %OC_V_loc_c164, i32 %batch_c165, i1 %STRIDE_2_c166, i1 %skip3_c167" [deform.cpp:100]   --->   Operation 216 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 217 [1/2] (0.00ns)   --->   "%call_ln100 = call void @conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >, i128 %f1, i8 %offset_s, i1152 %in_layer, i16 %D_V_loc_c145, i16 %OC_V_loc_c159, i32 %batch_c144, i1 %STRIDE_2_c132, i1 %skip3_c137, i1 %deform_c139, i16 %D_V_loc_c163, i16 %OC_V_loc_c164, i32 %batch_c165, i1 %STRIDE_2_c166, i1 %skip3_c167" [deform.cpp:100]   --->   Operation 217 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 218 [2/2] (0.00ns)   --->   "%call_ln103 = call void @dw_deform_M<512, 1024, 16, 24, 8, 4, 1>, i1152 %in_layer, i512 %s_conv3, i576 %k3s, i16 %D_V_loc_c163, i16 %OC_V_loc_c164, i32 %batch_c165, i1 %STRIDE_2_c166, i1 %skip3_c167, i16 %OC_V_loc_c168, i1 %skip3_c169" [deform.cpp:103]   --->   Operation 218 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 219 [1/2] (0.00ns)   --->   "%call_ln103 = call void @dw_deform_M<512, 1024, 16, 24, 8, 4, 1>, i1152 %in_layer, i512 %s_conv3, i576 %k3s, i16 %D_V_loc_c163, i16 %OC_V_loc_c164, i32 %batch_c165, i1 %STRIDE_2_c166, i1 %skip3_c167, i16 %OC_V_loc_c168, i1 %skip3_c169" [deform.cpp:103]   --->   Operation 219 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 220 [2/2] (0.00ns)   --->   "%call_ln106 = call void @quantize_mul_shift<24, 8, 16, 16, 16, 16>, i512 %s_conv3, i128 %f3, i256 %s_scale_1, i256 %s_bias_1, i32 %mul_ln93_1_loc_c162, i16 %OC_V_loc_c168, i1 %skip3_c169, i1 %relu3_c" [deform.cpp:106]   --->   Operation 220 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln106 = call void @quantize_mul_shift<24, 8, 16, 16, 16, 16>, i512 %s_conv3, i128 %f3, i256 %s_scale_1, i256 %s_bias_1, i32 %mul_ln93_1_loc_c162, i16 %OC_V_loc_c168, i1 %skip3_c169, i1 %relu3_c" [deform.cpp:106]   --->   Operation 221 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln169 = call void @S2M<16, 8, 8, ap_int<128>, ap_int<128> >, i128 %f3, i128 %gmem1, i64 %out_c, i29 %select_ln169_loc_c" [deform.cpp:169]   --->   Operation 222 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_18"   --->   Operation 223 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20"   --->   Operation 224 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_22, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_1, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem1"   --->   Operation 228 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_29, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem2"   --->   Operation 230 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem3, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_38, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem3"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem4, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_36, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem4"   --->   Operation 234 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem5, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_11, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem5"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fmap, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_21, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fmap, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_50, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_1, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_33, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_1, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_3, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_31, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_3, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %quant, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_43, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %quant, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %offsets, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_14, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %offsets, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_17"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 249 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_25, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %IC"   --->   Operation 252 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IC, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_26, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IC, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OC"   --->   Operation 255 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OC, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_8, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OC, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %batch"   --->   Operation 258 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_16, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %STRIDE_2"   --->   Operation 261 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_2, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %skip3"   --->   Operation 264 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_10, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %skip1"   --->   Operation 267 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_28, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %deform"   --->   Operation 270 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %deform, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_41, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %deform, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu1"   --->   Operation 273 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu1, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_45, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu1, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu3"   --->   Operation 276 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu3, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_46, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu3, void @empty_35, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_39, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_32, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @s_conv1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %s_conv1, i512 %s_conv1"   --->   Operation 280 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_conv1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 282 [1/1] (0.00ns)   --->   "%empty_98 = specchannel i32 @_ssdm_op_SpecChannel, void @k1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %k1, i1024 %k1"   --->   Operation 282 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %k1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%empty_99 = specchannel i32 @_ssdm_op_SpecChannel, void @s_scale_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %s_scale, i256 %s_scale"   --->   Operation 284 'specchannel' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_scale, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 286 [1/1] (0.00ns)   --->   "%empty_100 = specchannel i32 @_ssdm_op_SpecChannel, void @s_bias_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %s_bias, i256 %s_bias"   --->   Operation 286 'specchannel' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_bias, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "%empty_101 = specchannel i32 @_ssdm_op_SpecChannel, void @in_layer_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1152 %in_layer, i1152 %in_layer"   --->   Operation 288 'specchannel' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1152 %in_layer, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%empty_102 = specchannel i32 @_ssdm_op_SpecChannel, void @k3s_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i576 %k3s, i576 %k3s"   --->   Operation 290 'specchannel' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %k3s, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%empty_103 = specchannel i32 @_ssdm_op_SpecChannel, void @s_conv3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %s_conv3, i512 %s_conv3"   --->   Operation 292 'specchannel' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_conv3, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%empty_104 = specchannel i32 @_ssdm_op_SpecChannel, void @s_scale_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %s_scale_1, i256 %s_scale_1"   --->   Operation 294 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_scale_1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 295 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%empty_105 = specchannel i32 @_ssdm_op_SpecChannel, void @s_bias_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %s_bias_1, i256 %s_bias_1"   --->   Operation 296 'specchannel' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_bias_1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%empty_106 = specchannel i32 @_ssdm_op_SpecChannel, void @fin_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fin, i128 %fin"   --->   Operation 298 'specchannel' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fin, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%empty_107 = specchannel i32 @_ssdm_op_SpecChannel, void @f1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %f1, i128 %f1"   --->   Operation 300 'specchannel' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %f1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%empty_108 = specchannel i32 @_ssdm_op_SpecChannel, void @f3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %f3, i128 %f3"   --->   Operation 302 'specchannel' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %f3, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%empty_109 = specchannel i32 @_ssdm_op_SpecChannel, void @offset_s_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %offset_s, i8 %offset_s"   --->   Operation 304 'specchannel' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %offset_s, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%empty_110 = specchannel i32 @_ssdm_op_SpecChannel, void @fmap_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %fmap_c, i64 %fmap_c" [deform.cpp:112]   --->   Operation 306 'specchannel' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln112 = specinterface void @_ssdm_op_SpecInterface, i64 %fmap_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:112]   --->   Operation 307 'specinterface' 'specinterface_ln112' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @out_c_str, i32 1, void @p_str, void @p_str, i32 10, i32 0, i64 %out_c, i64 %out_c" [deform.cpp:113]   --->   Operation 308 'specchannel' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i64 %out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:113]   --->   Operation 309 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%empty_112 = specchannel i32 @_ssdm_op_SpecChannel, void @k0_1_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %k0_1_c, i64 %k0_1_c" [deform.cpp:10]   --->   Operation 310 'specchannel' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln10 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:10]   --->   Operation 311 'specinterface' 'specinterface_ln10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%empty_113 = specchannel i32 @_ssdm_op_SpecChannel, void @k0_3_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %k0_3_c, i64 %k0_3_c" [deform.cpp:115]   --->   Operation 312 'specchannel' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln115 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:115]   --->   Operation 313 'specinterface' 'specinterface_ln115' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%empty_114 = specchannel i32 @_ssdm_op_SpecChannel, void @quant_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %quant_c, i64 %quant_c" [deform.cpp:116]   --->   Operation 314 'specchannel' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln116 = specinterface void @_ssdm_op_SpecInterface, i64 %quant_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:116]   --->   Operation 315 'specinterface' 'specinterface_ln116' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%empty_115 = specchannel i32 @_ssdm_op_SpecChannel, void @offsets_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %offsets_c, i64 %offsets_c" [deform.cpp:117]   --->   Operation 316 'specchannel' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln117 = specinterface void @_ssdm_op_SpecInterface, i64 %offsets_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:117]   --->   Operation 317 'specinterface' 'specinterface_ln117' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%empty_116 = specchannel i32 @_ssdm_op_SpecChannel, void @D_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %D_c, i32 %D_c"   --->   Operation 318 'specchannel' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %D_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 319 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%empty_117 = specchannel i32 @_ssdm_op_SpecChannel, void @D_c123_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %D_c123, i32 %D_c123"   --->   Operation 320 'specchannel' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %D_c123, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 321 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%empty_118 = specchannel i32 @_ssdm_op_SpecChannel, void @D_c124_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %D_c124, i32 %D_c124"   --->   Operation 322 'specchannel' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %D_c124, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 323 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%empty_119 = specchannel i32 @_ssdm_op_SpecChannel, void @IC_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %IC_c, i32 %IC_c"   --->   Operation 324 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %IC_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 325 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%empty_120 = specchannel i32 @_ssdm_op_SpecChannel, void @IC_c125_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %IC_c125, i32 %IC_c125"   --->   Operation 326 'specchannel' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %IC_c125, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 327 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %OC_c, i32 %OC_c"   --->   Operation 328 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %OC_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 329 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_c126_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %OC_c126, i32 %OC_c126"   --->   Operation 330 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %OC_c126, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 331 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 332 [1/1] (0.00ns)   --->   "%empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_c127_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %OC_c127, i32 %OC_c127"   --->   Operation 332 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %OC_c127, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 333 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%empty_124 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %batch_c, i32 %batch_c" [deform.cpp:64]   --->   Operation 334 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 335 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%empty_125 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c128_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %batch_c128, i32 %batch_c128" [deform.cpp:64]   --->   Operation 336 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c128, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 337 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 338 [1/1] (0.00ns)   --->   "%empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c129_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %batch_c129, i32 %batch_c129" [deform.cpp:64]   --->   Operation 338 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c129, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 339 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c130_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %batch_c130, i32 %batch_c130" [deform.cpp:64]   --->   Operation 340 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c130, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 341 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @STRIDE_2_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %STRIDE_2_c, i1 %STRIDE_2_c" [deform.cpp:65]   --->   Operation 342 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%specinterface_ln65 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:65]   --->   Operation 343 'specinterface' 'specinterface_ln65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @STRIDE_2_c131_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i1 %STRIDE_2_c131, i1 %STRIDE_2_c131" [deform.cpp:65]   --->   Operation 344 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "%specinterface_ln65 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2_c131, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:65]   --->   Operation 345 'specinterface' 'specinterface_ln65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @STRIDE_2_c132_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i1 %STRIDE_2_c132, i1 %STRIDE_2_c132" [deform.cpp:65]   --->   Operation 346 'specchannel' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%specinterface_ln65 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2_c132, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:65]   --->   Operation 347 'specinterface' 'specinterface_ln65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (0.00ns)   --->   "%empty_131 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i1 %skip3_c, i1 %skip3_c" [deform.cpp:66]   --->   Operation 348 'specchannel' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 349 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (0.00ns)   --->   "%empty_132 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c133_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip3_c133, i1 %skip3_c133" [deform.cpp:66]   --->   Operation 350 'specchannel' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c133, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 351 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%empty_133 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c134_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i1 %skip3_c134, i1 %skip3_c134" [deform.cpp:66]   --->   Operation 352 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c134, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 353 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c135_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i1 %skip3_c135, i1 %skip3_c135" [deform.cpp:66]   --->   Operation 354 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c135, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 355 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%empty_135 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c136_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i1 %skip3_c136, i1 %skip3_c136" [deform.cpp:66]   --->   Operation 356 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c136, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 357 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%empty_136 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c137_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i1 %skip3_c137, i1 %skip3_c137" [deform.cpp:66]   --->   Operation 358 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c137, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 359 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%empty_137 = specchannel i32 @_ssdm_op_SpecChannel, void @skip1_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip1_c, i1 %skip1_c" [deform.cpp:17]   --->   Operation 360 'specchannel' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:17]   --->   Operation 361 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "%empty_138 = specchannel i32 @_ssdm_op_SpecChannel, void @skip1_c138_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i1 %skip1_c138, i1 %skip1_c138" [deform.cpp:17]   --->   Operation 362 'specchannel' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 363 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_c138, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:17]   --->   Operation 363 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "%empty_139 = specchannel i32 @_ssdm_op_SpecChannel, void @deform_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i1 %deform_c, i1 %deform_c" [deform.cpp:67]   --->   Operation 364 'specchannel' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 365 [1/1] (0.00ns)   --->   "%specinterface_ln67 = specinterface void @_ssdm_op_SpecInterface, i1 %deform_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:67]   --->   Operation 365 'specinterface' 'specinterface_ln67' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%empty_140 = specchannel i32 @_ssdm_op_SpecChannel, void @deform_c139_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i1 %deform_c139, i1 %deform_c139" [deform.cpp:67]   --->   Operation 366 'specchannel' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "%specinterface_ln67 = specinterface void @_ssdm_op_SpecInterface, i1 %deform_c139, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:67]   --->   Operation 367 'specinterface' 'specinterface_ln67' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "%empty_141 = specchannel i32 @_ssdm_op_SpecChannel, void @relu1_c_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i1 %relu1_c, i1 %relu1_c" [deform.cpp:18]   --->   Operation 368 'specchannel' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "%specinterface_ln18 = specinterface void @_ssdm_op_SpecInterface, i1 %relu1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:18]   --->   Operation 369 'specinterface' 'specinterface_ln18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%empty_142 = specchannel i32 @_ssdm_op_SpecChannel, void @relu3_c_str, i32 1, void @p_str, void @p_str, i32 9, i32 0, i1 %relu3_c, i1 %relu3_c" [deform.cpp:68]   --->   Operation 370 'specchannel' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i1 %relu3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:68]   --->   Operation 371 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 372 [1/1] (0.00ns)   --->   "%empty_143 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV_D_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %CONV_D_loc_c, i32 %CONV_D_loc_c"   --->   Operation 372 'specchannel' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV_D_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 373 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%empty_144 = specchannel i32 @_ssdm_op_SpecChannel, void @CONV_D_OC_loc_c140_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %CONV_D_loc_c140, i32 %CONV_D_loc_c140"   --->   Operation 374 'specchannel' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 375 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV_D_loc_c140, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 375 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 376 [1/1] (0.00ns)   --->   "%empty_145 = specchannel i32 @_ssdm_op_SpecChannel, void @skip1_c141_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip1_c141, i1 %skip1_c141" [deform.cpp:17]   --->   Operation 376 'specchannel' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 377 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_c141, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:17]   --->   Operation 377 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%empty_146 = specchannel i32 @_ssdm_op_SpecChannel, void @skip1_c142_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip1_c142, i1 %skip1_c142" [deform.cpp:17]   --->   Operation 378 'specchannel' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_c142, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:17]   --->   Operation 379 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "%empty_147 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c143_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %batch_c143, i32 %batch_c143" [deform.cpp:64]   --->   Operation 380 'specchannel' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 381 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c143, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 381 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%empty_148 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c144_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i32 %batch_c144, i32 %batch_c144" [deform.cpp:64]   --->   Operation 382 'specchannel' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 383 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c144, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 383 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 384 [1/1] (0.00ns)   --->   "%empty_149 = specchannel i32 @_ssdm_op_SpecChannel, void @D_OC_V_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %D_V_loc_c, i16 %D_V_loc_c"   --->   Operation 384 'specchannel' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 385 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %D_V_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 385 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 386 [1/1] (0.00ns)   --->   "%empty_150 = specchannel i32 @_ssdm_op_SpecChannel, void @D_OC_V_OC_loc_c145_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i16 %D_V_loc_c145, i16 %D_V_loc_c145"   --->   Operation 386 'specchannel' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 387 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %D_V_loc_c145, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 387 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 388 [1/1] (0.00ns)   --->   "%empty_151 = specchannel i32 @_ssdm_op_SpecChannel, void @IC_OC_V_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i16 %IC_V_loc_c, i16 %IC_V_loc_c"   --->   Operation 388 'specchannel' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IC_V_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 389 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 390 [1/1] (0.00ns)   --->   "%empty_152 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_OC_V_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i16 %OC_V_loc_c, i16 %OC_V_loc_c"   --->   Operation 390 'specchannel' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 391 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 392 [1/1] (0.00ns)   --->   "%empty_153 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_OC_V_OC_loc_c146_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %OC_V_loc_c146, i16 %OC_V_loc_c146"   --->   Operation 392 'specchannel' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 393 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_c146, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 393 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 394 [1/1] (0.00ns)   --->   "%empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_1_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %ret_V_1_loc_c, i32 %ret_V_1_loc_c"   --->   Operation 394 'specchannel' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 395 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ret_V_1_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 395 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 396 [1/1] (0.00ns)   --->   "%empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_1_OC_loc_c147_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %ret_V_1_loc_c147, i32 %ret_V_1_loc_c147"   --->   Operation 396 'specchannel' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 397 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ret_V_1_loc_c147, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 397 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 398 [1/1] (0.00ns)   --->   "%empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln31_OC_1_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln31_1_loc_c, i32 %mul_ln31_1_loc_c"   --->   Operation 398 'specchannel' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 399 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 399 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 400 [1/1] (0.00ns)   --->   "%empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln31_OC_1_OC_loc_c148_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln31_1_loc_c148, i32 %mul_ln31_1_loc_c148"   --->   Operation 400 'specchannel' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc_c148, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 401 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 402 [1/1] (0.00ns)   --->   "%empty_158 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln31_OC_1_OC_loc_c149_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %mul_ln31_1_loc_c149, i32 %mul_ln31_1_loc_c149"   --->   Operation 402 'specchannel' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 403 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc_c149, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 403 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 404 [1/1] (0.00ns)   --->   "%empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_cast_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %ret_V_cast_loc_c, i12 %ret_V_cast_loc_c"   --->   Operation 404 'specchannel' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 405 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 405 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_cast_OC_loc_c150_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %ret_V_cast_loc_c150, i12 %ret_V_cast_loc_c150"   --->   Operation 406 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 407 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc_c150, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 407 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 408 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_cast_OC_loc_c151_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i12 %ret_V_cast_loc_c151, i12 %ret_V_cast_loc_c151"   --->   Operation 408 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 409 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc_c151, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 409 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 410 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_cast_OC_loc_c152_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i12 %ret_V_cast_loc_c152, i12 %ret_V_cast_loc_c152"   --->   Operation 410 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 411 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc_c152, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 411 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 412 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @ret_OC_V_OC_cast_OC_loc_c153_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i12 %ret_V_cast_loc_c153, i12 %ret_V_cast_loc_c153"   --->   Operation 412 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 413 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc_c153, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 413 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 414 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln31_OC_1_OC_loc_c154_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln31_1_loc_c154, i32 %mul_ln31_1_loc_c154"   --->   Operation 414 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc_c154, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 416 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @skip1_c155_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip1_c155, i1 %skip1_c155" [deform.cpp:17]   --->   Operation 416 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 417 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_c155, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:17]   --->   Operation 417 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln31_OC_1_OC_loc_c156_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln31_1_loc_c156, i32 %mul_ln31_1_loc_c156"   --->   Operation 418 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 419 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc_c156, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 419 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 420 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_OC_V_OC_loc_c157_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %OC_V_loc_c157, i16 %OC_V_loc_c157"   --->   Operation 420 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 421 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_c157, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 421 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 422 [1/1] (0.00ns)   --->   "%empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @skip1_c158_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip1_c158, i1 %skip1_c158" [deform.cpp:17]   --->   Operation 422 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 423 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_c158, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:17]   --->   Operation 423 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 424 [1/1] (0.00ns)   --->   "%empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_OC_V_OC_loc_c159_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %OC_V_loc_c159, i16 %OC_V_loc_c159"   --->   Operation 424 'specchannel' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 425 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_c159, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 425 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 426 [1/1] (0.00ns)   --->   "%empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln93_OC_1_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln93_1_loc_c, i32 %mul_ln93_1_loc_c"   --->   Operation 426 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 427 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (0.00ns)   --->   "%empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln93_OC_1_OC_loc_c160_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln93_1_loc_c160, i32 %mul_ln93_1_loc_c160"   --->   Operation 428 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 429 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc_c160, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 429 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "%empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln93_OC_1_OC_loc_c161_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mul_ln93_1_loc_c161, i32 %mul_ln93_1_loc_c161"   --->   Operation 430 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 431 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc_c161, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 431 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 432 [1/1] (0.00ns)   --->   "%empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @mul_OC_ln93_OC_1_OC_loc_c162_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i32 %mul_ln93_1_loc_c162, i32 %mul_ln93_1_loc_c162"   --->   Operation 432 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 433 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc_c162, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 433 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 434 [1/1] (0.00ns)   --->   "%empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @D_OC_V_OC_loc_c163_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %D_V_loc_c163, i16 %D_V_loc_c163"   --->   Operation 434 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 435 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %D_V_loc_c163, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 435 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 436 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_OC_V_OC_loc_c164_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %OC_V_loc_c164, i16 %OC_V_loc_c164"   --->   Operation 436 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 437 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_c164, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 437 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 438 [1/1] (0.00ns)   --->   "%empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @batch_c165_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %batch_c165, i32 %batch_c165" [deform.cpp:64]   --->   Operation 438 'specchannel' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 439 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_c165, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:64]   --->   Operation 439 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 440 [1/1] (0.00ns)   --->   "%empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @STRIDE_2_c166_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %STRIDE_2_c166, i1 %STRIDE_2_c166" [deform.cpp:65]   --->   Operation 440 'specchannel' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 441 [1/1] (0.00ns)   --->   "%specinterface_ln65 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2_c166, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:65]   --->   Operation 441 'specinterface' 'specinterface_ln65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 442 [1/1] (0.00ns)   --->   "%empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c167_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip3_c167, i1 %skip3_c167" [deform.cpp:66]   --->   Operation 442 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 443 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c167, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 443 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 444 [1/1] (0.00ns)   --->   "%empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @OC_OC_V_OC_loc_c168_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %OC_V_loc_c168, i16 %OC_V_loc_c168"   --->   Operation 444 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 445 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_c168, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 445 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 446 [1/1] (0.00ns)   --->   "%empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @skip3_c169_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %skip3_c169, i1 %skip3_c169" [deform.cpp:66]   --->   Operation 446 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 447 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3_c169, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [deform.cpp:66]   --->   Operation 447 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 448 [1/1] (0.00ns)   --->   "%empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @select_OC_ln169_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 8, i32 0, i29 %select_ln169_loc_c, i29 %select_ln169_loc_c"   --->   Operation 448 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 449 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i29 %select_ln169_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 449 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 450 [1/2] (0.00ns)   --->   "%call_ln169 = call void @S2M<16, 8, 8, ap_int<128>, ap_int<128> >, i128 %f3, i128 %gmem1, i64 %out_c, i29 %select_ln169_loc_c" [deform.cpp:169]   --->   Operation 450 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 451 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [deform.cpp:223]   --->   Operation 451 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 2.1ns
The critical path consists of the following:
	s_axi read on port 'relu3' [23]  (1 ns)
	'call' operation ('call_ln112', deform.cpp:112) to 'top.entry39' [330]  (1.1 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.59ns
The critical path consists of the following:
	'call' operation ('select_ln160_loc_channel') to 'Block_.split7793_proc' [337]  (1.59 ns)

 <State 4>: 1.07ns
The critical path consists of the following:
	'call' operation ('call_ln160', deform.cpp:160) to 'M2S<16, 8, 8, ap_int<128>, ap_int<128> >' [338]  (1.07 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 2.02ns
The critical path consists of the following:
	'call' operation ('call_ln44', deform.cpp:44) to 'M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >' [387]  (2.02 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
