#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 24 03:59:42 2022
# Process ID: 4088
# Current directory: D:/vivado_prj/base/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13416 D:\vivado_prj\base\project_1\project_1.xpr
# Log file: D:/vivado_prj/base/project_1/vivado.log
# Journal file: D:/vivado_prj/base/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_prj/base/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd}
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:median_blur_accel:1.0 median_blur_accel_0
endgroup
move_bd_cells [get_bd_cells img_processing] [get_bd_cells median_blur_accel_0]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:arithm_accel:1.0 img_processing/arithm_accel_0
endgroup
connect_bd_net [get_bd_pins img_processing/ACLK] [get_bd_pins img_processing/arithm_accel_0/ap_clk]
connect_bd_net [get_bd_pins img_processing/ACLK] [get_bd_pins img_processing/median_blur_accel_0/ap_clk]
connect_bd_net [get_bd_pins img_processing/arithm_accel_0/ap_rst_n] [get_bd_pins img_processing/median_blur_accel_0/ap_rst_n]
connect_bd_net [get_bd_pins img_processing/ARESETN] [get_bd_pins img_processing/median_blur_accel_0/ap_rst_n]
startgroup
set_property -dict [list CONFIG.NUM_MI {16}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins img_processing/arithm_accel_0/s_axi_control] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M12_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/arithm_accel_0/s_axi_control_r] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M13_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/median_blur_accel_0/s_axi_control] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M14_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/median_blur_accel_0/s_axi_control_r] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M15_AXI]
startgroup
set_property -dict [list CONFIG.NUM_SI {12} CONFIG.NUM_MI {1}] [get_bd_cells img_processing/axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S07_AXI] [get_bd_intf_pins img_processing/arithm_accel_0/m_axi_gmem0]
connect_bd_intf_net [get_bd_intf_pins img_processing/arithm_accel_0/m_axi_gmem1] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S08_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/arithm_accel_0/m_axi_gmem2] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S09_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/median_blur_accel_0/m_axi_gmem0] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S10_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/median_blur_accel_0/m_axi_gmem1] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S11_AXI]
connect_bd_net [get_bd_pins img_processing/axi_interconnect_0/S07_ACLK] [get_bd_pins img_processing/axi_interconnect_0/S08_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins img_processing/axi_interconnect_0/S09_ACLK] [get_bd_pins img_processing/axi_interconnect_0/S08_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins img_processing/axi_interconnect_0/S09_ARESETN] [get_bd_pins img_processing/axi_interconnect_0/S08_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins img_processing/axi_interconnect_0/S08_ARESETN] [get_bd_pins img_processing/axi_interconnect_0/S07_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins img_processing/ARESETN] [get_bd_pins img_processing/axi_interconnect_0/S07_ARESETN]
connect_bd_net [get_bd_pins img_processing/axi_interconnect_0/S10_ACLK] [get_bd_pins img_processing/axi_interconnect_0/S09_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins img_processing/axi_interconnect_0/S11_ACLK] [get_bd_pins img_processing/axi_interconnect_0/S10_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins img_processing/ACLK] [get_bd_pins img_processing/axi_interconnect_0/S07_ACLK]
connect_bd_net [get_bd_pins img_processing/axi_interconnect_0/S11_ARESETN] [get_bd_pins img_processing/axi_interconnect_0/S10_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins img_processing/ARESETN] [get_bd_pins img_processing/axi_interconnect_0/S10_ARESETN]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M12_ACLK] [get_bd_pins ps7_0_axi_periph/M13_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins ps7_0_axi_periph/M13_ACLK] [get_bd_pins ps7_0_axi_periph/M14_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins ps7_0_axi_periph/M14_ACLK] [get_bd_pins ps7_0_axi_periph/M15_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins ps7_0_axi_periph/M12_ACLK] [get_bd_pins ps7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M12_ARESETN] [get_bd_pins rst_ps7_0_fclk0/peripheral_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M13_ARESETN] [get_bd_pins rst_ps7_0_fclk0/peripheral_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M14_ARESETN] [get_bd_pins rst_ps7_0_fclk0/peripheral_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M15_ARESETN] [get_bd_pins rst_ps7_0_fclk0/peripheral_aresetn]
regenerate_bd_layout
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins img_processing/arithm_accel_0/height] [get_bd_pins img_processing/xlconstant_0/dout]
connect_bd_net [get_bd_pins img_processing/arithm_accel_0/width] [get_bd_pins img_processing/xlconstant_0/dout]
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
assign_bd_address
validate_bd_design
reset_run base_xbar_13_synth_1
reset_run base_xbar_15_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 20
