







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail82_GLOBAL__N__58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d19s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN80_INTERNAL_58_tmpxft_00003af0_00000000_7_THCTensorMathReduceChar_cpp1_ii_1a52879d6thrust3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T20[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T21[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T23[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T24[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
.extern .shared .align 1 .b8 smemChar[];







































































.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<16>;
.reg .b32 %r<31>;
.reg .b64 %rd<118>;


ld.param.u32 %r14, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r15, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd19, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r16, %nctaid.y;
mov.u32 %r17, %ctaid.z;
mov.u32 %r18, %ctaid.y;
mad.lo.s32 %r19, %r16, %r17, %r18;
mov.u32 %r20, %nctaid.x;
mov.u32 %r21, %ctaid.x;
mad.lo.s32 %r1, %r19, %r20, %r21;
setp.ge.u32	%p1, %r1, %r15;
@%p1 bra BB0_21;

ld.param.u64 %rd20, [%rd2];
cvta.to.global.u64 %rd3, %rd20;
ld.param.u32 %r22, [%rd2+108];
mul.lo.s32 %r2, %r1, %r22;
mov.u32 %r3, %tid.x;
mov.u32 %r4, %ntid.x;
setp.ge.u32	%p2, %r3, %r14;
mov.u64 %rd116, %rd19;
@%p2 bra BB0_4;

mov.u32 %r28, %r3;
mov.u64 %rd117, %rd19;

BB0_3:
mov.u32 %r5, %r28;
add.s32 %r23, %r5, %r2;
cvt.u64.u32	%rd21, %r23;
add.s64 %rd22, %rd3, %rd21;
ld.global.s8 %rd23, [%rd22];
add.s64 %rd117, %rd23, %rd117;
add.s32 %r6, %r4, %r5;
setp.lt.u32	%p3, %r6, %r14;
mov.u32 %r28, %r6;
mov.u64 %rd101, %rd117;
mov.u64 %rd116, %rd101;
@%p3 bra BB0_3;

BB0_4:
mov.u64 %rd102, %rd116;
mov.u64 %rd6, %rd102;
setp.eq.s32	%p4, %r4, 0;
mov.u64 %rd111, %rd19;
@%p4 bra BB0_19;

mul.wide.u32 %rd24, %r3, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd7, %rd25, %rd24;
setp.ge.u32	%p5, %r3, %r4;
@%p5 bra BB0_7;

st.shared.u64 [%rd7], %rd6;

BB0_7:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r4, %r7;
setp.ge.u32	%p6, %r7, %r4;
mov.u64 %rd113, %rd6;
@%p6 bra BB0_13;

div.u32 %r24, %r3, %r7;
setp.ne.s32	%p7, %r24, 0;
mov.u64 %rd103, %rd6;
mov.u64 %rd113, %rd103;
@%p7 bra BB0_13;

setp.lt.u32	%p8, %r3, %r4;
selp.b64	%rd114, %rd6, %rd19, %p8;
add.s32 %r29, %r7, %r3;
setp.ge.u32	%p9, %r29, %r4;
@%p9 bra BB0_12;

mov.u64 %rd115, %rd114;

BB0_11:
mul.wide.u32 %rd26, %r29, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
add.s64 %rd115, %rd29, %rd115;
add.s32 %r29, %r29, %r7;
setp.lt.u32	%p10, %r29, %r4;
mov.u64 %rd114, %rd115;
@%p10 bra BB0_11;

BB0_12:
mov.u64 %rd113, %rd114;
st.shared.u64 [%rd7], %rd113;

BB0_13:
mov.u64 %rd12, %rd113;
bar.sync 0;
setp.ne.s32	%p11, %r3, 0;
mov.u64 %rd111, %rd12;
@%p11 bra BB0_19;

setp.eq.s32	%p12, %r8, 32;
@%p12 bra BB0_18;
bra.uni BB0_15;

BB0_18:
ld.shared.u64 %rd33, [smemChar+8];
add.s64 %rd34, %rd33, %rd12;
ld.shared.u64 %rd35, [smemChar+16];
add.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
add.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
add.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
add.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
add.s64 %rd111, %rd93, %rd92;
bra.uni BB0_19;

BB0_15:
add.s64 %rd98, %rd25, 8;
mov.u32 %r30, 1;
setp.lt.u32	%p13, %r8, 2;
mov.u64 %rd109, %rd12;
mov.u64 %rd111, %rd109;
@%p13 bra BB0_19;

mov.u64 %rd112, %rd12;

BB0_17:
ld.shared.u64 %rd32, [%rd98];
add.s64 %rd112, %rd32, %rd112;
add.s64 %rd98, %rd98, 8;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p14, %r30, %r8;
mov.u64 %rd111, %rd112;
@%p14 bra BB0_17;

BB0_19:
setp.ne.s32	%p15, %r3, 0;
@%p15 bra BB0_21;

ld.param.u64 %rd94, [%rd1];
cvta.to.global.u64 %rd95, %rd94;
ld.param.u32 %r26, [%rd1+108];
mul.lo.s32 %r27, %r1, %r26;
cvt.u64.u32	%rd96, %r27;
add.s64 %rd97, %rd95, %rd96;
st.global.u8 [%rd97], %rd111;

BB0_21:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<4>;
.reg .b32 %r<25>;
.reg .b64 %rd<17>;


ld.param.u32 %r7, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r8, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd16, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
shl.b32 %r17, %r16, 9;
mov.u32 %r18, %tid.x;
add.s32 %r1, %r17, %r18;
setp.ge.u32	%p1, %r1, %r9;
@%p1 bra BB1_4;

ld.param.u64 %rd8, [%rd2];
cvta.to.global.u64 %rd3, %rd8;
ld.param.u32 %r20, [%rd2+108];
mul.lo.s32 %r24, %r1, %r20;
setp.eq.s32	%p2, %r8, 0;
mov.u32 %r23, 0;
@%p2 bra BB1_3;

BB1_2:
cvt.u64.u32	%rd9, %r24;
add.s64 %rd10, %rd3, %rd9;
ld.global.s8 %rd11, [%rd10];
add.s64 %rd16, %rd11, %rd16;
add.s32 %r24, %r24, %r7;
add.s32 %r23, %r23, 1;
setp.lt.u32	%p3, %r23, %r8;
@%p3 bra BB1_2;

BB1_3:
ld.param.u64 %rd12, [%rd1];
cvta.to.global.u64 %rd13, %rd12;
ld.param.u32 %r21, [%rd1+108];
mul.lo.s32 %r22, %r1, %r21;
cvt.u64.u32	%rd14, %r22;
add.s64 %rd15, %rd13, %rd14;
st.global.u8 [%rd15], %rd16;

BB1_4:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot2[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b32 %r<214>;
.reg .b64 %rd<195>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd194, __local_depot2;
cvta.local.u64 %SP, %rd194;
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd35, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd36, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd37, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd38, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd39, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
ld.param.u64 %rd40, [%rd38];
cvta.to.global.u64 %rd41, %rd40;
ld.param.u64 %rd42, [%rd39];
cvta.to.global.u64 %rd1, %rd42;
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r1, %r44, %r45, %r46;
mov.u32 %r2, %tid.y;
ld.param.u32 %r47, [%rd38+108];
mul.lo.s32 %r48, %r1, %r47;
ld.param.u32 %r49, [%rd39+108];
mul.lo.s32 %r3, %r1, %r49;
mov.u32 %r50, %nctaid.y;
setp.eq.s32	%p1, %r50, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd43, %r48;
add.s64 %rd2, %rd41, %rd43;
@%p1 bra BB2_36;
bra.uni BB2_1;

BB2_36:
setp.lt.u32	%p43, %r1, %r43;
min.u32 %r29, %r42, %r4;
setp.lt.u32	%p44, %r2, %r42;
and.pred %p45, %p43, %p44;
mov.u64 %rd184, %rd35;
@!%p45 bra BB2_45;
bra.uni BB2_37;

BB2_37:
mul.lo.s32 %r30, %r4, 3;
shl.b32 %r31, %r4, 1;
shl.b32 %r32, %r4, 2;
mov.u32 %r212, %r2;
mov.u64 %rd185, %rd35;

BB2_38:
mov.u32 %r33, %r212;
add.s32 %r34, %r33, %r30;
setp.lt.u32	%p46, %r34, %r42;
mad.lo.s32 %r180, %r33, %r41, %r3;
cvt.u64.u32	%rd135, %r180;
add.s64 %rd26, %rd1, %rd135;
add.s32 %r35, %r33, %r4;
mad.lo.s32 %r181, %r35, %r41, %r3;
cvt.u64.u32	%rd136, %r181;
add.s64 %rd27, %rd1, %rd136;
add.s32 %r36, %r33, %r31;
mad.lo.s32 %r182, %r36, %r41, %r3;
cvt.u64.u32	%rd137, %r182;
add.s64 %rd28, %rd1, %rd137;
@%p46 bra BB2_43;
bra.uni BB2_39;

BB2_43:
ld.global.s8 %rd145, [%rd26];
ld.global.s8 %rd146, [%rd27];
ld.global.s8 %rd147, [%rd28];
mad.lo.s32 %r183, %r34, %r41, %r3;
cvt.u64.u32	%rd148, %r183;
add.s64 %rd149, %rd1, %rd148;
ld.global.s8 %rd150, [%rd149];
add.s64 %rd151, %rd145, %rd185;
add.s64 %rd152, %rd151, %rd146;
add.s64 %rd153, %rd152, %rd147;
add.s64 %rd186, %rd153, %rd150;
bra.uni BB2_44;

BB2_39:
setp.lt.u32	%p47, %r36, %r42;
@%p47 bra BB2_42;
bra.uni BB2_40;

BB2_42:
ld.global.s8 %rd140, [%rd26];
ld.global.s8 %rd141, [%rd27];
ld.global.s8 %rd142, [%rd28];
add.s64 %rd143, %rd140, %rd185;
add.s64 %rd144, %rd143, %rd141;
add.s64 %rd186, %rd144, %rd142;
bra.uni BB2_44;

BB2_40:
ld.global.s8 %rd138, [%rd26];
add.s64 %rd186, %rd138, %rd185;
setp.ge.u32	%p48, %r35, %r42;
@%p48 bra BB2_44;

ld.global.s8 %rd139, [%rd27];
add.s64 %rd186, %rd186, %rd139;

BB2_44:
mov.u64 %rd185, %rd186;
add.s32 %r37, %r33, %r32;
setp.lt.u32	%p49, %r37, %r42;
mov.u32 %r212, %r37;
mov.u64 %rd184, %rd185;
@%p49 bra BB2_38;

BB2_45:
mov.u32 %r185, %tid.y;
mad.lo.s32 %r187, %r185, %r44, %r46;
mul.wide.u32 %rd154, %r187, 8;
mov.u64 %rd155, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd156, %rd155, %rd154;
st.shared.u64 [%rd156], %rd184;
clz.b32 %r188, %r29;
mov.u32 %r189, 31;
sub.s32 %r190, %r189, %r188;
mov.u32 %r191, 1;
shl.b32 %r192, %r191, %r190;
setp.eq.s32	%p50, %r29, %r192;
selp.u32	%r193, 1, 0, %p50;
shr.s32 %r213, %r192, %r193;
setp.lt.s32	%p51, %r213, 1;
@%p51 bra BB2_49;

BB2_46:
bar.sync 0;
add.s32 %r194, %r213, %r2;
setp.lt.u32	%p52, %r194, %r29;
setp.lt.u32	%p53, %r2, %r213;
and.pred %p54, %p53, %p52;
@!%p54 bra BB2_48;
bra.uni BB2_47;

BB2_47:
cvt.u64.u32	%rd157, %r187;
mul.lo.s32 %r199, %r213, %r44;
cvt.u64.u32	%rd161, %r199;
add.s64 %rd162, %rd161, %rd157;
shl.b64 %rd163, %rd162, 3;
add.s64 %rd164, %rd155, %rd163;
ld.shared.u64 %rd165, [%rd164];
ld.shared.u64 %rd166, [%rd156];
add.s64 %rd167, %rd165, %rd166;
st.shared.u64 [%rd156], %rd167;

BB2_48:
shr.s32 %r213, %r213, 1;
setp.gt.s32	%p55, %r213, 0;
@%p55 bra BB2_46;

BB2_49:
setp.eq.s32	%p57, %r2, 0;
and.pred %p58, %p57, %p43;
@!%p58 bra BB2_51;
bra.uni BB2_50;

BB2_50:
ld.shared.u64 %rd171, [%rd156];
st.global.u8 [%rd2], %rd171;
bra.uni BB2_51;

BB2_1:
setp.lt.u32	%p2, %r1, %r43;
mov.u32 %r55, %ctaid.y;
shl.b32 %r56, %r55, 8;
sub.s32 %r57, %r42, %r56;
mov.u32 %r58, 256;
min.u32 %r5, %r57, %r58;
mad.lo.s32 %r6, %r56, %r41, %r3;
min.u32 %r7, %r5, %r4;
mov.u32 %r60, %tid.y;
setp.lt.u32	%p3, %r60, %r5;
and.pred %p4, %p2, %p3;
mov.u64 %rd191, %rd35;
@!%p4 bra BB2_10;
bra.uni BB2_2;

BB2_2:
mov.u32 %r208, %tid.y;
mov.u64 %rd192, %rd35;

BB2_3:
mad.lo.s32 %r10, %r4, 3, %r208;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r208, %r4;
shl.b32 %r62, %r4, 1;
add.s32 %r12, %r208, %r62;
mad.lo.s32 %r63, %r208, %r41, %r6;
cvt.u64.u32	%rd44, %r63;
add.s64 %rd4, %rd1, %rd44;
mad.lo.s32 %r64, %r11, %r41, %r6;
cvt.u64.u32	%rd45, %r64;
add.s64 %rd5, %rd1, %rd45;
mad.lo.s32 %r65, %r12, %r41, %r6;
cvt.u64.u32	%rd46, %r65;
add.s64 %rd6, %rd1, %rd46;
@%p5 bra BB2_8;
bra.uni BB2_4;

BB2_8:
ld.global.s8 %rd54, [%rd4];
ld.global.s8 %rd55, [%rd5];
ld.global.s8 %rd56, [%rd6];
mad.lo.s32 %r66, %r10, %r41, %r6;
cvt.u64.u32	%rd57, %r66;
add.s64 %rd58, %rd1, %rd57;
ld.global.s8 %rd59, [%rd58];
add.s64 %rd60, %rd54, %rd192;
add.s64 %rd61, %rd60, %rd55;
add.s64 %rd62, %rd61, %rd56;
add.s64 %rd193, %rd62, %rd59;
bra.uni BB2_9;

BB2_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB2_7;
bra.uni BB2_5;

BB2_7:
ld.global.s8 %rd49, [%rd4];
ld.global.s8 %rd50, [%rd5];
ld.global.s8 %rd51, [%rd6];
add.s64 %rd52, %rd49, %rd192;
add.s64 %rd53, %rd52, %rd50;
add.s64 %rd193, %rd53, %rd51;
bra.uni BB2_9;

BB2_5:
ld.global.s8 %rd47, [%rd4];
add.s64 %rd193, %rd47, %rd192;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB2_9;

ld.global.s8 %rd48, [%rd5];
add.s64 %rd193, %rd193, %rd48;

BB2_9:
mov.u64 %rd192, %rd193;
shl.b32 %r68, %r4, 2;
add.s32 %r208, %r208, %r68;
setp.lt.u32	%p8, %r208, %r5;
mov.u64 %rd177, %rd192;
mov.u64 %rd191, %rd177;
@%p8 bra BB2_3;

BB2_10:
mov.u64 %rd12, %rd191;
mad.lo.s32 %r71, %r60, %r44, %r46;
mul.wide.u32 %rd63, %r71, 8;
mov.u64 %rd64, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd65, %rd64, %rd63;
st.shared.u64 [%rd65], %rd12;
clz.b32 %r72, %r7;
mov.u32 %r73, 31;
sub.s32 %r74, %r73, %r72;
mov.u32 %r75, 1;
shl.b32 %r76, %r75, %r74;
setp.eq.s32	%p9, %r7, %r76;
selp.u32	%r77, 1, 0, %p9;
shr.s32 %r209, %r76, %r77;
setp.lt.s32	%p10, %r209, 1;
@%p10 bra BB2_14;

BB2_11:
bar.sync 0;
add.s32 %r78, %r209, %r60;
setp.lt.u32	%p11, %r78, %r7;
setp.lt.u32	%p12, %r60, %r209;
and.pred %p13, %p12, %p11;
@!%p13 bra BB2_13;
bra.uni BB2_12;

BB2_12:
cvt.u64.u32	%rd66, %r71;
mul.lo.s32 %r83, %r209, %r44;
cvt.u64.u32	%rd70, %r83;
add.s64 %rd71, %rd70, %rd66;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd73, %rd64, %rd72;
ld.shared.u64 %rd74, [%rd73];
ld.shared.u64 %rd75, [%rd65];
add.s64 %rd76, %rd74, %rd75;
st.shared.u64 [%rd65], %rd76;

BB2_13:
shr.s32 %r209, %r209, 1;
setp.gt.s32	%p14, %r209, 0;
@%p14 bra BB2_11;

BB2_14:
setp.eq.s32	%p16, %r60, 0;
and.pred %p17, %p16, %p2;
@!%p17 bra BB2_16;
bra.uni BB2_15;

BB2_15:
mov.u32 %r89, %tid.y;
mad.lo.s32 %r92, %r89, %r44, %r46;
mul.wide.u32 %rd77, %r92, 8;
add.s64 %rd79, %rd64, %rd77;
ld.shared.u64 %rd80, [%rd79];
add.u64 %rd81, %SP, 8;
cvta.to.local.u64 %rd82, %rd81;
st.local.u64 [%rd82], %rd80;
ld.local.u64 %rd83, [%rd82];
add.u64 %rd84, %SP, 0;
cvta.to.local.u64 %rd85, %rd84;
st.local.u64 [%rd85], %rd83;
ld.local.u64 %rd86, [%rd85];
mad.lo.s32 %r96, %r55, %r43, %r1;
cvta.to.global.u64 %rd87, %rd36;
mul.wide.u32 %rd88, %r96, 8;
add.s64 %rd89, %rd87, %rd88;
st.volatile.global.u64 [%rd89], %rd86;

BB2_16:
membar.gl;
bar.sync 0;
or.b32 %r99, %r60, %r46;
setp.ne.s32	%p18, %r99, 0;
@%p18 bra BB2_18;

cvta.to.global.u64 %rd90, %rd37;
mul.wide.u32 %rd91, %r45, 4;
add.s64 %rd92, %rd90, %rd91;
atom.global.add.u32 %r101, [%rd92], 1;
add.s32 %r103, %r50, -1;
setp.eq.s32	%p19, %r101, %r103;
selp.u32	%r104, 1, 0, %p19;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r104;

BB2_18:
bar.sync 0;
ld.shared.u32 %r105, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p20, %r105, 0;
@%p20 bra BB2_51;

setp.ge.u32	%p21, %r60, %r50;
mov.u64 %rd190, %rd35;
@%p21 bra BB2_21;

mov.u32 %r108, %tid.y;
mad.lo.s32 %r113, %r108, %r43, %r1;
cvta.to.global.u64 %rd93, %rd36;
mul.wide.u32 %rd94, %r113, 8;
add.s64 %rd95, %rd93, %rd94;
ld.volatile.global.u64 %rd190, [%rd95];

BB2_21:
mov.u64 %rd187, %rd190;
setp.lt.u32	%p23, %r50, %r4;
sub.s32 %r120, %r50, %r4;
selp.b32	%r121, 0, %r120, %p23;
min.u32 %r18, %r50, %r4;
setp.lt.u32	%p24, %r60, %r121;
and.pred %p25, %p2, %p24;
@!%p25 bra BB2_30;
bra.uni BB2_22;

BB2_22:
mov.u32 %r210, %r60;
mov.u64 %rd188, %rd187;

BB2_23:
mov.u32 %r20, %r210;
mad.lo.s32 %r21, %r4, 3, %r20;
setp.lt.u32	%p27, %r21, %r121;
add.s32 %r22, %r20, %r4;
shl.b32 %r127, %r4, 1;
add.s32 %r23, %r20, %r127;
mad.lo.s32 %r132, %r4, %r43, %r1;
mad.lo.s32 %r133, %r20, %r43, %r132;
cvta.to.global.u64 %rd96, %rd36;
mul.wide.u32 %rd97, %r133, 8;
add.s64 %rd16, %rd96, %rd97;
mad.lo.s32 %r134, %r22, %r43, %r132;
mul.wide.u32 %rd98, %r134, 8;
add.s64 %rd17, %rd96, %rd98;
mad.lo.s32 %r135, %r23, %r43, %r132;
mul.wide.u32 %rd99, %r135, 8;
add.s64 %rd18, %rd96, %rd99;
@%p27 bra BB2_28;
bra.uni BB2_24;

BB2_28:
ld.volatile.global.u64 %rd107, [%rd16];
mad.lo.s32 %r150, %r21, %r43, %r132;
mul.wide.u32 %rd109, %r150, 8;
add.s64 %rd110, %rd96, %rd109;
add.s64 %rd111, %rd107, %rd188;
ld.volatile.global.u64 %rd112, [%rd17];
add.s64 %rd113, %rd111, %rd112;
ld.volatile.global.u64 %rd114, [%rd18];
add.s64 %rd115, %rd113, %rd114;
ld.volatile.global.u64 %rd116, [%rd110];
add.s64 %rd189, %rd115, %rd116;
bra.uni BB2_29;

BB2_24:
setp.lt.u32	%p29, %r23, %r121;
@%p29 bra BB2_27;
bra.uni BB2_25;

BB2_27:
ld.volatile.global.u64 %rd102, [%rd16];
add.s64 %rd103, %rd102, %rd188;
ld.volatile.global.u64 %rd104, [%rd17];
add.s64 %rd105, %rd103, %rd104;
ld.volatile.global.u64 %rd106, [%rd18];
add.s64 %rd189, %rd105, %rd106;
bra.uni BB2_29;

BB2_25:
ld.volatile.global.u64 %rd100, [%rd16];
add.s64 %rd189, %rd100, %rd188;
setp.ge.u32	%p31, %r22, %r121;
@%p31 bra BB2_29;

ld.volatile.global.u64 %rd101, [%rd17];
add.s64 %rd189, %rd189, %rd101;

BB2_29:
mov.u64 %rd188, %rd189;
shl.b32 %r152, %r4, 2;
add.s32 %r24, %r20, %r152;
setp.lt.u32	%p33, %r24, %r121;
mov.u32 %r210, %r24;
mov.u64 %rd187, %rd188;
@%p33 bra BB2_23;

BB2_30:
st.shared.u64 [%rd65], %rd187;
clz.b32 %r159, %r18;
sub.s32 %r161, %r73, %r159;
shl.b32 %r163, %r75, %r161;
setp.eq.s32	%p34, %r18, %r163;
selp.u32	%r164, 1, 0, %p34;
shr.s32 %r211, %r163, %r164;
setp.lt.s32	%p35, %r211, 1;
@%p35 bra BB2_34;

BB2_31:
bar.sync 0;
add.s32 %r165, %r211, %r60;
setp.lt.u32	%p36, %r165, %r18;
setp.lt.u32	%p37, %r60, %r211;
and.pred %p38, %p37, %p36;
@!%p38 bra BB2_33;
bra.uni BB2_32;

BB2_32:
cvt.u64.u32	%rd120, %r71;
mul.lo.s32 %r170, %r211, %r44;
cvt.u64.u32	%rd124, %r170;
add.s64 %rd125, %rd124, %rd120;
shl.b64 %rd126, %rd125, 3;
add.s64 %rd127, %rd64, %rd126;
ld.shared.u64 %rd128, [%rd127];
ld.shared.u64 %rd129, [%rd65];
add.s64 %rd130, %rd128, %rd129;
st.shared.u64 [%rd65], %rd130;

BB2_33:
shr.s32 %r211, %r211, 1;
setp.gt.s32	%p39, %r211, 0;
@%p39 bra BB2_31;

BB2_34:
@!%p17 bra BB2_51;
bra.uni BB2_35;

BB2_35:
ld.shared.u64 %rd134, [%rd65];
st.global.u8 [%rd2], %rd134;

BB2_51:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<16>;
.reg .b32 %r<36>;
.reg .b64 %rd<118>;


ld.param.u32 %r14, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r15, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd19, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r16, %nctaid.y;
mov.u32 %r17, %ctaid.z;
mov.u32 %r18, %ctaid.y;
mad.lo.s32 %r19, %r16, %r17, %r18;
mov.u32 %r20, %nctaid.x;
mov.u32 %r21, %ctaid.x;
mad.lo.s32 %r1, %r19, %r20, %r21;
setp.ge.u32	%p1, %r1, %r15;
@%p1 bra BB3_21;

mov.u32 %r2, %tid.x;
mov.u32 %r3, %ntid.x;
setp.ge.u32	%p2, %r2, %r14;
mov.u64 %rd116, %rd19;
@%p2 bra BB3_4;

ld.param.u64 %rd20, [%rd2];
ld.param.u32 %r22, [%rd2+12];
ld.param.u32 %r23, [%rd2+112];
rem.u32 %r24, %r1, %r22;
mul.lo.s32 %r25, %r23, %r24;
div.u32 %r26, %r1, %r22;
ld.param.u32 %r27, [%rd2+108];
mad.lo.s32 %r4, %r27, %r26, %r25;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r33, %r2;
mov.u64 %rd117, %rd19;

BB3_3:
mov.u32 %r5, %r33;
add.s32 %r28, %r4, %r5;
cvt.u64.u32	%rd21, %r28;
add.s64 %rd22, %rd3, %rd21;
ld.global.s8 %rd23, [%rd22];
add.s64 %rd117, %rd23, %rd117;
add.s32 %r6, %r3, %r5;
setp.lt.u32	%p3, %r6, %r14;
mov.u32 %r33, %r6;
mov.u64 %rd101, %rd117;
mov.u64 %rd116, %rd101;
@%p3 bra BB3_3;

BB3_4:
mov.u64 %rd102, %rd116;
mov.u64 %rd6, %rd102;
setp.eq.s32	%p4, %r3, 0;
mov.u64 %rd111, %rd19;
@%p4 bra BB3_19;

mul.wide.u32 %rd24, %r2, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd7, %rd25, %rd24;
setp.ge.u32	%p5, %r2, %r3;
@%p5 bra BB3_7;

st.shared.u64 [%rd7], %rd6;

BB3_7:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r3, %r7;
setp.ge.u32	%p6, %r7, %r3;
mov.u64 %rd113, %rd6;
@%p6 bra BB3_13;

div.u32 %r29, %r2, %r7;
setp.ne.s32	%p7, %r29, 0;
mov.u64 %rd103, %rd6;
mov.u64 %rd113, %rd103;
@%p7 bra BB3_13;

setp.lt.u32	%p8, %r2, %r3;
selp.b64	%rd114, %rd6, %rd19, %p8;
add.s32 %r34, %r7, %r2;
setp.ge.u32	%p9, %r34, %r3;
@%p9 bra BB3_12;

mov.u64 %rd115, %rd114;

BB3_11:
mul.wide.u32 %rd26, %r34, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
add.s64 %rd115, %rd29, %rd115;
add.s32 %r34, %r34, %r7;
setp.lt.u32	%p10, %r34, %r3;
mov.u64 %rd114, %rd115;
@%p10 bra BB3_11;

BB3_12:
mov.u64 %rd113, %rd114;
st.shared.u64 [%rd7], %rd113;

BB3_13:
mov.u64 %rd12, %rd113;
bar.sync 0;
setp.ne.s32	%p11, %r2, 0;
mov.u64 %rd111, %rd12;
@%p11 bra BB3_19;

setp.eq.s32	%p12, %r8, 32;
@%p12 bra BB3_18;
bra.uni BB3_15;

BB3_18:
ld.shared.u64 %rd33, [smemChar+8];
add.s64 %rd34, %rd33, %rd12;
ld.shared.u64 %rd35, [smemChar+16];
add.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
add.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
add.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
add.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
add.s64 %rd111, %rd93, %rd92;
bra.uni BB3_19;

BB3_15:
add.s64 %rd98, %rd25, 8;
mov.u32 %r35, 1;
setp.lt.u32	%p13, %r8, 2;
mov.u64 %rd109, %rd12;
mov.u64 %rd111, %rd109;
@%p13 bra BB3_19;

mov.u64 %rd112, %rd12;

BB3_17:
ld.shared.u64 %rd32, [%rd98];
add.s64 %rd112, %rd32, %rd112;
add.s64 %rd98, %rd98, 8;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p14, %r35, %r8;
mov.u64 %rd111, %rd112;
@%p14 bra BB3_17;

BB3_19:
setp.ne.s32	%p15, %r2, 0;
@%p15 bra BB3_21;

ld.param.u64 %rd94, [%rd1];
cvta.to.global.u64 %rd95, %rd94;
ld.param.u32 %r31, [%rd1+108];
mul.lo.s32 %r32, %r1, %r31;
cvt.u64.u32	%rd96, %r32;
add.s64 %rd97, %rd95, %rd96;
st.global.u8 [%rd97], %rd111;

BB3_21:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<4>;
.reg .b32 %r<30>;
.reg .b64 %rd<17>;


ld.param.u32 %r7, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r8, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd16, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
shl.b32 %r17, %r16, 9;
mov.u32 %r18, %tid.x;
add.s32 %r1, %r17, %r18;
setp.ge.u32	%p1, %r1, %r9;
@%p1 bra BB4_5;

setp.eq.s32	%p2, %r8, 0;
@%p2 bra BB4_4;

ld.param.u64 %rd8, [%rd2];
ld.param.u32 %r20, [%rd2+12];
ld.param.u32 %r21, [%rd2+112];
rem.u32 %r22, %r1, %r20;
mul.lo.s32 %r23, %r21, %r22;
div.u32 %r24, %r1, %r20;
ld.param.u32 %r25, [%rd2+108];
mad.lo.s32 %r29, %r25, %r24, %r23;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r28, 0;

BB4_3:
cvt.u64.u32	%rd9, %r29;
add.s64 %rd10, %rd3, %rd9;
ld.global.s8 %rd11, [%rd10];
add.s64 %rd16, %rd11, %rd16;
add.s32 %r29, %r29, %r7;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p3, %r28, %r8;
@%p3 bra BB4_3;

BB4_4:
ld.param.u64 %rd12, [%rd1];
cvta.to.global.u64 %rd13, %rd12;
ld.param.u32 %r26, [%rd1+108];
mul.lo.s32 %r27, %r1, %r26;
cvt.u64.u32	%rd14, %r27;
add.s64 %rd15, %rd13, %rd14;
st.global.u8 [%rd15], %rd16;

BB4_5:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot5[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b32 %r<219>;
.reg .b64 %rd<195>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd194, __local_depot5;
cvta.local.u64 %SP, %rd194;
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd35, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd36, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd37, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd38, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd39, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
ld.param.u64 %rd40, [%rd39];
cvta.to.global.u64 %rd1, %rd40;
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r1, %r44, %r45, %r46;
mov.u32 %r2, %tid.y;
ld.param.u32 %r47, [%rd39+12];
rem.u32 %r48, %r1, %r47;
ld.param.u32 %r49, [%rd39+112];
mul.lo.s32 %r50, %r49, %r48;
div.u32 %r51, %r1, %r47;
ld.param.u32 %r52, [%rd38+108];
mul.lo.s32 %r53, %r1, %r52;
ld.param.u64 %rd41, [%rd38];
cvta.to.global.u64 %rd42, %rd41;
ld.param.u32 %r54, [%rd39+108];
mad.lo.s32 %r3, %r54, %r51, %r50;
mov.u32 %r55, %nctaid.y;
setp.eq.s32	%p1, %r55, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd43, %r53;
add.s64 %rd2, %rd42, %rd43;
@%p1 bra BB5_36;
bra.uni BB5_1;

BB5_36:
setp.lt.u32	%p43, %r1, %r43;
min.u32 %r29, %r42, %r4;
setp.lt.u32	%p44, %r2, %r42;
and.pred %p45, %p43, %p44;
mov.u64 %rd184, %rd35;
@!%p45 bra BB5_45;
bra.uni BB5_37;

BB5_37:
mul.lo.s32 %r30, %r4, 3;
shl.b32 %r31, %r4, 1;
shl.b32 %r32, %r4, 2;
mov.u32 %r217, %r2;
mov.u64 %rd185, %rd35;

BB5_38:
mov.u32 %r33, %r217;
add.s32 %r34, %r33, %r30;
setp.lt.u32	%p46, %r34, %r42;
mad.lo.s32 %r185, %r33, %r41, %r3;
cvt.u64.u32	%rd135, %r185;
add.s64 %rd26, %rd1, %rd135;
add.s32 %r35, %r33, %r4;
mad.lo.s32 %r186, %r35, %r41, %r3;
cvt.u64.u32	%rd136, %r186;
add.s64 %rd27, %rd1, %rd136;
add.s32 %r36, %r33, %r31;
mad.lo.s32 %r187, %r36, %r41, %r3;
cvt.u64.u32	%rd137, %r187;
add.s64 %rd28, %rd1, %rd137;
@%p46 bra BB5_43;
bra.uni BB5_39;

BB5_43:
ld.global.s8 %rd145, [%rd26];
ld.global.s8 %rd146, [%rd27];
ld.global.s8 %rd147, [%rd28];
mad.lo.s32 %r188, %r34, %r41, %r3;
cvt.u64.u32	%rd148, %r188;
add.s64 %rd149, %rd1, %rd148;
ld.global.s8 %rd150, [%rd149];
add.s64 %rd151, %rd145, %rd185;
add.s64 %rd152, %rd151, %rd146;
add.s64 %rd153, %rd152, %rd147;
add.s64 %rd186, %rd153, %rd150;
bra.uni BB5_44;

BB5_39:
setp.lt.u32	%p47, %r36, %r42;
@%p47 bra BB5_42;
bra.uni BB5_40;

BB5_42:
ld.global.s8 %rd140, [%rd26];
ld.global.s8 %rd141, [%rd27];
ld.global.s8 %rd142, [%rd28];
add.s64 %rd143, %rd140, %rd185;
add.s64 %rd144, %rd143, %rd141;
add.s64 %rd186, %rd144, %rd142;
bra.uni BB5_44;

BB5_40:
ld.global.s8 %rd138, [%rd26];
add.s64 %rd186, %rd138, %rd185;
setp.ge.u32	%p48, %r35, %r42;
@%p48 bra BB5_44;

ld.global.s8 %rd139, [%rd27];
add.s64 %rd186, %rd186, %rd139;

BB5_44:
mov.u64 %rd185, %rd186;
add.s32 %r37, %r33, %r32;
setp.lt.u32	%p49, %r37, %r42;
mov.u32 %r217, %r37;
mov.u64 %rd184, %rd185;
@%p49 bra BB5_38;

BB5_45:
mov.u32 %r190, %tid.y;
mad.lo.s32 %r192, %r190, %r44, %r46;
mul.wide.u32 %rd154, %r192, 8;
mov.u64 %rd155, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd156, %rd155, %rd154;
st.shared.u64 [%rd156], %rd184;
clz.b32 %r193, %r29;
mov.u32 %r194, 31;
sub.s32 %r195, %r194, %r193;
mov.u32 %r196, 1;
shl.b32 %r197, %r196, %r195;
setp.eq.s32	%p50, %r29, %r197;
selp.u32	%r198, 1, 0, %p50;
shr.s32 %r218, %r197, %r198;
setp.lt.s32	%p51, %r218, 1;
@%p51 bra BB5_49;

BB5_46:
bar.sync 0;
add.s32 %r199, %r218, %r2;
setp.lt.u32	%p52, %r199, %r29;
setp.lt.u32	%p53, %r2, %r218;
and.pred %p54, %p53, %p52;
@!%p54 bra BB5_48;
bra.uni BB5_47;

BB5_47:
cvt.u64.u32	%rd157, %r192;
mul.lo.s32 %r204, %r218, %r44;
cvt.u64.u32	%rd161, %r204;
add.s64 %rd162, %rd161, %rd157;
shl.b64 %rd163, %rd162, 3;
add.s64 %rd164, %rd155, %rd163;
ld.shared.u64 %rd165, [%rd164];
ld.shared.u64 %rd166, [%rd156];
add.s64 %rd167, %rd165, %rd166;
st.shared.u64 [%rd156], %rd167;

BB5_48:
shr.s32 %r218, %r218, 1;
setp.gt.s32	%p55, %r218, 0;
@%p55 bra BB5_46;

BB5_49:
setp.eq.s32	%p57, %r2, 0;
and.pred %p58, %p57, %p43;
@!%p58 bra BB5_51;
bra.uni BB5_50;

BB5_50:
ld.shared.u64 %rd171, [%rd156];
st.global.u8 [%rd2], %rd171;
bra.uni BB5_51;

BB5_1:
setp.lt.u32	%p2, %r1, %r43;
mov.u32 %r60, %ctaid.y;
shl.b32 %r61, %r60, 8;
sub.s32 %r62, %r42, %r61;
mov.u32 %r63, 256;
min.u32 %r5, %r62, %r63;
mad.lo.s32 %r6, %r61, %r41, %r3;
min.u32 %r7, %r5, %r4;
mov.u32 %r65, %tid.y;
setp.lt.u32	%p3, %r65, %r5;
and.pred %p4, %p2, %p3;
mov.u64 %rd191, %rd35;
@!%p4 bra BB5_10;
bra.uni BB5_2;

BB5_2:
mov.u32 %r213, %tid.y;
mov.u64 %rd192, %rd35;

BB5_3:
mad.lo.s32 %r10, %r4, 3, %r213;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r213, %r4;
shl.b32 %r67, %r4, 1;
add.s32 %r12, %r213, %r67;
mad.lo.s32 %r68, %r213, %r41, %r6;
cvt.u64.u32	%rd44, %r68;
add.s64 %rd4, %rd1, %rd44;
mad.lo.s32 %r69, %r11, %r41, %r6;
cvt.u64.u32	%rd45, %r69;
add.s64 %rd5, %rd1, %rd45;
mad.lo.s32 %r70, %r12, %r41, %r6;
cvt.u64.u32	%rd46, %r70;
add.s64 %rd6, %rd1, %rd46;
@%p5 bra BB5_8;
bra.uni BB5_4;

BB5_8:
ld.global.s8 %rd54, [%rd4];
ld.global.s8 %rd55, [%rd5];
ld.global.s8 %rd56, [%rd6];
mad.lo.s32 %r71, %r10, %r41, %r6;
cvt.u64.u32	%rd57, %r71;
add.s64 %rd58, %rd1, %rd57;
ld.global.s8 %rd59, [%rd58];
add.s64 %rd60, %rd54, %rd192;
add.s64 %rd61, %rd60, %rd55;
add.s64 %rd62, %rd61, %rd56;
add.s64 %rd193, %rd62, %rd59;
bra.uni BB5_9;

BB5_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB5_7;
bra.uni BB5_5;

BB5_7:
ld.global.s8 %rd49, [%rd4];
ld.global.s8 %rd50, [%rd5];
ld.global.s8 %rd51, [%rd6];
add.s64 %rd52, %rd49, %rd192;
add.s64 %rd53, %rd52, %rd50;
add.s64 %rd193, %rd53, %rd51;
bra.uni BB5_9;

BB5_5:
ld.global.s8 %rd47, [%rd4];
add.s64 %rd193, %rd47, %rd192;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB5_9;

ld.global.s8 %rd48, [%rd5];
add.s64 %rd193, %rd193, %rd48;

BB5_9:
mov.u64 %rd192, %rd193;
shl.b32 %r73, %r4, 2;
add.s32 %r213, %r213, %r73;
setp.lt.u32	%p8, %r213, %r5;
mov.u64 %rd177, %rd192;
mov.u64 %rd191, %rd177;
@%p8 bra BB5_3;

BB5_10:
mov.u64 %rd12, %rd191;
mad.lo.s32 %r76, %r65, %r44, %r46;
mul.wide.u32 %rd63, %r76, 8;
mov.u64 %rd64, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd65, %rd64, %rd63;
st.shared.u64 [%rd65], %rd12;
clz.b32 %r77, %r7;
mov.u32 %r78, 31;
sub.s32 %r79, %r78, %r77;
mov.u32 %r80, 1;
shl.b32 %r81, %r80, %r79;
setp.eq.s32	%p9, %r7, %r81;
selp.u32	%r82, 1, 0, %p9;
shr.s32 %r214, %r81, %r82;
setp.lt.s32	%p10, %r214, 1;
@%p10 bra BB5_14;

BB5_11:
bar.sync 0;
add.s32 %r83, %r214, %r65;
setp.lt.u32	%p11, %r83, %r7;
setp.lt.u32	%p12, %r65, %r214;
and.pred %p13, %p12, %p11;
@!%p13 bra BB5_13;
bra.uni BB5_12;

BB5_12:
cvt.u64.u32	%rd66, %r76;
mul.lo.s32 %r88, %r214, %r44;
cvt.u64.u32	%rd70, %r88;
add.s64 %rd71, %rd70, %rd66;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd73, %rd64, %rd72;
ld.shared.u64 %rd74, [%rd73];
ld.shared.u64 %rd75, [%rd65];
add.s64 %rd76, %rd74, %rd75;
st.shared.u64 [%rd65], %rd76;

BB5_13:
shr.s32 %r214, %r214, 1;
setp.gt.s32	%p14, %r214, 0;
@%p14 bra BB5_11;

BB5_14:
setp.eq.s32	%p16, %r65, 0;
and.pred %p17, %p16, %p2;
@!%p17 bra BB5_16;
bra.uni BB5_15;

BB5_15:
mov.u32 %r94, %tid.y;
mad.lo.s32 %r97, %r94, %r44, %r46;
mul.wide.u32 %rd77, %r97, 8;
add.s64 %rd79, %rd64, %rd77;
ld.shared.u64 %rd80, [%rd79];
add.u64 %rd81, %SP, 8;
cvta.to.local.u64 %rd82, %rd81;
st.local.u64 [%rd82], %rd80;
ld.local.u64 %rd83, [%rd82];
add.u64 %rd84, %SP, 0;
cvta.to.local.u64 %rd85, %rd84;
st.local.u64 [%rd85], %rd83;
ld.local.u64 %rd86, [%rd85];
mad.lo.s32 %r101, %r60, %r43, %r1;
cvta.to.global.u64 %rd87, %rd36;
mul.wide.u32 %rd88, %r101, 8;
add.s64 %rd89, %rd87, %rd88;
st.volatile.global.u64 [%rd89], %rd86;

BB5_16:
membar.gl;
bar.sync 0;
or.b32 %r104, %r65, %r46;
setp.ne.s32	%p18, %r104, 0;
@%p18 bra BB5_18;

cvta.to.global.u64 %rd90, %rd37;
mul.wide.u32 %rd91, %r45, 4;
add.s64 %rd92, %rd90, %rd91;
atom.global.add.u32 %r106, [%rd92], 1;
add.s32 %r108, %r55, -1;
setp.eq.s32	%p19, %r106, %r108;
selp.u32	%r109, 1, 0, %p19;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r109;

BB5_18:
bar.sync 0;
ld.shared.u32 %r110, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p20, %r110, 0;
@%p20 bra BB5_51;

setp.ge.u32	%p21, %r65, %r55;
mov.u64 %rd190, %rd35;
@%p21 bra BB5_21;

mov.u32 %r113, %tid.y;
mad.lo.s32 %r118, %r113, %r43, %r1;
cvta.to.global.u64 %rd93, %rd36;
mul.wide.u32 %rd94, %r118, 8;
add.s64 %rd95, %rd93, %rd94;
ld.volatile.global.u64 %rd190, [%rd95];

BB5_21:
mov.u64 %rd187, %rd190;
setp.lt.u32	%p23, %r55, %r4;
sub.s32 %r125, %r55, %r4;
selp.b32	%r126, 0, %r125, %p23;
min.u32 %r18, %r55, %r4;
setp.lt.u32	%p24, %r65, %r126;
and.pred %p25, %p2, %p24;
@!%p25 bra BB5_30;
bra.uni BB5_22;

BB5_22:
mov.u32 %r215, %r65;
mov.u64 %rd188, %rd187;

BB5_23:
mov.u32 %r20, %r215;
mad.lo.s32 %r21, %r4, 3, %r20;
setp.lt.u32	%p27, %r21, %r126;
add.s32 %r22, %r20, %r4;
shl.b32 %r132, %r4, 1;
add.s32 %r23, %r20, %r132;
mad.lo.s32 %r137, %r4, %r43, %r1;
mad.lo.s32 %r138, %r20, %r43, %r137;
cvta.to.global.u64 %rd96, %rd36;
mul.wide.u32 %rd97, %r138, 8;
add.s64 %rd16, %rd96, %rd97;
mad.lo.s32 %r139, %r22, %r43, %r137;
mul.wide.u32 %rd98, %r139, 8;
add.s64 %rd17, %rd96, %rd98;
mad.lo.s32 %r140, %r23, %r43, %r137;
mul.wide.u32 %rd99, %r140, 8;
add.s64 %rd18, %rd96, %rd99;
@%p27 bra BB5_28;
bra.uni BB5_24;

BB5_28:
ld.volatile.global.u64 %rd107, [%rd16];
mad.lo.s32 %r155, %r21, %r43, %r137;
mul.wide.u32 %rd109, %r155, 8;
add.s64 %rd110, %rd96, %rd109;
add.s64 %rd111, %rd107, %rd188;
ld.volatile.global.u64 %rd112, [%rd17];
add.s64 %rd113, %rd111, %rd112;
ld.volatile.global.u64 %rd114, [%rd18];
add.s64 %rd115, %rd113, %rd114;
ld.volatile.global.u64 %rd116, [%rd110];
add.s64 %rd189, %rd115, %rd116;
bra.uni BB5_29;

BB5_24:
setp.lt.u32	%p29, %r23, %r126;
@%p29 bra BB5_27;
bra.uni BB5_25;

BB5_27:
ld.volatile.global.u64 %rd102, [%rd16];
add.s64 %rd103, %rd102, %rd188;
ld.volatile.global.u64 %rd104, [%rd17];
add.s64 %rd105, %rd103, %rd104;
ld.volatile.global.u64 %rd106, [%rd18];
add.s64 %rd189, %rd105, %rd106;
bra.uni BB5_29;

BB5_25:
ld.volatile.global.u64 %rd100, [%rd16];
add.s64 %rd189, %rd100, %rd188;
setp.ge.u32	%p31, %r22, %r126;
@%p31 bra BB5_29;

ld.volatile.global.u64 %rd101, [%rd17];
add.s64 %rd189, %rd189, %rd101;

BB5_29:
mov.u64 %rd188, %rd189;
shl.b32 %r157, %r4, 2;
add.s32 %r24, %r20, %r157;
setp.lt.u32	%p33, %r24, %r126;
mov.u32 %r215, %r24;
mov.u64 %rd187, %rd188;
@%p33 bra BB5_23;

BB5_30:
st.shared.u64 [%rd65], %rd187;
clz.b32 %r164, %r18;
sub.s32 %r166, %r78, %r164;
shl.b32 %r168, %r80, %r166;
setp.eq.s32	%p34, %r18, %r168;
selp.u32	%r169, 1, 0, %p34;
shr.s32 %r216, %r168, %r169;
setp.lt.s32	%p35, %r216, 1;
@%p35 bra BB5_34;

BB5_31:
bar.sync 0;
add.s32 %r170, %r216, %r65;
setp.lt.u32	%p36, %r170, %r18;
setp.lt.u32	%p37, %r65, %r216;
and.pred %p38, %p37, %p36;
@!%p38 bra BB5_33;
bra.uni BB5_32;

BB5_32:
cvt.u64.u32	%rd120, %r76;
mul.lo.s32 %r175, %r216, %r44;
cvt.u64.u32	%rd124, %r175;
add.s64 %rd125, %rd124, %rd120;
shl.b64 %rd126, %rd125, 3;
add.s64 %rd127, %rd64, %rd126;
ld.shared.u64 %rd128, [%rd127];
ld.shared.u64 %rd129, [%rd65];
add.s64 %rd130, %rd128, %rd129;
st.shared.u64 [%rd65], %rd130;

BB5_33:
shr.s32 %r216, %r216, 1;
setp.gt.s32	%p39, %r216, 0;
@%p39 bra BB5_31;

BB5_34:
@!%p17 bra BB5_51;
bra.uni BB5_35;

BB5_35:
ld.shared.u64 %rd134, [%rd65];
st.global.u8 [%rd2], %rd134;

BB5_51:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<56>;
.reg .b64 %rd<131>;


mov.u64 %rd130, __local_depot6;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r26, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r27, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd24, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd2, %rd25;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB6_2;

BB6_1:
mul.wide.s32 %rd26, %r46, 8;
add.s64 %rd27, %rd3, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd2, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB6_1;

BB6_2:
mov.u32 %r29, %nctaid.y;
mov.u32 %r30, %ctaid.z;
mov.u32 %r31, %ctaid.y;
mad.lo.s32 %r32, %r29, %r30, %r31;
mov.u32 %r33, %nctaid.x;
mov.u32 %r34, %ctaid.x;
mad.lo.s32 %r3, %r32, %r33, %r34;
setp.ge.u32	%p3, %r3, %r27;
@%p3 bra BB6_26;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r47, %r4, -1;
mov.u32 %r52, 0;
setp.lt.s32	%p4, %r47, 1;
mov.u32 %r50, %r3;
@%p4 bra BB6_6;

mul.wide.s32 %rd30, %r4, 4;
add.s64 %rd109, %rd2, %rd30;
mov.u32 %r52, 0;
mov.u32 %r51, %r3;

BB6_5:
ld.local.u32 %r37, [%rd109+4];
rem.u32 %r38, %r51, %r37;
ld.local.u32 %r39, [%rd109+104];
mad.lo.s32 %r52, %r39, %r38, %r52;
div.u32 %r51, %r51, %r37;
add.s64 %rd109, %rd109, -4;
add.s32 %r47, %r47, -1;
setp.gt.s32	%p5, %r47, 0;
mov.u32 %r49, %r51;
mov.u32 %r50, %r49;
@%p5 bra BB6_5;

BB6_6:
mov.u32 %r12, %r50;
mov.u32 %r14, %tid.x;
mov.u32 %r15, %ntid.x;
setp.ge.u32	%p6, %r14, %r26;
mov.u64 %rd128, %rd24;
@%p6 bra BB6_9;

ld.local.u32 %r40, [%rd2+108];
mad.lo.s32 %r16, %r40, %r12, %r52;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd8, %rd31;
mov.u32 %r53, %r14;
mov.u64 %rd129, %rd24;

BB6_8:
mov.u32 %r17, %r53;
add.s32 %r41, %r16, %r17;
cvt.u64.u32	%rd32, %r41;
add.s64 %rd33, %rd8, %rd32;
ld.global.s8 %rd34, [%rd33];
add.s64 %rd129, %rd34, %rd129;
add.s32 %r18, %r15, %r17;
setp.lt.u32	%p7, %r18, %r26;
mov.u32 %r53, %r18;
mov.u64 %rd113, %rd129;
mov.u64 %rd128, %rd113;
@%p7 bra BB6_8;

BB6_9:
mov.u64 %rd114, %rd128;
mov.u64 %rd11, %rd114;
setp.eq.s32	%p8, %r15, 0;
mov.u64 %rd123, %rd24;
@%p8 bra BB6_24;

mul.wide.u32 %rd35, %r14, 8;
mov.u64 %rd36, smemChar;
add.s64 %rd12, %rd36, %rd35;
setp.ge.u32	%p9, %r14, %r15;
@%p9 bra BB6_12;

st.shared.u64 [%rd12], %rd11;

BB6_12:
bar.sync 0;
mov.u32 %r19, WARP_SZ;
min.u32 %r20, %r15, %r19;
setp.ge.u32	%p10, %r19, %r15;
mov.u64 %rd125, %rd11;
@%p10 bra BB6_18;

div.u32 %r42, %r14, %r19;
setp.ne.s32	%p11, %r42, 0;
mov.u64 %rd115, %rd11;
mov.u64 %rd125, %rd115;
@%p11 bra BB6_18;

setp.lt.u32	%p12, %r14, %r15;
selp.b64	%rd126, %rd11, %rd24, %p12;
add.s32 %r54, %r19, %r14;
setp.ge.u32	%p13, %r54, %r15;
@%p13 bra BB6_17;

mov.u64 %rd127, %rd126;

BB6_16:
mul.wide.u32 %rd37, %r54, 8;
add.s64 %rd39, %rd36, %rd37;
ld.shared.u64 %rd40, [%rd39];
add.s64 %rd127, %rd40, %rd127;
add.s32 %r54, %r54, %r19;
setp.lt.u32	%p14, %r54, %r15;
mov.u64 %rd126, %rd127;
@%p14 bra BB6_16;

BB6_17:
mov.u64 %rd125, %rd126;
st.shared.u64 [%rd12], %rd125;

BB6_18:
mov.u64 %rd17, %rd125;
bar.sync 0;
setp.ne.s32	%p15, %r14, 0;
mov.u64 %rd123, %rd17;
@%p15 bra BB6_24;

setp.eq.s32	%p16, %r20, 32;
@%p16 bra BB6_23;
bra.uni BB6_20;

BB6_23:
ld.shared.u64 %rd44, [smemChar+8];
add.s64 %rd45, %rd44, %rd17;
ld.shared.u64 %rd46, [smemChar+16];
add.s64 %rd47, %rd46, %rd45;
ld.shared.u64 %rd48, [smemChar+24];
add.s64 %rd49, %rd48, %rd47;
ld.shared.u64 %rd50, [smemChar+32];
add.s64 %rd51, %rd50, %rd49;
ld.shared.u64 %rd52, [smemChar+40];
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd54, [smemChar+48];
add.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+56];
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+64];
add.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+72];
add.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+80];
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+88];
add.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+96];
add.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+104];
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+112];
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+120];
add.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+128];
add.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+136];
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+144];
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+152];
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+160];
add.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+168];
add.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+176];
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+184];
add.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+192];
add.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+200];
add.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+208];
add.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+216];
add.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+224];
add.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+232];
add.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+240];
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+248];
add.s64 %rd123, %rd104, %rd103;
bra.uni BB6_24;

BB6_20:
add.s64 %rd110, %rd36, 8;
mov.u32 %r55, 1;
setp.lt.u32	%p17, %r20, 2;
mov.u64 %rd121, %rd17;
mov.u64 %rd123, %rd121;
@%p17 bra BB6_24;

mov.u64 %rd124, %rd17;

BB6_22:
ld.shared.u64 %rd43, [%rd110];
add.s64 %rd124, %rd43, %rd124;
add.s64 %rd110, %rd110, 8;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p18, %r55, %r20;
mov.u64 %rd123, %rd124;
@%p18 bra BB6_22;

BB6_24:
setp.ne.s32	%p19, %r14, 0;
@%p19 bra BB6_26;

ld.param.u64 %rd105, [%rd1];
cvta.to.global.u64 %rd106, %rd105;
ld.param.u32 %r44, [%rd1+108];
mul.lo.s32 %r45, %r3, %r44;
cvt.u64.u32	%rd107, %r45;
add.s64 %rd108, %rd106, %rd107;
st.global.u8 [%rd108], %rd123;

BB6_26:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<50>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot7;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r19, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd28, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd2, %rd13;
mov.u32 %r41, 0;
mov.pred %p1, 0;
@%p1 bra BB7_2;

BB7_1:
mul.wide.s32 %rd14, %r41, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd2, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p2, %r41, 27;
@%p2 bra BB7_1;

BB7_2:
mov.u32 %r23, %nctaid.y;
mov.u32 %r24, %ctaid.z;
mov.u32 %r25, %ctaid.y;
mad.lo.s32 %r26, %r23, %r24, %r25;
mov.u32 %r27, %nctaid.x;
mov.u32 %r28, %ctaid.x;
mad.lo.s32 %r29, %r26, %r27, %r28;
shl.b32 %r30, %r29, 9;
mov.u32 %r31, %tid.x;
add.s32 %r3, %r30, %r31;
setp.ge.u32	%p3, %r3, %r21;
@%p3 bra BB7_10;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r42, %r4, -1;
mov.u32 %r47, 0;
setp.lt.s32	%p4, %r42, 1;
mov.u32 %r45, %r3;
@%p4 bra BB7_6;

mul.wide.s32 %rd18, %r4, 4;
add.s64 %rd27, %rd2, %rd18;
mov.u32 %r47, 0;
mov.u32 %r46, %r3;

BB7_5:
ld.local.u32 %r34, [%rd27+4];
rem.u32 %r35, %r46, %r34;
ld.local.u32 %r36, [%rd27+104];
mad.lo.s32 %r47, %r36, %r35, %r47;
div.u32 %r46, %r46, %r34;
add.s64 %rd27, %rd27, -4;
add.s32 %r42, %r42, -1;
setp.gt.s32	%p5, %r42, 0;
mov.u32 %r44, %r46;
mov.u32 %r45, %r44;
@%p5 bra BB7_5;

BB7_6:
mov.u32 %r12, %r45;
setp.eq.s32	%p6, %r20, 0;
@%p6 bra BB7_9;

ld.local.u32 %r38, [%rd2+108];
mad.lo.s32 %r49, %r38, %r12, %r47;
ld.local.u64 %rd19, [%rd2];
cvta.to.global.u64 %rd8, %rd19;
mov.u32 %r48, 0;

BB7_8:
cvt.u64.u32	%rd20, %r49;
add.s64 %rd21, %rd8, %rd20;
ld.global.s8 %rd22, [%rd21];
add.s64 %rd28, %rd22, %rd28;
add.s32 %r49, %r49, %r19;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p7, %r48, %r20;
@%p7 bra BB7_8;

BB7_9:
ld.param.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
ld.param.u32 %r39, [%rd1+108];
mul.lo.s32 %r40, %r3, %r39;
cvt.u64.u32	%rd25, %r40;
add.s64 %rd26, %rd24, %rd25;
st.global.u8 [%rd26], %rd28;

BB7_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot8[232];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<63>;
.reg .b32 %r<253>;
.reg .b64 %rd<216>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd215, __local_depot8;
cvta.local.u64 %SP, %rd215;
ld.param.u32 %r52, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r53, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r54, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd44, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
add.u64 %rd45, %SP, 16;
cvta.to.local.u64 %rd3, %rd45;
mov.u32 %r241, 0;
mov.pred %p1, 0;
@%p1 bra BB8_2;

BB8_1:
mul.wide.s32 %rd46, %r241, 8;
add.s64 %rd47, %rd2, %rd46;
ld.param.u64 %rd48, [%rd47];
add.s64 %rd49, %rd3, %rd46;
st.local.u64 [%rd49], %rd48;
add.s32 %r241, %r241, 1;
setp.lt.u32	%p2, %r241, 27;
@%p2 bra BB8_1;

BB8_2:
mov.u32 %r57, %ntid.x;
mov.u32 %r58, %ctaid.x;
mov.u32 %r59, %tid.x;
mad.lo.s32 %r3, %r57, %r58, %r59;
ld.param.u32 %r4, [%rd2+208];
add.s32 %r242, %r4, -1;
mov.u32 %r246, 0;
setp.lt.s32	%p3, %r242, 1;
mov.u32 %r244, %r3;
@%p3 bra BB8_5;

mul.wide.s32 %rd50, %r4, 4;
add.s64 %rd192, %rd3, %rd50;
mad.lo.s32 %r245, %r57, %r58, %r59;
mov.u32 %r246, 0;

BB8_4:
ld.local.u32 %r65, [%rd192+4];
rem.u32 %r66, %r245, %r65;
ld.local.u32 %r67, [%rd192+104];
mad.lo.s32 %r246, %r67, %r66, %r246;
div.u32 %r245, %r245, %r65;
add.s64 %rd192, %rd192, -4;
add.s32 %r242, %r242, -1;
setp.gt.s32	%p4, %r242, 0;
mov.u32 %r243, %r245;
mov.u32 %r244, %r243;
@%p4 bra BB8_4;

BB8_5:
mov.u32 %r13, %r244;
ld.param.u64 %rd51, [%rd1];
cvta.to.global.u64 %rd52, %rd51;
ld.param.u32 %r68, [%rd1+108];
mul.lo.s32 %r69, %r3, %r68;
ld.local.u32 %r70, [%rd3+108];
mad.lo.s32 %r15, %r70, %r13, %r246;
mov.u32 %r71, %nctaid.y;
setp.eq.s32	%p5, %r71, 1;
mov.u32 %r16, %ntid.y;
cvt.u64.u32	%rd53, %r69;
add.s64 %rd9, %rd52, %rd53;
@%p5 bra BB8_41;
bra.uni BB8_6;

BB8_41:
mad.lo.s32 %r205, %r57, %r58, %r59;
setp.lt.u32	%p47, %r205, %r54;
ld.local.u64 %rd32, [%rd3];
min.u32 %r41, %r53, %r16;
mov.u32 %r206, %tid.y;
setp.lt.u32	%p48, %r206, %r53;
and.pred %p49, %p47, %p48;
mov.u64 %rd205, %rd42;
@!%p49 bra BB8_50;
bra.uni BB8_42;

BB8_42:
mov.u32 %r251, %r206;
mov.u64 %rd206, %rd42;

BB8_43:
mov.u32 %r43, %r251;
mad.lo.s32 %r44, %r16, 3, %r43;
setp.lt.u32	%p50, %r44, %r53;
add.s32 %r45, %r43, %r16;
shl.b32 %r208, %r16, 1;
add.s32 %r46, %r43, %r208;
mad.lo.s32 %r209, %r45, %r52, %r15;
cvt.u64.u32	%rd150, %r209;
add.s64 %rd34, %rd32, %rd150;
mad.lo.s32 %r210, %r46, %r52, %r15;
cvt.u64.u32	%rd151, %r210;
add.s64 %rd35, %rd32, %rd151;
@%p50 bra BB8_48;
bra.uni BB8_44;

BB8_48:
mad.lo.s32 %r213, %r43, %r52, %r15;
cvt.u64.u32	%rd163, %r213;
add.s64 %rd164, %rd32, %rd163;
ld.s8 %rd165, [%rd164];
ld.s8 %rd166, [%rd34];
ld.s8 %rd167, [%rd35];
mad.lo.s32 %r214, %r44, %r52, %r15;
cvt.u64.u32	%rd168, %r214;
add.s64 %rd169, %rd32, %rd168;
ld.s8 %rd170, [%rd169];
add.s64 %rd171, %rd165, %rd206;
add.s64 %rd172, %rd171, %rd166;
add.s64 %rd173, %rd172, %rd167;
add.s64 %rd207, %rd173, %rd170;
bra.uni BB8_49;

BB8_44:
setp.lt.u32	%p51, %r46, %r53;
@%p51 bra BB8_47;
bra.uni BB8_45;

BB8_47:
mad.lo.s32 %r212, %r43, %r52, %r15;
cvt.u64.u32	%rd156, %r212;
add.s64 %rd157, %rd32, %rd156;
ld.s8 %rd158, [%rd157];
ld.s8 %rd159, [%rd34];
ld.s8 %rd160, [%rd35];
add.s64 %rd161, %rd158, %rd206;
add.s64 %rd162, %rd161, %rd159;
add.s64 %rd207, %rd162, %rd160;
bra.uni BB8_49;

BB8_45:
mad.lo.s32 %r211, %r43, %r52, %r15;
cvt.u64.u32	%rd152, %r211;
add.s64 %rd153, %rd32, %rd152;
ld.s8 %rd154, [%rd153];
add.s64 %rd207, %rd154, %rd206;
setp.ge.u32	%p52, %r45, %r53;
@%p52 bra BB8_49;

ld.s8 %rd155, [%rd34];
add.s64 %rd207, %rd207, %rd155;

BB8_49:
mov.u64 %rd206, %rd207;
shl.b32 %r216, %r16, 2;
add.s32 %r47, %r43, %r216;
setp.lt.u32	%p53, %r47, %r53;
mov.u32 %r251, %r47;
mov.u64 %rd205, %rd206;
@%p53 bra BB8_43;

BB8_50:
mad.lo.s32 %r219, %r206, %r57, %r59;
mul.wide.u32 %rd174, %r219, 8;
mov.u64 %rd175, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd176, %rd175, %rd174;
st.shared.u64 [%rd176], %rd205;
clz.b32 %r220, %r41;
mov.u32 %r221, 31;
sub.s32 %r222, %r221, %r220;
mov.u32 %r223, 1;
shl.b32 %r224, %r223, %r222;
setp.eq.s32	%p54, %r41, %r224;
selp.u32	%r225, 1, 0, %p54;
shr.s32 %r252, %r224, %r225;
setp.lt.s32	%p55, %r252, 1;
@%p55 bra BB8_54;

BB8_51:
bar.sync 0;
add.s32 %r226, %r252, %r206;
setp.lt.u32	%p56, %r226, %r41;
setp.lt.u32	%p57, %r206, %r252;
and.pred %p58, %p57, %p56;
@!%p58 bra BB8_53;
bra.uni BB8_52;

BB8_52:
cvt.u64.u32	%rd177, %r219;
mul.lo.s32 %r231, %r252, %r57;
cvt.u64.u32	%rd181, %r231;
add.s64 %rd182, %rd181, %rd177;
shl.b64 %rd183, %rd182, 3;
add.s64 %rd184, %rd175, %rd183;
ld.shared.u64 %rd185, [%rd184];
ld.shared.u64 %rd186, [%rd176];
add.s64 %rd187, %rd185, %rd186;
st.shared.u64 [%rd176], %rd187;

BB8_53:
shr.s32 %r252, %r252, 1;
setp.gt.s32	%p59, %r252, 0;
@%p59 bra BB8_51;

BB8_54:
setp.eq.s32	%p61, %r206, 0;
and.pred %p62, %p61, %p47;
@!%p62 bra BB8_56;
bra.uni BB8_55;

BB8_55:
ld.shared.u64 %rd191, [%rd176];
st.global.u8 [%rd9], %rd191;
bra.uni BB8_56;

BB8_6:
mad.lo.s32 %r75, %r57, %r58, %r59;
setp.lt.u32	%p6, %r75, %r54;
mov.u32 %r76, %ctaid.y;
shl.b32 %r77, %r76, 8;
sub.s32 %r78, %r53, %r77;
mov.u32 %r79, 256;
min.u32 %r17, %r78, %r79;
ld.local.u64 %rd10, [%rd3];
mad.lo.s32 %r18, %r77, %r52, %r15;
min.u32 %r19, %r17, %r16;
mov.u32 %r80, %tid.y;
setp.lt.u32	%p7, %r80, %r17;
and.pred %p8, %p6, %p7;
mov.u64 %rd212, %rd42;
@!%p8 bra BB8_15;
bra.uni BB8_7;

BB8_7:
mov.u32 %r247, %tid.y;
mov.u64 %rd213, %rd42;

BB8_8:
mad.lo.s32 %r22, %r16, 3, %r247;
setp.lt.u32	%p9, %r22, %r17;
add.s32 %r23, %r247, %r16;
shl.b32 %r82, %r16, 1;
add.s32 %r24, %r247, %r82;
mad.lo.s32 %r83, %r23, %r52, %r18;
cvt.u64.u32	%rd54, %r83;
add.s64 %rd12, %rd10, %rd54;
mad.lo.s32 %r84, %r24, %r52, %r18;
cvt.u64.u32	%rd55, %r84;
add.s64 %rd13, %rd10, %rd55;
@%p9 bra BB8_13;
bra.uni BB8_9;

BB8_13:
mad.lo.s32 %r87, %r247, %r52, %r18;
cvt.u64.u32	%rd67, %r87;
add.s64 %rd68, %rd10, %rd67;
ld.s8 %rd69, [%rd68];
ld.s8 %rd70, [%rd12];
ld.s8 %rd71, [%rd13];
mad.lo.s32 %r88, %r22, %r52, %r18;
cvt.u64.u32	%rd72, %r88;
add.s64 %rd73, %rd10, %rd72;
ld.s8 %rd74, [%rd73];
add.s64 %rd75, %rd69, %rd213;
add.s64 %rd76, %rd75, %rd70;
add.s64 %rd77, %rd76, %rd71;
add.s64 %rd214, %rd77, %rd74;
bra.uni BB8_14;

BB8_9:
setp.lt.u32	%p10, %r24, %r17;
@%p10 bra BB8_12;
bra.uni BB8_10;

BB8_12:
mad.lo.s32 %r86, %r247, %r52, %r18;
cvt.u64.u32	%rd60, %r86;
add.s64 %rd61, %rd10, %rd60;
ld.s8 %rd62, [%rd61];
ld.s8 %rd63, [%rd12];
ld.s8 %rd64, [%rd13];
add.s64 %rd65, %rd62, %rd213;
add.s64 %rd66, %rd65, %rd63;
add.s64 %rd214, %rd66, %rd64;
bra.uni BB8_14;

BB8_10:
mad.lo.s32 %r85, %r247, %r52, %r18;
cvt.u64.u32	%rd56, %r85;
add.s64 %rd57, %rd10, %rd56;
ld.s8 %rd58, [%rd57];
add.s64 %rd214, %rd58, %rd213;
setp.ge.u32	%p11, %r23, %r17;
@%p11 bra BB8_14;

ld.s8 %rd59, [%rd12];
add.s64 %rd214, %rd214, %rd59;

BB8_14:
mov.u64 %rd213, %rd214;
shl.b32 %r90, %r16, 2;
add.s32 %r247, %r247, %r90;
setp.lt.u32	%p12, %r247, %r17;
mov.u64 %rd198, %rd213;
mov.u64 %rd212, %rd198;
@%p12 bra BB8_8;

BB8_15:
mov.u64 %rd19, %rd212;
mad.lo.s32 %r93, %r80, %r57, %r59;
mul.wide.u32 %rd78, %r93, 8;
mov.u64 %rd79, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd80, %rd79, %rd78;
st.shared.u64 [%rd80], %rd19;
clz.b32 %r94, %r19;
mov.u32 %r95, 31;
sub.s32 %r96, %r95, %r94;
mov.u32 %r97, 1;
shl.b32 %r98, %r97, %r96;
setp.eq.s32	%p13, %r19, %r98;
selp.u32	%r99, 1, 0, %p13;
shr.s32 %r248, %r98, %r99;
setp.lt.s32	%p14, %r248, 1;
@%p14 bra BB8_19;

BB8_16:
bar.sync 0;
add.s32 %r100, %r248, %r80;
setp.lt.u32	%p15, %r100, %r19;
setp.lt.u32	%p16, %r80, %r248;
and.pred %p17, %p16, %p15;
@!%p17 bra BB8_18;
bra.uni BB8_17;

BB8_17:
cvt.u64.u32	%rd81, %r93;
mul.lo.s32 %r105, %r248, %r57;
cvt.u64.u32	%rd85, %r105;
add.s64 %rd86, %rd85, %rd81;
shl.b64 %rd87, %rd86, 3;
add.s64 %rd88, %rd79, %rd87;
ld.shared.u64 %rd89, [%rd88];
ld.shared.u64 %rd90, [%rd80];
add.s64 %rd91, %rd89, %rd90;
st.shared.u64 [%rd80], %rd91;

BB8_18:
shr.s32 %r248, %r248, 1;
setp.gt.s32	%p18, %r248, 0;
@%p18 bra BB8_16;

BB8_19:
setp.eq.s32	%p20, %r80, 0;
and.pred %p21, %p20, %p6;
@!%p21 bra BB8_21;
bra.uni BB8_20;

BB8_20:
mov.u32 %r111, %tid.y;
mad.lo.s32 %r114, %r111, %r57, %r59;
mul.wide.u32 %rd92, %r114, 8;
add.s64 %rd94, %rd79, %rd92;
ld.shared.u64 %rd95, [%rd94];
add.u64 %rd96, %SP, 8;
cvta.to.local.u64 %rd97, %rd96;
st.local.u64 [%rd97], %rd95;
ld.local.u64 %rd98, [%rd97];
add.u64 %rd99, %SP, 0;
cvta.to.local.u64 %rd100, %rd99;
st.local.u64 [%rd100], %rd98;
ld.local.u64 %rd101, [%rd100];
mad.lo.s32 %r118, %r76, %r54, %r75;
cvta.to.global.u64 %rd102, %rd43;
mul.wide.u32 %rd103, %r118, 8;
add.s64 %rd104, %rd102, %rd103;
st.volatile.global.u64 [%rd104], %rd101;

BB8_21:
membar.gl;
bar.sync 0;
or.b32 %r121, %r80, %r59;
setp.ne.s32	%p22, %r121, 0;
@%p22 bra BB8_23;

cvta.to.global.u64 %rd105, %rd44;
mul.wide.u32 %rd106, %r58, 4;
add.s64 %rd107, %rd105, %rd106;
atom.global.add.u32 %r123, [%rd107], 1;
add.s32 %r125, %r71, -1;
setp.eq.s32	%p23, %r123, %r125;
selp.u32	%r126, 1, 0, %p23;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r126;

BB8_23:
bar.sync 0;
ld.shared.u32 %r127, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p24, %r127, 0;
@%p24 bra BB8_56;

setp.ge.u32	%p25, %r80, %r71;
mov.u64 %rd211, %rd42;
@%p25 bra BB8_26;

mov.u32 %r130, %tid.y;
mad.lo.s32 %r135, %r130, %r54, %r75;
cvta.to.global.u64 %rd108, %rd43;
mul.wide.u32 %rd109, %r135, 8;
add.s64 %rd110, %rd108, %rd109;
ld.volatile.global.u64 %rd211, [%rd110];

BB8_26:
mov.u64 %rd208, %rd211;
setp.lt.u32	%p27, %r71, %r16;
sub.s32 %r142, %r71, %r16;
selp.b32	%r143, 0, %r142, %p27;
min.u32 %r30, %r71, %r16;
setp.lt.u32	%p28, %r80, %r143;
and.pred %p29, %p6, %p28;
@!%p29 bra BB8_35;
bra.uni BB8_27;

BB8_27:
mov.u32 %r249, %r80;
mov.u64 %rd209, %rd208;

BB8_28:
mov.u32 %r32, %r249;
mad.lo.s32 %r33, %r16, 3, %r32;
setp.lt.u32	%p31, %r33, %r143;
add.s32 %r34, %r32, %r16;
shl.b32 %r149, %r16, 1;
add.s32 %r35, %r32, %r149;
mad.lo.s32 %r154, %r16, %r54, %r75;
mad.lo.s32 %r155, %r32, %r54, %r154;
cvta.to.global.u64 %rd111, %rd43;
mul.wide.u32 %rd112, %r155, 8;
add.s64 %rd23, %rd111, %rd112;
mad.lo.s32 %r156, %r34, %r54, %r154;
mul.wide.u32 %rd113, %r156, 8;
add.s64 %rd24, %rd111, %rd113;
mad.lo.s32 %r157, %r35, %r54, %r154;
mul.wide.u32 %rd114, %r157, 8;
add.s64 %rd25, %rd111, %rd114;
@%p31 bra BB8_33;
bra.uni BB8_29;

BB8_33:
ld.volatile.global.u64 %rd122, [%rd23];
mad.lo.s32 %r172, %r33, %r54, %r154;
mul.wide.u32 %rd124, %r172, 8;
add.s64 %rd125, %rd111, %rd124;
add.s64 %rd126, %rd122, %rd209;
ld.volatile.global.u64 %rd127, [%rd24];
add.s64 %rd128, %rd126, %rd127;
ld.volatile.global.u64 %rd129, [%rd25];
add.s64 %rd130, %rd128, %rd129;
ld.volatile.global.u64 %rd131, [%rd125];
add.s64 %rd210, %rd130, %rd131;
bra.uni BB8_34;

BB8_29:
setp.lt.u32	%p33, %r35, %r143;
@%p33 bra BB8_32;
bra.uni BB8_30;

BB8_32:
ld.volatile.global.u64 %rd117, [%rd23];
add.s64 %rd118, %rd117, %rd209;
ld.volatile.global.u64 %rd119, [%rd24];
add.s64 %rd120, %rd118, %rd119;
ld.volatile.global.u64 %rd121, [%rd25];
add.s64 %rd210, %rd120, %rd121;
bra.uni BB8_34;

BB8_30:
ld.volatile.global.u64 %rd115, [%rd23];
add.s64 %rd210, %rd115, %rd209;
setp.ge.u32	%p35, %r34, %r143;
@%p35 bra BB8_34;

ld.volatile.global.u64 %rd116, [%rd24];
add.s64 %rd210, %rd210, %rd116;

BB8_34:
mov.u64 %rd209, %rd210;
shl.b32 %r174, %r16, 2;
add.s32 %r36, %r32, %r174;
setp.lt.u32	%p37, %r36, %r143;
mov.u32 %r249, %r36;
mov.u64 %rd208, %rd209;
@%p37 bra BB8_28;

BB8_35:
st.shared.u64 [%rd80], %rd208;
clz.b32 %r181, %r30;
sub.s32 %r183, %r95, %r181;
shl.b32 %r185, %r97, %r183;
setp.eq.s32	%p38, %r30, %r185;
selp.u32	%r186, 1, 0, %p38;
shr.s32 %r250, %r185, %r186;
setp.lt.s32	%p39, %r250, 1;
@%p39 bra BB8_39;

BB8_36:
bar.sync 0;
add.s32 %r187, %r250, %r80;
setp.lt.u32	%p40, %r187, %r30;
setp.lt.u32	%p41, %r80, %r250;
and.pred %p42, %p41, %p40;
@!%p42 bra BB8_38;
bra.uni BB8_37;

BB8_37:
cvt.u64.u32	%rd135, %r93;
mul.lo.s32 %r192, %r250, %r57;
cvt.u64.u32	%rd139, %r192;
add.s64 %rd140, %rd139, %rd135;
shl.b64 %rd141, %rd140, 3;
add.s64 %rd142, %rd79, %rd141;
ld.shared.u64 %rd143, [%rd142];
ld.shared.u64 %rd144, [%rd80];
add.s64 %rd145, %rd143, %rd144;
st.shared.u64 [%rd80], %rd145;

BB8_38:
shr.s32 %r250, %r250, 1;
setp.gt.s32	%p43, %r250, 0;
@%p43 bra BB8_36;

BB8_39:
@!%p21 bra BB8_56;
bra.uni BB8_40;

BB8_40:
ld.shared.u64 %rd149, [%rd80];
st.global.u8 [%rd9], %rd149;

BB8_56:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<16>;
.reg .b32 %r<36>;
.reg .b64 %rd<118>;


ld.param.u32 %r17, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r18, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd19, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r19, %nctaid.y;
mov.u32 %r20, %ctaid.z;
mov.u32 %r21, %ctaid.y;
mad.lo.s32 %r22, %r19, %r20, %r21;
mov.u32 %r23, %nctaid.x;
mov.u32 %r24, %ctaid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r18;
@%p1 bra BB9_21;

ld.param.u32 %r25, [%rd1+12];
ld.param.u64 %rd20, [%rd2];
cvta.to.global.u64 %rd3, %rd20;
ld.param.u32 %r26, [%rd2+108];
rem.u32 %r2, %r1, %r25;
div.u32 %r3, %r1, %r25;
mul.lo.s32 %r4, %r1, %r26;
mov.u32 %r5, %tid.x;
mov.u32 %r6, %ntid.x;
setp.ge.u32	%p2, %r5, %r17;
mov.u64 %rd116, %rd19;
@%p2 bra BB9_4;

mov.u32 %r33, %r5;
mov.u64 %rd117, %rd19;

BB9_3:
mov.u32 %r7, %r33;
add.s32 %r27, %r7, %r4;
cvt.u64.u32	%rd21, %r27;
add.s64 %rd22, %rd3, %rd21;
ld.global.s8 %rd23, [%rd22];
add.s64 %rd117, %rd23, %rd117;
add.s32 %r8, %r6, %r7;
setp.lt.u32	%p3, %r8, %r17;
mov.u32 %r33, %r8;
mov.u64 %rd101, %rd117;
mov.u64 %rd116, %rd101;
@%p3 bra BB9_3;

BB9_4:
mov.u64 %rd102, %rd116;
mov.u64 %rd6, %rd102;
ld.param.u32 %r28, [%rd1+112];
mul.lo.s32 %r29, %r28, %r2;
ld.param.u32 %r30, [%rd1+108];
mad.lo.s32 %r9, %r30, %r3, %r29;
setp.eq.s32	%p4, %r6, 0;
mov.u64 %rd111, %rd19;
@%p4 bra BB9_19;

mul.wide.u32 %rd24, %r5, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd7, %rd25, %rd24;
setp.ge.u32	%p5, %r5, %r6;
@%p5 bra BB9_7;

st.shared.u64 [%rd7], %rd6;

BB9_7:
bar.sync 0;
mov.u32 %r10, WARP_SZ;
min.u32 %r11, %r6, %r10;
setp.ge.u32	%p6, %r10, %r6;
mov.u64 %rd113, %rd6;
@%p6 bra BB9_13;

div.u32 %r31, %r5, %r10;
setp.ne.s32	%p7, %r31, 0;
mov.u64 %rd103, %rd6;
mov.u64 %rd113, %rd103;
@%p7 bra BB9_13;

setp.lt.u32	%p8, %r5, %r6;
selp.b64	%rd114, %rd6, %rd19, %p8;
add.s32 %r34, %r10, %r5;
setp.ge.u32	%p9, %r34, %r6;
@%p9 bra BB9_12;

mov.u64 %rd115, %rd114;

BB9_11:
mul.wide.u32 %rd26, %r34, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
add.s64 %rd115, %rd29, %rd115;
add.s32 %r34, %r34, %r10;
setp.lt.u32	%p10, %r34, %r6;
mov.u64 %rd114, %rd115;
@%p10 bra BB9_11;

BB9_12:
mov.u64 %rd113, %rd114;
st.shared.u64 [%rd7], %rd113;

BB9_13:
mov.u64 %rd12, %rd113;
bar.sync 0;
setp.ne.s32	%p11, %r5, 0;
mov.u64 %rd111, %rd12;
@%p11 bra BB9_19;

setp.eq.s32	%p12, %r11, 32;
@%p12 bra BB9_18;
bra.uni BB9_15;

BB9_18:
ld.shared.u64 %rd33, [smemChar+8];
add.s64 %rd34, %rd33, %rd12;
ld.shared.u64 %rd35, [smemChar+16];
add.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
add.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
add.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
add.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
add.s64 %rd111, %rd93, %rd92;
bra.uni BB9_19;

BB9_15:
add.s64 %rd98, %rd25, 8;
mov.u32 %r35, 1;
setp.lt.u32	%p13, %r11, 2;
mov.u64 %rd109, %rd12;
mov.u64 %rd111, %rd109;
@%p13 bra BB9_19;

mov.u64 %rd112, %rd12;

BB9_17:
ld.shared.u64 %rd32, [%rd98];
add.s64 %rd112, %rd32, %rd112;
add.s64 %rd98, %rd98, 8;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p14, %r35, %r11;
mov.u64 %rd111, %rd112;
@%p14 bra BB9_17;

BB9_19:
setp.ne.s32	%p15, %r5, 0;
@%p15 bra BB9_21;

ld.param.u64 %rd94, [%rd1];
cvt.u64.u32	%rd95, %r9;
cvta.to.global.u64 %rd96, %rd94;
add.s64 %rd97, %rd96, %rd95;
st.global.u8 [%rd97], %rd111;

BB9_21:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<4>;
.reg .b32 %r<30>;
.reg .b64 %rd<17>;


ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r10, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r11, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd16, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r12, %nctaid.y;
mov.u32 %r13, %ctaid.z;
mov.u32 %r14, %ctaid.y;
mad.lo.s32 %r15, %r12, %r13, %r14;
mov.u32 %r16, %nctaid.x;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r18, %r15, %r16, %r17;
shl.b32 %r19, %r18, 9;
mov.u32 %r20, %tid.x;
add.s32 %r1, %r19, %r20;
setp.ge.u32	%p1, %r1, %r11;
@%p1 bra BB10_4;

ld.param.u32 %r22, [%rd1+12];
ld.param.u64 %rd8, [%rd2];
cvta.to.global.u64 %rd3, %rd8;
ld.param.u32 %r23, [%rd2+108];
rem.u32 %r2, %r1, %r22;
div.u32 %r3, %r1, %r22;
mul.lo.s32 %r29, %r1, %r23;
setp.eq.s32	%p2, %r10, 0;
mov.u32 %r28, 0;
@%p2 bra BB10_3;

BB10_2:
cvt.u64.u32	%rd9, %r29;
add.s64 %rd10, %rd3, %rd9;
ld.global.s8 %rd11, [%rd10];
add.s64 %rd16, %rd11, %rd16;
add.s32 %r29, %r29, %r9;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p3, %r28, %r10;
@%p3 bra BB10_2;

BB10_3:
ld.param.u64 %rd12, [%rd1];
ld.param.u32 %r24, [%rd1+112];
mul.lo.s32 %r25, %r24, %r2;
ld.param.u32 %r26, [%rd1+108];
mad.lo.s32 %r27, %r26, %r3, %r25;
cvt.u64.u32	%rd13, %r27;
cvta.to.global.u64 %rd14, %rd12;
add.s64 %rd15, %rd14, %rd13;
st.global.u8 [%rd15], %rd16;

BB10_4:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot11[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b32 %r<219>;
.reg .b64 %rd<195>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd194, __local_depot11;
cvta.local.u64 %SP, %rd194;
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd35, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd36, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd37, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd38, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd39, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
ld.param.u64 %rd40, [%rd38];
cvta.to.global.u64 %rd41, %rd40;
ld.param.u64 %rd42, [%rd39];
cvta.to.global.u64 %rd1, %rd42;
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r1, %r44, %r45, %r46;
mov.u32 %r2, %tid.y;
ld.param.u32 %r47, [%rd38+12];
rem.u32 %r48, %r1, %r47;
ld.param.u32 %r49, [%rd38+112];
mul.lo.s32 %r50, %r49, %r48;
div.u32 %r51, %r1, %r47;
ld.param.u32 %r52, [%rd38+108];
mad.lo.s32 %r53, %r52, %r51, %r50;
ld.param.u32 %r54, [%rd39+108];
mul.lo.s32 %r3, %r1, %r54;
mov.u32 %r55, %nctaid.y;
setp.eq.s32	%p1, %r55, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd43, %r53;
add.s64 %rd2, %rd41, %rd43;
@%p1 bra BB11_36;
bra.uni BB11_1;

BB11_36:
setp.lt.u32	%p43, %r1, %r43;
min.u32 %r29, %r42, %r4;
setp.lt.u32	%p44, %r2, %r42;
and.pred %p45, %p43, %p44;
mov.u64 %rd184, %rd35;
@!%p45 bra BB11_45;
bra.uni BB11_37;

BB11_37:
mul.lo.s32 %r30, %r4, 3;
shl.b32 %r31, %r4, 1;
shl.b32 %r32, %r4, 2;
mov.u32 %r217, %r2;
mov.u64 %rd185, %rd35;

BB11_38:
mov.u32 %r33, %r217;
add.s32 %r34, %r33, %r30;
setp.lt.u32	%p46, %r34, %r42;
mad.lo.s32 %r185, %r33, %r41, %r3;
cvt.u64.u32	%rd135, %r185;
add.s64 %rd26, %rd1, %rd135;
add.s32 %r35, %r33, %r4;
mad.lo.s32 %r186, %r35, %r41, %r3;
cvt.u64.u32	%rd136, %r186;
add.s64 %rd27, %rd1, %rd136;
add.s32 %r36, %r33, %r31;
mad.lo.s32 %r187, %r36, %r41, %r3;
cvt.u64.u32	%rd137, %r187;
add.s64 %rd28, %rd1, %rd137;
@%p46 bra BB11_43;
bra.uni BB11_39;

BB11_43:
ld.global.s8 %rd145, [%rd26];
ld.global.s8 %rd146, [%rd27];
ld.global.s8 %rd147, [%rd28];
mad.lo.s32 %r188, %r34, %r41, %r3;
cvt.u64.u32	%rd148, %r188;
add.s64 %rd149, %rd1, %rd148;
ld.global.s8 %rd150, [%rd149];
add.s64 %rd151, %rd145, %rd185;
add.s64 %rd152, %rd151, %rd146;
add.s64 %rd153, %rd152, %rd147;
add.s64 %rd186, %rd153, %rd150;
bra.uni BB11_44;

BB11_39:
setp.lt.u32	%p47, %r36, %r42;
@%p47 bra BB11_42;
bra.uni BB11_40;

BB11_42:
ld.global.s8 %rd140, [%rd26];
ld.global.s8 %rd141, [%rd27];
ld.global.s8 %rd142, [%rd28];
add.s64 %rd143, %rd140, %rd185;
add.s64 %rd144, %rd143, %rd141;
add.s64 %rd186, %rd144, %rd142;
bra.uni BB11_44;

BB11_40:
ld.global.s8 %rd138, [%rd26];
add.s64 %rd186, %rd138, %rd185;
setp.ge.u32	%p48, %r35, %r42;
@%p48 bra BB11_44;

ld.global.s8 %rd139, [%rd27];
add.s64 %rd186, %rd186, %rd139;

BB11_44:
mov.u64 %rd185, %rd186;
add.s32 %r37, %r33, %r32;
setp.lt.u32	%p49, %r37, %r42;
mov.u32 %r217, %r37;
mov.u64 %rd184, %rd185;
@%p49 bra BB11_38;

BB11_45:
mov.u32 %r190, %tid.y;
mad.lo.s32 %r192, %r190, %r44, %r46;
mul.wide.u32 %rd154, %r192, 8;
mov.u64 %rd155, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd156, %rd155, %rd154;
st.shared.u64 [%rd156], %rd184;
clz.b32 %r193, %r29;
mov.u32 %r194, 31;
sub.s32 %r195, %r194, %r193;
mov.u32 %r196, 1;
shl.b32 %r197, %r196, %r195;
setp.eq.s32	%p50, %r29, %r197;
selp.u32	%r198, 1, 0, %p50;
shr.s32 %r218, %r197, %r198;
setp.lt.s32	%p51, %r218, 1;
@%p51 bra BB11_49;

BB11_46:
bar.sync 0;
add.s32 %r199, %r218, %r2;
setp.lt.u32	%p52, %r199, %r29;
setp.lt.u32	%p53, %r2, %r218;
and.pred %p54, %p53, %p52;
@!%p54 bra BB11_48;
bra.uni BB11_47;

BB11_47:
cvt.u64.u32	%rd157, %r192;
mul.lo.s32 %r204, %r218, %r44;
cvt.u64.u32	%rd161, %r204;
add.s64 %rd162, %rd161, %rd157;
shl.b64 %rd163, %rd162, 3;
add.s64 %rd164, %rd155, %rd163;
ld.shared.u64 %rd165, [%rd164];
ld.shared.u64 %rd166, [%rd156];
add.s64 %rd167, %rd165, %rd166;
st.shared.u64 [%rd156], %rd167;

BB11_48:
shr.s32 %r218, %r218, 1;
setp.gt.s32	%p55, %r218, 0;
@%p55 bra BB11_46;

BB11_49:
setp.eq.s32	%p57, %r2, 0;
and.pred %p58, %p57, %p43;
@!%p58 bra BB11_51;
bra.uni BB11_50;

BB11_50:
ld.shared.u64 %rd171, [%rd156];
st.global.u8 [%rd2], %rd171;
bra.uni BB11_51;

BB11_1:
setp.lt.u32	%p2, %r1, %r43;
mov.u32 %r60, %ctaid.y;
shl.b32 %r61, %r60, 8;
sub.s32 %r62, %r42, %r61;
mov.u32 %r63, 256;
min.u32 %r5, %r62, %r63;
mad.lo.s32 %r6, %r61, %r41, %r3;
min.u32 %r7, %r5, %r4;
mov.u32 %r65, %tid.y;
setp.lt.u32	%p3, %r65, %r5;
and.pred %p4, %p2, %p3;
mov.u64 %rd191, %rd35;
@!%p4 bra BB11_10;
bra.uni BB11_2;

BB11_2:
mov.u32 %r213, %tid.y;
mov.u64 %rd192, %rd35;

BB11_3:
mad.lo.s32 %r10, %r4, 3, %r213;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r213, %r4;
shl.b32 %r67, %r4, 1;
add.s32 %r12, %r213, %r67;
mad.lo.s32 %r68, %r213, %r41, %r6;
cvt.u64.u32	%rd44, %r68;
add.s64 %rd4, %rd1, %rd44;
mad.lo.s32 %r69, %r11, %r41, %r6;
cvt.u64.u32	%rd45, %r69;
add.s64 %rd5, %rd1, %rd45;
mad.lo.s32 %r70, %r12, %r41, %r6;
cvt.u64.u32	%rd46, %r70;
add.s64 %rd6, %rd1, %rd46;
@%p5 bra BB11_8;
bra.uni BB11_4;

BB11_8:
ld.global.s8 %rd54, [%rd4];
ld.global.s8 %rd55, [%rd5];
ld.global.s8 %rd56, [%rd6];
mad.lo.s32 %r71, %r10, %r41, %r6;
cvt.u64.u32	%rd57, %r71;
add.s64 %rd58, %rd1, %rd57;
ld.global.s8 %rd59, [%rd58];
add.s64 %rd60, %rd54, %rd192;
add.s64 %rd61, %rd60, %rd55;
add.s64 %rd62, %rd61, %rd56;
add.s64 %rd193, %rd62, %rd59;
bra.uni BB11_9;

BB11_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB11_7;
bra.uni BB11_5;

BB11_7:
ld.global.s8 %rd49, [%rd4];
ld.global.s8 %rd50, [%rd5];
ld.global.s8 %rd51, [%rd6];
add.s64 %rd52, %rd49, %rd192;
add.s64 %rd53, %rd52, %rd50;
add.s64 %rd193, %rd53, %rd51;
bra.uni BB11_9;

BB11_5:
ld.global.s8 %rd47, [%rd4];
add.s64 %rd193, %rd47, %rd192;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB11_9;

ld.global.s8 %rd48, [%rd5];
add.s64 %rd193, %rd193, %rd48;

BB11_9:
mov.u64 %rd192, %rd193;
shl.b32 %r73, %r4, 2;
add.s32 %r213, %r213, %r73;
setp.lt.u32	%p8, %r213, %r5;
mov.u64 %rd177, %rd192;
mov.u64 %rd191, %rd177;
@%p8 bra BB11_3;

BB11_10:
mov.u64 %rd12, %rd191;
mad.lo.s32 %r76, %r65, %r44, %r46;
mul.wide.u32 %rd63, %r76, 8;
mov.u64 %rd64, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd65, %rd64, %rd63;
st.shared.u64 [%rd65], %rd12;
clz.b32 %r77, %r7;
mov.u32 %r78, 31;
sub.s32 %r79, %r78, %r77;
mov.u32 %r80, 1;
shl.b32 %r81, %r80, %r79;
setp.eq.s32	%p9, %r7, %r81;
selp.u32	%r82, 1, 0, %p9;
shr.s32 %r214, %r81, %r82;
setp.lt.s32	%p10, %r214, 1;
@%p10 bra BB11_14;

BB11_11:
bar.sync 0;
add.s32 %r83, %r214, %r65;
setp.lt.u32	%p11, %r83, %r7;
setp.lt.u32	%p12, %r65, %r214;
and.pred %p13, %p12, %p11;
@!%p13 bra BB11_13;
bra.uni BB11_12;

BB11_12:
cvt.u64.u32	%rd66, %r76;
mul.lo.s32 %r88, %r214, %r44;
cvt.u64.u32	%rd70, %r88;
add.s64 %rd71, %rd70, %rd66;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd73, %rd64, %rd72;
ld.shared.u64 %rd74, [%rd73];
ld.shared.u64 %rd75, [%rd65];
add.s64 %rd76, %rd74, %rd75;
st.shared.u64 [%rd65], %rd76;

BB11_13:
shr.s32 %r214, %r214, 1;
setp.gt.s32	%p14, %r214, 0;
@%p14 bra BB11_11;

BB11_14:
setp.eq.s32	%p16, %r65, 0;
and.pred %p17, %p16, %p2;
@!%p17 bra BB11_16;
bra.uni BB11_15;

BB11_15:
mov.u32 %r94, %tid.y;
mad.lo.s32 %r97, %r94, %r44, %r46;
mul.wide.u32 %rd77, %r97, 8;
add.s64 %rd79, %rd64, %rd77;
ld.shared.u64 %rd80, [%rd79];
add.u64 %rd81, %SP, 8;
cvta.to.local.u64 %rd82, %rd81;
st.local.u64 [%rd82], %rd80;
ld.local.u64 %rd83, [%rd82];
add.u64 %rd84, %SP, 0;
cvta.to.local.u64 %rd85, %rd84;
st.local.u64 [%rd85], %rd83;
ld.local.u64 %rd86, [%rd85];
mad.lo.s32 %r101, %r60, %r43, %r1;
cvta.to.global.u64 %rd87, %rd36;
mul.wide.u32 %rd88, %r101, 8;
add.s64 %rd89, %rd87, %rd88;
st.volatile.global.u64 [%rd89], %rd86;

BB11_16:
membar.gl;
bar.sync 0;
or.b32 %r104, %r65, %r46;
setp.ne.s32	%p18, %r104, 0;
@%p18 bra BB11_18;

cvta.to.global.u64 %rd90, %rd37;
mul.wide.u32 %rd91, %r45, 4;
add.s64 %rd92, %rd90, %rd91;
atom.global.add.u32 %r106, [%rd92], 1;
add.s32 %r108, %r55, -1;
setp.eq.s32	%p19, %r106, %r108;
selp.u32	%r109, 1, 0, %p19;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r109;

BB11_18:
bar.sync 0;
ld.shared.u32 %r110, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p20, %r110, 0;
@%p20 bra BB11_51;

setp.ge.u32	%p21, %r65, %r55;
mov.u64 %rd190, %rd35;
@%p21 bra BB11_21;

mov.u32 %r113, %tid.y;
mad.lo.s32 %r118, %r113, %r43, %r1;
cvta.to.global.u64 %rd93, %rd36;
mul.wide.u32 %rd94, %r118, 8;
add.s64 %rd95, %rd93, %rd94;
ld.volatile.global.u64 %rd190, [%rd95];

BB11_21:
mov.u64 %rd187, %rd190;
setp.lt.u32	%p23, %r55, %r4;
sub.s32 %r125, %r55, %r4;
selp.b32	%r126, 0, %r125, %p23;
min.u32 %r18, %r55, %r4;
setp.lt.u32	%p24, %r65, %r126;
and.pred %p25, %p2, %p24;
@!%p25 bra BB11_30;
bra.uni BB11_22;

BB11_22:
mov.u32 %r215, %r65;
mov.u64 %rd188, %rd187;

BB11_23:
mov.u32 %r20, %r215;
mad.lo.s32 %r21, %r4, 3, %r20;
setp.lt.u32	%p27, %r21, %r126;
add.s32 %r22, %r20, %r4;
shl.b32 %r132, %r4, 1;
add.s32 %r23, %r20, %r132;
mad.lo.s32 %r137, %r4, %r43, %r1;
mad.lo.s32 %r138, %r20, %r43, %r137;
cvta.to.global.u64 %rd96, %rd36;
mul.wide.u32 %rd97, %r138, 8;
add.s64 %rd16, %rd96, %rd97;
mad.lo.s32 %r139, %r22, %r43, %r137;
mul.wide.u32 %rd98, %r139, 8;
add.s64 %rd17, %rd96, %rd98;
mad.lo.s32 %r140, %r23, %r43, %r137;
mul.wide.u32 %rd99, %r140, 8;
add.s64 %rd18, %rd96, %rd99;
@%p27 bra BB11_28;
bra.uni BB11_24;

BB11_28:
ld.volatile.global.u64 %rd107, [%rd16];
mad.lo.s32 %r155, %r21, %r43, %r137;
mul.wide.u32 %rd109, %r155, 8;
add.s64 %rd110, %rd96, %rd109;
add.s64 %rd111, %rd107, %rd188;
ld.volatile.global.u64 %rd112, [%rd17];
add.s64 %rd113, %rd111, %rd112;
ld.volatile.global.u64 %rd114, [%rd18];
add.s64 %rd115, %rd113, %rd114;
ld.volatile.global.u64 %rd116, [%rd110];
add.s64 %rd189, %rd115, %rd116;
bra.uni BB11_29;

BB11_24:
setp.lt.u32	%p29, %r23, %r126;
@%p29 bra BB11_27;
bra.uni BB11_25;

BB11_27:
ld.volatile.global.u64 %rd102, [%rd16];
add.s64 %rd103, %rd102, %rd188;
ld.volatile.global.u64 %rd104, [%rd17];
add.s64 %rd105, %rd103, %rd104;
ld.volatile.global.u64 %rd106, [%rd18];
add.s64 %rd189, %rd105, %rd106;
bra.uni BB11_29;

BB11_25:
ld.volatile.global.u64 %rd100, [%rd16];
add.s64 %rd189, %rd100, %rd188;
setp.ge.u32	%p31, %r22, %r126;
@%p31 bra BB11_29;

ld.volatile.global.u64 %rd101, [%rd17];
add.s64 %rd189, %rd189, %rd101;

BB11_29:
mov.u64 %rd188, %rd189;
shl.b32 %r157, %r4, 2;
add.s32 %r24, %r20, %r157;
setp.lt.u32	%p33, %r24, %r126;
mov.u32 %r215, %r24;
mov.u64 %rd187, %rd188;
@%p33 bra BB11_23;

BB11_30:
st.shared.u64 [%rd65], %rd187;
clz.b32 %r164, %r18;
sub.s32 %r166, %r78, %r164;
shl.b32 %r168, %r80, %r166;
setp.eq.s32	%p34, %r18, %r168;
selp.u32	%r169, 1, 0, %p34;
shr.s32 %r216, %r168, %r169;
setp.lt.s32	%p35, %r216, 1;
@%p35 bra BB11_34;

BB11_31:
bar.sync 0;
add.s32 %r170, %r216, %r65;
setp.lt.u32	%p36, %r170, %r18;
setp.lt.u32	%p37, %r65, %r216;
and.pred %p38, %p37, %p36;
@!%p38 bra BB11_33;
bra.uni BB11_32;

BB11_32:
cvt.u64.u32	%rd120, %r76;
mul.lo.s32 %r175, %r216, %r44;
cvt.u64.u32	%rd124, %r175;
add.s64 %rd125, %rd124, %rd120;
shl.b64 %rd126, %rd125, 3;
add.s64 %rd127, %rd64, %rd126;
ld.shared.u64 %rd128, [%rd127];
ld.shared.u64 %rd129, [%rd65];
add.s64 %rd130, %rd128, %rd129;
st.shared.u64 [%rd65], %rd130;

BB11_33:
shr.s32 %r216, %r216, 1;
setp.gt.s32	%p39, %r216, 0;
@%p39 bra BB11_31;

BB11_34:
@!%p17 bra BB11_51;
bra.uni BB11_35;

BB11_35:
ld.shared.u64 %rd134, [%rd65];
st.global.u8 [%rd2], %rd134;

BB11_51:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<16>;
.reg .b32 %r<41>;
.reg .b64 %rd<118>;


ld.param.u32 %r17, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r18, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd19, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r19, %nctaid.y;
mov.u32 %r20, %ctaid.z;
mov.u32 %r21, %ctaid.y;
mad.lo.s32 %r22, %r19, %r20, %r21;
mov.u32 %r23, %nctaid.x;
mov.u32 %r24, %ctaid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r18;
@%p1 bra BB12_21;

ld.param.u32 %r25, [%rd1+12];
rem.u32 %r2, %r1, %r25;
div.u32 %r3, %r1, %r25;
mov.u32 %r4, %tid.x;
mov.u32 %r5, %ntid.x;
setp.ge.u32	%p2, %r4, %r17;
mov.u64 %rd116, %rd19;
@%p2 bra BB12_4;

ld.param.u64 %rd20, [%rd2];
ld.param.u32 %r26, [%rd2+12];
ld.param.u32 %r27, [%rd2+112];
rem.u32 %r28, %r1, %r26;
mul.lo.s32 %r29, %r27, %r28;
div.u32 %r30, %r1, %r26;
ld.param.u32 %r31, [%rd2+108];
mad.lo.s32 %r6, %r31, %r30, %r29;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r38, %r4;
mov.u64 %rd117, %rd19;

BB12_3:
mov.u32 %r7, %r38;
add.s32 %r32, %r6, %r7;
cvt.u64.u32	%rd21, %r32;
add.s64 %rd22, %rd3, %rd21;
ld.global.s8 %rd23, [%rd22];
add.s64 %rd117, %rd23, %rd117;
add.s32 %r8, %r5, %r7;
setp.lt.u32	%p3, %r8, %r17;
mov.u32 %r38, %r8;
mov.u64 %rd101, %rd117;
mov.u64 %rd116, %rd101;
@%p3 bra BB12_3;

BB12_4:
mov.u64 %rd102, %rd116;
mov.u64 %rd6, %rd102;
ld.param.u32 %r33, [%rd1+112];
mul.lo.s32 %r34, %r33, %r2;
ld.param.u32 %r35, [%rd1+108];
mad.lo.s32 %r9, %r35, %r3, %r34;
setp.eq.s32	%p4, %r5, 0;
mov.u64 %rd111, %rd19;
@%p4 bra BB12_19;

mul.wide.u32 %rd24, %r4, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd7, %rd25, %rd24;
setp.ge.u32	%p5, %r4, %r5;
@%p5 bra BB12_7;

st.shared.u64 [%rd7], %rd6;

BB12_7:
bar.sync 0;
mov.u32 %r10, WARP_SZ;
min.u32 %r11, %r5, %r10;
setp.ge.u32	%p6, %r10, %r5;
mov.u64 %rd113, %rd6;
@%p6 bra BB12_13;

div.u32 %r36, %r4, %r10;
setp.ne.s32	%p7, %r36, 0;
mov.u64 %rd103, %rd6;
mov.u64 %rd113, %rd103;
@%p7 bra BB12_13;

setp.lt.u32	%p8, %r4, %r5;
selp.b64	%rd114, %rd6, %rd19, %p8;
add.s32 %r39, %r10, %r4;
setp.ge.u32	%p9, %r39, %r5;
@%p9 bra BB12_12;

mov.u64 %rd115, %rd114;

BB12_11:
mul.wide.u32 %rd26, %r39, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
add.s64 %rd115, %rd29, %rd115;
add.s32 %r39, %r39, %r10;
setp.lt.u32	%p10, %r39, %r5;
mov.u64 %rd114, %rd115;
@%p10 bra BB12_11;

BB12_12:
mov.u64 %rd113, %rd114;
st.shared.u64 [%rd7], %rd113;

BB12_13:
mov.u64 %rd12, %rd113;
bar.sync 0;
setp.ne.s32	%p11, %r4, 0;
mov.u64 %rd111, %rd12;
@%p11 bra BB12_19;

setp.eq.s32	%p12, %r11, 32;
@%p12 bra BB12_18;
bra.uni BB12_15;

BB12_18:
ld.shared.u64 %rd33, [smemChar+8];
add.s64 %rd34, %rd33, %rd12;
ld.shared.u64 %rd35, [smemChar+16];
add.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
add.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
add.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
add.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
add.s64 %rd111, %rd93, %rd92;
bra.uni BB12_19;

BB12_15:
add.s64 %rd98, %rd25, 8;
mov.u32 %r40, 1;
setp.lt.u32	%p13, %r11, 2;
mov.u64 %rd109, %rd12;
mov.u64 %rd111, %rd109;
@%p13 bra BB12_19;

mov.u64 %rd112, %rd12;

BB12_17:
ld.shared.u64 %rd32, [%rd98];
add.s64 %rd112, %rd32, %rd112;
add.s64 %rd98, %rd98, 8;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p14, %r40, %r11;
mov.u64 %rd111, %rd112;
@%p14 bra BB12_17;

BB12_19:
setp.ne.s32	%p15, %r4, 0;
@%p15 bra BB12_21;

ld.param.u64 %rd94, [%rd1];
cvt.u64.u32	%rd95, %r9;
cvta.to.global.u64 %rd96, %rd94;
add.s64 %rd97, %rd96, %rd95;
st.global.u8 [%rd97], %rd111;

BB12_21:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<4>;
.reg .b32 %r<35>;
.reg .b64 %rd<17>;


ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r10, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r11, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd16, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r12, %nctaid.y;
mov.u32 %r13, %ctaid.z;
mov.u32 %r14, %ctaid.y;
mad.lo.s32 %r15, %r12, %r13, %r14;
mov.u32 %r16, %nctaid.x;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r18, %r15, %r16, %r17;
shl.b32 %r19, %r18, 9;
mov.u32 %r20, %tid.x;
add.s32 %r1, %r19, %r20;
setp.ge.u32	%p1, %r1, %r11;
@%p1 bra BB13_5;

ld.param.u32 %r21, [%rd1+12];
rem.u32 %r2, %r1, %r21;
div.u32 %r3, %r1, %r21;
setp.eq.s32	%p2, %r10, 0;
@%p2 bra BB13_4;

ld.param.u64 %rd8, [%rd2];
ld.param.u32 %r23, [%rd2+12];
ld.param.u32 %r24, [%rd2+112];
rem.u32 %r25, %r1, %r23;
mul.lo.s32 %r26, %r24, %r25;
div.u32 %r27, %r1, %r23;
ld.param.u32 %r28, [%rd2+108];
mad.lo.s32 %r34, %r28, %r27, %r26;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r33, 0;

BB13_3:
cvt.u64.u32	%rd9, %r34;
add.s64 %rd10, %rd3, %rd9;
ld.global.s8 %rd11, [%rd10];
add.s64 %rd16, %rd11, %rd16;
add.s32 %r34, %r34, %r9;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p3, %r33, %r10;
@%p3 bra BB13_3;

BB13_4:
ld.param.u64 %rd12, [%rd1];
ld.param.u32 %r29, [%rd1+112];
mul.lo.s32 %r30, %r29, %r2;
ld.param.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r3, %r30;
cvt.u64.u32	%rd13, %r32;
cvta.to.global.u64 %rd14, %rd12;
add.s64 %rd15, %rd14, %rd13;
st.global.u8 [%rd15], %rd16;

BB13_5:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot14[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b32 %r<224>;
.reg .b64 %rd<195>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd194, __local_depot14;
cvta.local.u64 %SP, %rd194;
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd35, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd36, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd37, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd38, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd39, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
ld.param.u64 %rd40, [%rd38];
cvta.to.global.u64 %rd41, %rd40;
ld.param.u64 %rd42, [%rd39];
cvta.to.global.u64 %rd1, %rd42;
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r1, %r44, %r45, %r46;
mov.u32 %r2, %tid.y;
ld.param.u32 %r47, [%rd38+12];
rem.u32 %r48, %r1, %r47;
ld.param.u32 %r49, [%rd38+112];
mul.lo.s32 %r50, %r49, %r48;
div.u32 %r51, %r1, %r47;
ld.param.u32 %r52, [%rd39+12];
rem.u32 %r53, %r1, %r52;
ld.param.u32 %r54, [%rd39+112];
mul.lo.s32 %r55, %r54, %r53;
div.u32 %r56, %r1, %r52;
ld.param.u32 %r57, [%rd38+108];
mad.lo.s32 %r58, %r57, %r51, %r50;
ld.param.u32 %r59, [%rd39+108];
mad.lo.s32 %r3, %r59, %r56, %r55;
mov.u32 %r60, %nctaid.y;
setp.eq.s32	%p1, %r60, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd43, %r58;
add.s64 %rd2, %rd41, %rd43;
@%p1 bra BB14_36;
bra.uni BB14_1;

BB14_36:
setp.lt.u32	%p43, %r1, %r43;
min.u32 %r29, %r42, %r4;
setp.lt.u32	%p44, %r2, %r42;
and.pred %p45, %p43, %p44;
mov.u64 %rd184, %rd35;
@!%p45 bra BB14_45;
bra.uni BB14_37;

BB14_37:
mul.lo.s32 %r30, %r4, 3;
shl.b32 %r31, %r4, 1;
shl.b32 %r32, %r4, 2;
mov.u32 %r222, %r2;
mov.u64 %rd185, %rd35;

BB14_38:
mov.u32 %r33, %r222;
add.s32 %r34, %r33, %r30;
setp.lt.u32	%p46, %r34, %r42;
mad.lo.s32 %r190, %r33, %r41, %r3;
cvt.u64.u32	%rd135, %r190;
add.s64 %rd26, %rd1, %rd135;
add.s32 %r35, %r33, %r4;
mad.lo.s32 %r191, %r35, %r41, %r3;
cvt.u64.u32	%rd136, %r191;
add.s64 %rd27, %rd1, %rd136;
add.s32 %r36, %r33, %r31;
mad.lo.s32 %r192, %r36, %r41, %r3;
cvt.u64.u32	%rd137, %r192;
add.s64 %rd28, %rd1, %rd137;
@%p46 bra BB14_43;
bra.uni BB14_39;

BB14_43:
ld.global.s8 %rd145, [%rd26];
ld.global.s8 %rd146, [%rd27];
ld.global.s8 %rd147, [%rd28];
mad.lo.s32 %r193, %r34, %r41, %r3;
cvt.u64.u32	%rd148, %r193;
add.s64 %rd149, %rd1, %rd148;
ld.global.s8 %rd150, [%rd149];
add.s64 %rd151, %rd145, %rd185;
add.s64 %rd152, %rd151, %rd146;
add.s64 %rd153, %rd152, %rd147;
add.s64 %rd186, %rd153, %rd150;
bra.uni BB14_44;

BB14_39:
setp.lt.u32	%p47, %r36, %r42;
@%p47 bra BB14_42;
bra.uni BB14_40;

BB14_42:
ld.global.s8 %rd140, [%rd26];
ld.global.s8 %rd141, [%rd27];
ld.global.s8 %rd142, [%rd28];
add.s64 %rd143, %rd140, %rd185;
add.s64 %rd144, %rd143, %rd141;
add.s64 %rd186, %rd144, %rd142;
bra.uni BB14_44;

BB14_40:
ld.global.s8 %rd138, [%rd26];
add.s64 %rd186, %rd138, %rd185;
setp.ge.u32	%p48, %r35, %r42;
@%p48 bra BB14_44;

ld.global.s8 %rd139, [%rd27];
add.s64 %rd186, %rd186, %rd139;

BB14_44:
mov.u64 %rd185, %rd186;
add.s32 %r37, %r33, %r32;
setp.lt.u32	%p49, %r37, %r42;
mov.u32 %r222, %r37;
mov.u64 %rd184, %rd185;
@%p49 bra BB14_38;

BB14_45:
mov.u32 %r195, %tid.y;
mad.lo.s32 %r197, %r195, %r44, %r46;
mul.wide.u32 %rd154, %r197, 8;
mov.u64 %rd155, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd156, %rd155, %rd154;
st.shared.u64 [%rd156], %rd184;
clz.b32 %r198, %r29;
mov.u32 %r199, 31;
sub.s32 %r200, %r199, %r198;
mov.u32 %r201, 1;
shl.b32 %r202, %r201, %r200;
setp.eq.s32	%p50, %r29, %r202;
selp.u32	%r203, 1, 0, %p50;
shr.s32 %r223, %r202, %r203;
setp.lt.s32	%p51, %r223, 1;
@%p51 bra BB14_49;

BB14_46:
bar.sync 0;
add.s32 %r204, %r223, %r2;
setp.lt.u32	%p52, %r204, %r29;
setp.lt.u32	%p53, %r2, %r223;
and.pred %p54, %p53, %p52;
@!%p54 bra BB14_48;
bra.uni BB14_47;

BB14_47:
cvt.u64.u32	%rd157, %r197;
mul.lo.s32 %r209, %r223, %r44;
cvt.u64.u32	%rd161, %r209;
add.s64 %rd162, %rd161, %rd157;
shl.b64 %rd163, %rd162, 3;
add.s64 %rd164, %rd155, %rd163;
ld.shared.u64 %rd165, [%rd164];
ld.shared.u64 %rd166, [%rd156];
add.s64 %rd167, %rd165, %rd166;
st.shared.u64 [%rd156], %rd167;

BB14_48:
shr.s32 %r223, %r223, 1;
setp.gt.s32	%p55, %r223, 0;
@%p55 bra BB14_46;

BB14_49:
setp.eq.s32	%p57, %r2, 0;
and.pred %p58, %p57, %p43;
@!%p58 bra BB14_51;
bra.uni BB14_50;

BB14_50:
ld.shared.u64 %rd171, [%rd156];
st.global.u8 [%rd2], %rd171;
bra.uni BB14_51;

BB14_1:
setp.lt.u32	%p2, %r1, %r43;
mov.u32 %r65, %ctaid.y;
shl.b32 %r66, %r65, 8;
sub.s32 %r67, %r42, %r66;
mov.u32 %r68, 256;
min.u32 %r5, %r67, %r68;
mad.lo.s32 %r6, %r66, %r41, %r3;
min.u32 %r7, %r5, %r4;
mov.u32 %r70, %tid.y;
setp.lt.u32	%p3, %r70, %r5;
and.pred %p4, %p2, %p3;
mov.u64 %rd191, %rd35;
@!%p4 bra BB14_10;
bra.uni BB14_2;

BB14_2:
mov.u32 %r218, %tid.y;
mov.u64 %rd192, %rd35;

BB14_3:
mad.lo.s32 %r10, %r4, 3, %r218;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r218, %r4;
shl.b32 %r72, %r4, 1;
add.s32 %r12, %r218, %r72;
mad.lo.s32 %r73, %r218, %r41, %r6;
cvt.u64.u32	%rd44, %r73;
add.s64 %rd4, %rd1, %rd44;
mad.lo.s32 %r74, %r11, %r41, %r6;
cvt.u64.u32	%rd45, %r74;
add.s64 %rd5, %rd1, %rd45;
mad.lo.s32 %r75, %r12, %r41, %r6;
cvt.u64.u32	%rd46, %r75;
add.s64 %rd6, %rd1, %rd46;
@%p5 bra BB14_8;
bra.uni BB14_4;

BB14_8:
ld.global.s8 %rd54, [%rd4];
ld.global.s8 %rd55, [%rd5];
ld.global.s8 %rd56, [%rd6];
mad.lo.s32 %r76, %r10, %r41, %r6;
cvt.u64.u32	%rd57, %r76;
add.s64 %rd58, %rd1, %rd57;
ld.global.s8 %rd59, [%rd58];
add.s64 %rd60, %rd54, %rd192;
add.s64 %rd61, %rd60, %rd55;
add.s64 %rd62, %rd61, %rd56;
add.s64 %rd193, %rd62, %rd59;
bra.uni BB14_9;

BB14_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB14_7;
bra.uni BB14_5;

BB14_7:
ld.global.s8 %rd49, [%rd4];
ld.global.s8 %rd50, [%rd5];
ld.global.s8 %rd51, [%rd6];
add.s64 %rd52, %rd49, %rd192;
add.s64 %rd53, %rd52, %rd50;
add.s64 %rd193, %rd53, %rd51;
bra.uni BB14_9;

BB14_5:
ld.global.s8 %rd47, [%rd4];
add.s64 %rd193, %rd47, %rd192;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB14_9;

ld.global.s8 %rd48, [%rd5];
add.s64 %rd193, %rd193, %rd48;

BB14_9:
mov.u64 %rd192, %rd193;
shl.b32 %r78, %r4, 2;
add.s32 %r218, %r218, %r78;
setp.lt.u32	%p8, %r218, %r5;
mov.u64 %rd177, %rd192;
mov.u64 %rd191, %rd177;
@%p8 bra BB14_3;

BB14_10:
mov.u64 %rd12, %rd191;
mad.lo.s32 %r81, %r70, %r44, %r46;
mul.wide.u32 %rd63, %r81, 8;
mov.u64 %rd64, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd65, %rd64, %rd63;
st.shared.u64 [%rd65], %rd12;
clz.b32 %r82, %r7;
mov.u32 %r83, 31;
sub.s32 %r84, %r83, %r82;
mov.u32 %r85, 1;
shl.b32 %r86, %r85, %r84;
setp.eq.s32	%p9, %r7, %r86;
selp.u32	%r87, 1, 0, %p9;
shr.s32 %r219, %r86, %r87;
setp.lt.s32	%p10, %r219, 1;
@%p10 bra BB14_14;

BB14_11:
bar.sync 0;
add.s32 %r88, %r219, %r70;
setp.lt.u32	%p11, %r88, %r7;
setp.lt.u32	%p12, %r70, %r219;
and.pred %p13, %p12, %p11;
@!%p13 bra BB14_13;
bra.uni BB14_12;

BB14_12:
cvt.u64.u32	%rd66, %r81;
mul.lo.s32 %r93, %r219, %r44;
cvt.u64.u32	%rd70, %r93;
add.s64 %rd71, %rd70, %rd66;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd73, %rd64, %rd72;
ld.shared.u64 %rd74, [%rd73];
ld.shared.u64 %rd75, [%rd65];
add.s64 %rd76, %rd74, %rd75;
st.shared.u64 [%rd65], %rd76;

BB14_13:
shr.s32 %r219, %r219, 1;
setp.gt.s32	%p14, %r219, 0;
@%p14 bra BB14_11;

BB14_14:
setp.eq.s32	%p16, %r70, 0;
and.pred %p17, %p16, %p2;
@!%p17 bra BB14_16;
bra.uni BB14_15;

BB14_15:
mov.u32 %r99, %tid.y;
mad.lo.s32 %r102, %r99, %r44, %r46;
mul.wide.u32 %rd77, %r102, 8;
add.s64 %rd79, %rd64, %rd77;
ld.shared.u64 %rd80, [%rd79];
add.u64 %rd81, %SP, 8;
cvta.to.local.u64 %rd82, %rd81;
st.local.u64 [%rd82], %rd80;
ld.local.u64 %rd83, [%rd82];
add.u64 %rd84, %SP, 0;
cvta.to.local.u64 %rd85, %rd84;
st.local.u64 [%rd85], %rd83;
ld.local.u64 %rd86, [%rd85];
mad.lo.s32 %r106, %r65, %r43, %r1;
cvta.to.global.u64 %rd87, %rd36;
mul.wide.u32 %rd88, %r106, 8;
add.s64 %rd89, %rd87, %rd88;
st.volatile.global.u64 [%rd89], %rd86;

BB14_16:
membar.gl;
bar.sync 0;
or.b32 %r109, %r70, %r46;
setp.ne.s32	%p18, %r109, 0;
@%p18 bra BB14_18;

cvta.to.global.u64 %rd90, %rd37;
mul.wide.u32 %rd91, %r45, 4;
add.s64 %rd92, %rd90, %rd91;
atom.global.add.u32 %r111, [%rd92], 1;
add.s32 %r113, %r60, -1;
setp.eq.s32	%p19, %r111, %r113;
selp.u32	%r114, 1, 0, %p19;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r114;

BB14_18:
bar.sync 0;
ld.shared.u32 %r115, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p20, %r115, 0;
@%p20 bra BB14_51;

setp.ge.u32	%p21, %r70, %r60;
mov.u64 %rd190, %rd35;
@%p21 bra BB14_21;

mov.u32 %r118, %tid.y;
mad.lo.s32 %r123, %r118, %r43, %r1;
cvta.to.global.u64 %rd93, %rd36;
mul.wide.u32 %rd94, %r123, 8;
add.s64 %rd95, %rd93, %rd94;
ld.volatile.global.u64 %rd190, [%rd95];

BB14_21:
mov.u64 %rd187, %rd190;
setp.lt.u32	%p23, %r60, %r4;
sub.s32 %r130, %r60, %r4;
selp.b32	%r131, 0, %r130, %p23;
min.u32 %r18, %r60, %r4;
setp.lt.u32	%p24, %r70, %r131;
and.pred %p25, %p2, %p24;
@!%p25 bra BB14_30;
bra.uni BB14_22;

BB14_22:
mov.u32 %r220, %r70;
mov.u64 %rd188, %rd187;

BB14_23:
mov.u32 %r20, %r220;
mad.lo.s32 %r21, %r4, 3, %r20;
setp.lt.u32	%p27, %r21, %r131;
add.s32 %r22, %r20, %r4;
shl.b32 %r137, %r4, 1;
add.s32 %r23, %r20, %r137;
mad.lo.s32 %r142, %r4, %r43, %r1;
mad.lo.s32 %r143, %r20, %r43, %r142;
cvta.to.global.u64 %rd96, %rd36;
mul.wide.u32 %rd97, %r143, 8;
add.s64 %rd16, %rd96, %rd97;
mad.lo.s32 %r144, %r22, %r43, %r142;
mul.wide.u32 %rd98, %r144, 8;
add.s64 %rd17, %rd96, %rd98;
mad.lo.s32 %r145, %r23, %r43, %r142;
mul.wide.u32 %rd99, %r145, 8;
add.s64 %rd18, %rd96, %rd99;
@%p27 bra BB14_28;
bra.uni BB14_24;

BB14_28:
ld.volatile.global.u64 %rd107, [%rd16];
mad.lo.s32 %r160, %r21, %r43, %r142;
mul.wide.u32 %rd109, %r160, 8;
add.s64 %rd110, %rd96, %rd109;
add.s64 %rd111, %rd107, %rd188;
ld.volatile.global.u64 %rd112, [%rd17];
add.s64 %rd113, %rd111, %rd112;
ld.volatile.global.u64 %rd114, [%rd18];
add.s64 %rd115, %rd113, %rd114;
ld.volatile.global.u64 %rd116, [%rd110];
add.s64 %rd189, %rd115, %rd116;
bra.uni BB14_29;

BB14_24:
setp.lt.u32	%p29, %r23, %r131;
@%p29 bra BB14_27;
bra.uni BB14_25;

BB14_27:
ld.volatile.global.u64 %rd102, [%rd16];
add.s64 %rd103, %rd102, %rd188;
ld.volatile.global.u64 %rd104, [%rd17];
add.s64 %rd105, %rd103, %rd104;
ld.volatile.global.u64 %rd106, [%rd18];
add.s64 %rd189, %rd105, %rd106;
bra.uni BB14_29;

BB14_25:
ld.volatile.global.u64 %rd100, [%rd16];
add.s64 %rd189, %rd100, %rd188;
setp.ge.u32	%p31, %r22, %r131;
@%p31 bra BB14_29;

ld.volatile.global.u64 %rd101, [%rd17];
add.s64 %rd189, %rd189, %rd101;

BB14_29:
mov.u64 %rd188, %rd189;
shl.b32 %r162, %r4, 2;
add.s32 %r24, %r20, %r162;
setp.lt.u32	%p33, %r24, %r131;
mov.u32 %r220, %r24;
mov.u64 %rd187, %rd188;
@%p33 bra BB14_23;

BB14_30:
st.shared.u64 [%rd65], %rd187;
clz.b32 %r169, %r18;
sub.s32 %r171, %r83, %r169;
shl.b32 %r173, %r85, %r171;
setp.eq.s32	%p34, %r18, %r173;
selp.u32	%r174, 1, 0, %p34;
shr.s32 %r221, %r173, %r174;
setp.lt.s32	%p35, %r221, 1;
@%p35 bra BB14_34;

BB14_31:
bar.sync 0;
add.s32 %r175, %r221, %r70;
setp.lt.u32	%p36, %r175, %r18;
setp.lt.u32	%p37, %r70, %r221;
and.pred %p38, %p37, %p36;
@!%p38 bra BB14_33;
bra.uni BB14_32;

BB14_32:
cvt.u64.u32	%rd120, %r81;
mul.lo.s32 %r180, %r221, %r44;
cvt.u64.u32	%rd124, %r180;
add.s64 %rd125, %rd124, %rd120;
shl.b64 %rd126, %rd125, 3;
add.s64 %rd127, %rd64, %rd126;
ld.shared.u64 %rd128, [%rd127];
ld.shared.u64 %rd129, [%rd65];
add.s64 %rd130, %rd128, %rd129;
st.shared.u64 [%rd65], %rd130;

BB14_33:
shr.s32 %r221, %r221, 1;
setp.gt.s32	%p39, %r221, 0;
@%p39 bra BB14_31;

BB14_34:
@!%p17 bra BB14_51;
bra.uni BB14_35;

BB14_35:
ld.shared.u64 %rd134, [%rd65];
st.global.u8 [%rd2], %rd134;

BB14_51:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot15[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<58>;
.reg .b64 %rd<131>;


mov.u64 %rd130, __local_depot15;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r29, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r30, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd25, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd2, %rd26;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB15_2;

BB15_1:
mul.wide.s32 %rd27, %r51, 8;
add.s64 %rd28, %rd3, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd2, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB15_1;

BB15_2:
mov.u32 %r32, %nctaid.y;
mov.u32 %r33, %ctaid.z;
mov.u32 %r34, %ctaid.y;
mad.lo.s32 %r35, %r32, %r33, %r34;
mov.u32 %r36, %nctaid.x;
mov.u32 %r37, %ctaid.x;
mad.lo.s32 %r53, %r35, %r36, %r37;
setp.ge.u32	%p3, %r53, %r30;
@%p3 bra BB15_26;

ld.param.u32 %r39, [%rd1+12];
rem.u32 %r4, %r53, %r39;
div.u32 %r5, %r53, %r39;
ld.local.u32 %r6, [%rd2+208];
add.s32 %r52, %r6, -1;
mov.u32 %r54, 0;
setp.lt.s32	%p4, %r52, 1;
@%p4 bra BB15_6;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd109, %rd2, %rd31;
mov.u32 %r54, 0;

BB15_5:
ld.local.u32 %r41, [%rd109+4];
rem.u32 %r42, %r53, %r41;
ld.local.u32 %r43, [%rd109+104];
mad.lo.s32 %r54, %r43, %r42, %r54;
div.u32 %r53, %r53, %r41;
add.s64 %rd109, %rd109, -4;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p5, %r52, 0;
@%p5 bra BB15_5;

BB15_6:
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r44, [%rd1+112];
mul.lo.s32 %r45, %r44, %r4;
ld.param.u32 %r46, [%rd1+108];
mad.lo.s32 %r16, %r46, %r5, %r45;
ld.local.u32 %r47, [%rd2+108];
mad.lo.s32 %r17, %r47, %r53, %r54;
mov.u32 %r18, %tid.x;
mov.u32 %r19, %ntid.x;
setp.ge.u32	%p6, %r18, %r29;
mov.u64 %rd128, %rd25;
@%p6 bra BB15_9;

ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd9, %rd32;
mov.u32 %r55, %r18;
mov.u64 %rd129, %rd25;

BB15_8:
mov.u32 %r20, %r55;
add.s32 %r48, %r17, %r20;
cvt.u64.u32	%rd33, %r48;
add.s64 %rd34, %rd9, %rd33;
ld.global.s8 %rd35, [%rd34];
add.s64 %rd129, %rd35, %rd129;
add.s32 %r21, %r19, %r20;
setp.lt.u32	%p7, %r21, %r29;
mov.u32 %r55, %r21;
mov.u64 %rd113, %rd129;
mov.u64 %rd128, %rd113;
@%p7 bra BB15_8;

BB15_9:
mov.u64 %rd114, %rd128;
mov.u64 %rd12, %rd114;
setp.eq.s32	%p8, %r19, 0;
mov.u64 %rd123, %rd25;
@%p8 bra BB15_24;

mul.wide.u32 %rd36, %r18, 8;
mov.u64 %rd37, smemChar;
add.s64 %rd13, %rd37, %rd36;
setp.ge.u32	%p9, %r18, %r19;
@%p9 bra BB15_12;

st.shared.u64 [%rd13], %rd12;

BB15_12:
bar.sync 0;
mov.u32 %r22, WARP_SZ;
min.u32 %r23, %r19, %r22;
setp.ge.u32	%p10, %r22, %r19;
mov.u64 %rd125, %rd12;
@%p10 bra BB15_18;

div.u32 %r49, %r18, %r22;
setp.ne.s32	%p11, %r49, 0;
mov.u64 %rd115, %rd12;
mov.u64 %rd125, %rd115;
@%p11 bra BB15_18;

setp.lt.u32	%p12, %r18, %r19;
selp.b64	%rd126, %rd12, %rd25, %p12;
add.s32 %r56, %r22, %r18;
setp.ge.u32	%p13, %r56, %r19;
@%p13 bra BB15_17;

mov.u64 %rd127, %rd126;

BB15_16:
mul.wide.u32 %rd38, %r56, 8;
add.s64 %rd40, %rd37, %rd38;
ld.shared.u64 %rd41, [%rd40];
add.s64 %rd127, %rd41, %rd127;
add.s32 %r56, %r56, %r22;
setp.lt.u32	%p14, %r56, %r19;
mov.u64 %rd126, %rd127;
@%p14 bra BB15_16;

BB15_17:
mov.u64 %rd125, %rd126;
st.shared.u64 [%rd13], %rd125;

BB15_18:
mov.u64 %rd18, %rd125;
bar.sync 0;
setp.ne.s32	%p15, %r18, 0;
mov.u64 %rd123, %rd18;
@%p15 bra BB15_24;

setp.eq.s32	%p16, %r23, 32;
@%p16 bra BB15_23;
bra.uni BB15_20;

BB15_23:
ld.shared.u64 %rd45, [smemChar+8];
add.s64 %rd46, %rd45, %rd18;
ld.shared.u64 %rd47, [smemChar+16];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+24];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+32];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+40];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+48];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+56];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+64];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+72];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+80];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+88];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+96];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+104];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+112];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+120];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+128];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+136];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+144];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+152];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+160];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+168];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+176];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+184];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+192];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+200];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+208];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+216];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+224];
add.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+232];
add.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+240];
add.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+248];
add.s64 %rd123, %rd105, %rd104;
bra.uni BB15_24;

BB15_20:
add.s64 %rd110, %rd37, 8;
mov.u32 %r57, 1;
setp.lt.u32	%p17, %r23, 2;
mov.u64 %rd121, %rd18;
mov.u64 %rd123, %rd121;
@%p17 bra BB15_24;

mov.u64 %rd124, %rd18;

BB15_22:
ld.shared.u64 %rd44, [%rd110];
add.s64 %rd124, %rd44, %rd124;
add.s64 %rd110, %rd110, 8;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p18, %r57, %r23;
mov.u64 %rd123, %rd124;
@%p18 bra BB15_22;

BB15_24:
setp.ne.s32	%p19, %r18, 0;
@%p19 bra BB15_26;

cvt.u64.u32	%rd106, %r16;
cvta.to.global.u64 %rd107, %rd8;
add.s64 %rd108, %rd107, %rd106;
st.global.u8 [%rd108], %rd123;

BB15_26:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot16[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<52>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot16;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r23, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r24, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd28, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd2, %rd14;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB16_2;

BB16_1:
mul.wide.s32 %rd15, %r46, 8;
add.s64 %rd16, %rd3, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd2, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB16_1;

BB16_2:
mov.u32 %r26, %nctaid.y;
mov.u32 %r27, %ctaid.z;
mov.u32 %r28, %ctaid.y;
mad.lo.s32 %r29, %r26, %r27, %r28;
mov.u32 %r30, %nctaid.x;
mov.u32 %r31, %ctaid.x;
mad.lo.s32 %r32, %r29, %r30, %r31;
shl.b32 %r33, %r32, 9;
mov.u32 %r34, %tid.x;
add.s32 %r48, %r33, %r34;
setp.ge.u32	%p3, %r48, %r24;
@%p3 bra BB16_10;

ld.param.u32 %r36, [%rd1+12];
rem.u32 %r4, %r48, %r36;
div.u32 %r5, %r48, %r36;
ld.local.u32 %r6, [%rd2+208];
add.s32 %r47, %r6, -1;
mov.u32 %r49, 0;
setp.lt.s32	%p4, %r47, 1;
@%p4 bra BB16_6;

mul.wide.s32 %rd19, %r6, 4;
add.s64 %rd27, %rd2, %rd19;
mov.u32 %r49, 0;

BB16_5:
ld.local.u32 %r38, [%rd27+4];
rem.u32 %r39, %r48, %r38;
ld.local.u32 %r40, [%rd27+104];
mad.lo.s32 %r49, %r40, %r39, %r49;
div.u32 %r48, %r48, %r38;
add.s64 %rd27, %rd27, -4;
add.s32 %r47, %r47, -1;
setp.gt.s32	%p5, %r47, 0;
@%p5 bra BB16_5;

BB16_6:
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r41, [%rd1+112];
mul.lo.s32 %r42, %r41, %r4;
ld.param.u32 %r43, [%rd1+108];
mad.lo.s32 %r16, %r43, %r5, %r42;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r51, %r44, %r48, %r49;
setp.eq.s32	%p6, %r23, 0;
@%p6 bra BB16_9;

ld.local.u64 %rd20, [%rd2];
cvta.to.global.u64 %rd9, %rd20;
mov.u32 %r50, 0;

BB16_8:
cvt.u64.u32	%rd21, %r51;
add.s64 %rd22, %rd9, %rd21;
ld.global.s8 %rd23, [%rd22];
add.s64 %rd28, %rd23, %rd28;
add.s32 %r51, %r51, %r22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p7, %r50, %r23;
@%p7 bra BB16_8;

BB16_9:
cvt.u64.u32	%rd24, %r16;
cvta.to.global.u64 %rd25, %rd8;
add.s64 %rd26, %rd25, %rd24;
st.global.u8 [%rd26], %rd28;

BB16_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot17[232];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<63>;
.reg .b32 %r<256>;
.reg .b64 %rd<216>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd215, __local_depot17;
cvta.local.u64 %SP, %rd215;
ld.param.u32 %r54, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r55, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r56, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd44, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd45, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
add.u64 %rd46, %SP, 16;
cvta.to.local.u64 %rd3, %rd46;
ld.param.u64 %rd47, [%rd1];
cvta.to.global.u64 %rd4, %rd47;
ld.param.u32 %r1, [%rd1+12];
mov.u32 %r246, 0;
mov.pred %p1, 0;
@%p1 bra BB17_2;

BB17_1:
mul.wide.s32 %rd48, %r246, 8;
add.s64 %rd49, %rd2, %rd48;
ld.param.u64 %rd50, [%rd49];
add.s64 %rd51, %rd3, %rd48;
st.local.u64 [%rd51], %rd50;
add.s32 %r246, %r246, 1;
setp.lt.u32	%p2, %r246, 27;
@%p2 bra BB17_1;

BB17_2:
mov.u32 %r59, %ntid.x;
mov.u32 %r60, %ctaid.x;
mov.u32 %r61, %tid.x;
mad.lo.s32 %r248, %r59, %r60, %r61;
rem.u32 %r62, %r248, %r1;
ld.param.u32 %r63, [%rd1+112];
mul.lo.s32 %r64, %r63, %r62;
div.u32 %r65, %r248, %r1;
ld.param.u32 %r66, [%rd1+108];
mad.lo.s32 %r5, %r66, %r65, %r64;
ld.param.u32 %r6, [%rd2+208];
add.s32 %r247, %r6, -1;
mov.u32 %r249, 0;
setp.lt.s32	%p3, %r247, 1;
@%p3 bra BB17_5;

mul.wide.s32 %rd52, %r6, 4;
add.s64 %rd192, %rd3, %rd52;
mad.lo.s32 %r248, %r59, %r60, %r61;
mov.u32 %r249, 0;

BB17_4:
ld.local.u32 %r72, [%rd192+4];
rem.u32 %r73, %r248, %r72;
ld.local.u32 %r74, [%rd192+104];
mad.lo.s32 %r249, %r74, %r73, %r249;
div.u32 %r248, %r248, %r72;
add.s64 %rd192, %rd192, -4;
add.s32 %r247, %r247, -1;
setp.gt.s32	%p4, %r247, 0;
@%p4 bra BB17_4;

BB17_5:
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r17, %r75, %r248, %r249;
mov.u32 %r76, %nctaid.y;
setp.eq.s32	%p5, %r76, 1;
mov.u32 %r18, %ntid.y;
cvt.u64.u32	%rd53, %r5;
add.s64 %rd10, %rd4, %rd53;
@%p5 bra BB17_41;
bra.uni BB17_6;

BB17_41:
mad.lo.s32 %r210, %r59, %r60, %r61;
setp.lt.u32	%p47, %r210, %r56;
ld.local.u64 %rd33, [%rd3];
min.u32 %r43, %r55, %r18;
mov.u32 %r211, %tid.y;
setp.lt.u32	%p48, %r211, %r55;
and.pred %p49, %p47, %p48;
mov.u64 %rd205, %rd43;
@!%p49 bra BB17_50;
bra.uni BB17_42;

BB17_42:
mov.u32 %r254, %r211;
mov.u64 %rd206, %rd43;

BB17_43:
mov.u32 %r45, %r254;
mad.lo.s32 %r46, %r18, 3, %r45;
setp.lt.u32	%p50, %r46, %r55;
add.s32 %r47, %r45, %r18;
shl.b32 %r213, %r18, 1;
add.s32 %r48, %r45, %r213;
mad.lo.s32 %r214, %r47, %r54, %r17;
cvt.u64.u32	%rd150, %r214;
add.s64 %rd35, %rd33, %rd150;
mad.lo.s32 %r215, %r48, %r54, %r17;
cvt.u64.u32	%rd151, %r215;
add.s64 %rd36, %rd33, %rd151;
@%p50 bra BB17_48;
bra.uni BB17_44;

BB17_48:
mad.lo.s32 %r218, %r45, %r54, %r17;
cvt.u64.u32	%rd163, %r218;
add.s64 %rd164, %rd33, %rd163;
ld.s8 %rd165, [%rd164];
ld.s8 %rd166, [%rd35];
ld.s8 %rd167, [%rd36];
mad.lo.s32 %r219, %r46, %r54, %r17;
cvt.u64.u32	%rd168, %r219;
add.s64 %rd169, %rd33, %rd168;
ld.s8 %rd170, [%rd169];
add.s64 %rd171, %rd165, %rd206;
add.s64 %rd172, %rd171, %rd166;
add.s64 %rd173, %rd172, %rd167;
add.s64 %rd207, %rd173, %rd170;
bra.uni BB17_49;

BB17_44:
setp.lt.u32	%p51, %r48, %r55;
@%p51 bra BB17_47;
bra.uni BB17_45;

BB17_47:
mad.lo.s32 %r217, %r45, %r54, %r17;
cvt.u64.u32	%rd156, %r217;
add.s64 %rd157, %rd33, %rd156;
ld.s8 %rd158, [%rd157];
ld.s8 %rd159, [%rd35];
ld.s8 %rd160, [%rd36];
add.s64 %rd161, %rd158, %rd206;
add.s64 %rd162, %rd161, %rd159;
add.s64 %rd207, %rd162, %rd160;
bra.uni BB17_49;

BB17_45:
mad.lo.s32 %r216, %r45, %r54, %r17;
cvt.u64.u32	%rd152, %r216;
add.s64 %rd153, %rd33, %rd152;
ld.s8 %rd154, [%rd153];
add.s64 %rd207, %rd154, %rd206;
setp.ge.u32	%p52, %r47, %r55;
@%p52 bra BB17_49;

ld.s8 %rd155, [%rd35];
add.s64 %rd207, %rd207, %rd155;

BB17_49:
mov.u64 %rd206, %rd207;
shl.b32 %r221, %r18, 2;
add.s32 %r49, %r45, %r221;
setp.lt.u32	%p53, %r49, %r55;
mov.u32 %r254, %r49;
mov.u64 %rd205, %rd206;
@%p53 bra BB17_43;

BB17_50:
mad.lo.s32 %r224, %r211, %r59, %r61;
mul.wide.u32 %rd174, %r224, 8;
mov.u64 %rd175, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd176, %rd175, %rd174;
st.shared.u64 [%rd176], %rd205;
clz.b32 %r225, %r43;
mov.u32 %r226, 31;
sub.s32 %r227, %r226, %r225;
mov.u32 %r228, 1;
shl.b32 %r229, %r228, %r227;
setp.eq.s32	%p54, %r43, %r229;
selp.u32	%r230, 1, 0, %p54;
shr.s32 %r255, %r229, %r230;
setp.lt.s32	%p55, %r255, 1;
@%p55 bra BB17_54;

BB17_51:
bar.sync 0;
add.s32 %r231, %r255, %r211;
setp.lt.u32	%p56, %r231, %r43;
setp.lt.u32	%p57, %r211, %r255;
and.pred %p58, %p57, %p56;
@!%p58 bra BB17_53;
bra.uni BB17_52;

BB17_52:
cvt.u64.u32	%rd177, %r224;
mul.lo.s32 %r236, %r255, %r59;
cvt.u64.u32	%rd181, %r236;
add.s64 %rd182, %rd181, %rd177;
shl.b64 %rd183, %rd182, 3;
add.s64 %rd184, %rd175, %rd183;
ld.shared.u64 %rd185, [%rd184];
ld.shared.u64 %rd186, [%rd176];
add.s64 %rd187, %rd185, %rd186;
st.shared.u64 [%rd176], %rd187;

BB17_53:
shr.s32 %r255, %r255, 1;
setp.gt.s32	%p59, %r255, 0;
@%p59 bra BB17_51;

BB17_54:
setp.eq.s32	%p61, %r211, 0;
and.pred %p62, %p61, %p47;
@!%p62 bra BB17_56;
bra.uni BB17_55;

BB17_55:
ld.shared.u64 %rd191, [%rd176];
st.global.u8 [%rd10], %rd191;
bra.uni BB17_56;

BB17_6:
mad.lo.s32 %r80, %r59, %r60, %r61;
setp.lt.u32	%p6, %r80, %r56;
mov.u32 %r81, %ctaid.y;
shl.b32 %r82, %r81, 8;
sub.s32 %r83, %r55, %r82;
mov.u32 %r84, 256;
min.u32 %r19, %r83, %r84;
ld.local.u64 %rd11, [%rd3];
mad.lo.s32 %r20, %r82, %r54, %r17;
min.u32 %r21, %r19, %r18;
mov.u32 %r85, %tid.y;
setp.lt.u32	%p7, %r85, %r19;
and.pred %p8, %p6, %p7;
mov.u64 %rd212, %rd43;
@!%p8 bra BB17_15;
bra.uni BB17_7;

BB17_7:
mov.u32 %r250, %tid.y;
mov.u64 %rd213, %rd43;

BB17_8:
mad.lo.s32 %r24, %r18, 3, %r250;
setp.lt.u32	%p9, %r24, %r19;
add.s32 %r25, %r250, %r18;
shl.b32 %r87, %r18, 1;
add.s32 %r26, %r250, %r87;
mad.lo.s32 %r88, %r25, %r54, %r20;
cvt.u64.u32	%rd54, %r88;
add.s64 %rd13, %rd11, %rd54;
mad.lo.s32 %r89, %r26, %r54, %r20;
cvt.u64.u32	%rd55, %r89;
add.s64 %rd14, %rd11, %rd55;
@%p9 bra BB17_13;
bra.uni BB17_9;

BB17_13:
mad.lo.s32 %r92, %r250, %r54, %r20;
cvt.u64.u32	%rd67, %r92;
add.s64 %rd68, %rd11, %rd67;
ld.s8 %rd69, [%rd68];
ld.s8 %rd70, [%rd13];
ld.s8 %rd71, [%rd14];
mad.lo.s32 %r93, %r24, %r54, %r20;
cvt.u64.u32	%rd72, %r93;
add.s64 %rd73, %rd11, %rd72;
ld.s8 %rd74, [%rd73];
add.s64 %rd75, %rd69, %rd213;
add.s64 %rd76, %rd75, %rd70;
add.s64 %rd77, %rd76, %rd71;
add.s64 %rd214, %rd77, %rd74;
bra.uni BB17_14;

BB17_9:
setp.lt.u32	%p10, %r26, %r19;
@%p10 bra BB17_12;
bra.uni BB17_10;

BB17_12:
mad.lo.s32 %r91, %r250, %r54, %r20;
cvt.u64.u32	%rd60, %r91;
add.s64 %rd61, %rd11, %rd60;
ld.s8 %rd62, [%rd61];
ld.s8 %rd63, [%rd13];
ld.s8 %rd64, [%rd14];
add.s64 %rd65, %rd62, %rd213;
add.s64 %rd66, %rd65, %rd63;
add.s64 %rd214, %rd66, %rd64;
bra.uni BB17_14;

BB17_10:
mad.lo.s32 %r90, %r250, %r54, %r20;
cvt.u64.u32	%rd56, %r90;
add.s64 %rd57, %rd11, %rd56;
ld.s8 %rd58, [%rd57];
add.s64 %rd214, %rd58, %rd213;
setp.ge.u32	%p11, %r25, %r19;
@%p11 bra BB17_14;

ld.s8 %rd59, [%rd13];
add.s64 %rd214, %rd214, %rd59;

BB17_14:
mov.u64 %rd213, %rd214;
shl.b32 %r95, %r18, 2;
add.s32 %r250, %r250, %r95;
setp.lt.u32	%p12, %r250, %r19;
mov.u64 %rd198, %rd213;
mov.u64 %rd212, %rd198;
@%p12 bra BB17_8;

BB17_15:
mov.u64 %rd20, %rd212;
mad.lo.s32 %r98, %r85, %r59, %r61;
mul.wide.u32 %rd78, %r98, 8;
mov.u64 %rd79, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd80, %rd79, %rd78;
st.shared.u64 [%rd80], %rd20;
clz.b32 %r99, %r21;
mov.u32 %r100, 31;
sub.s32 %r101, %r100, %r99;
mov.u32 %r102, 1;
shl.b32 %r103, %r102, %r101;
setp.eq.s32	%p13, %r21, %r103;
selp.u32	%r104, 1, 0, %p13;
shr.s32 %r251, %r103, %r104;
setp.lt.s32	%p14, %r251, 1;
@%p14 bra BB17_19;

BB17_16:
bar.sync 0;
add.s32 %r105, %r251, %r85;
setp.lt.u32	%p15, %r105, %r21;
setp.lt.u32	%p16, %r85, %r251;
and.pred %p17, %p16, %p15;
@!%p17 bra BB17_18;
bra.uni BB17_17;

BB17_17:
cvt.u64.u32	%rd81, %r98;
mul.lo.s32 %r110, %r251, %r59;
cvt.u64.u32	%rd85, %r110;
add.s64 %rd86, %rd85, %rd81;
shl.b64 %rd87, %rd86, 3;
add.s64 %rd88, %rd79, %rd87;
ld.shared.u64 %rd89, [%rd88];
ld.shared.u64 %rd90, [%rd80];
add.s64 %rd91, %rd89, %rd90;
st.shared.u64 [%rd80], %rd91;

BB17_18:
shr.s32 %r251, %r251, 1;
setp.gt.s32	%p18, %r251, 0;
@%p18 bra BB17_16;

BB17_19:
setp.eq.s32	%p20, %r85, 0;
and.pred %p21, %p20, %p6;
@!%p21 bra BB17_21;
bra.uni BB17_20;

BB17_20:
mov.u32 %r116, %tid.y;
mad.lo.s32 %r119, %r116, %r59, %r61;
mul.wide.u32 %rd92, %r119, 8;
add.s64 %rd94, %rd79, %rd92;
ld.shared.u64 %rd95, [%rd94];
add.u64 %rd96, %SP, 8;
cvta.to.local.u64 %rd97, %rd96;
st.local.u64 [%rd97], %rd95;
ld.local.u64 %rd98, [%rd97];
add.u64 %rd99, %SP, 0;
cvta.to.local.u64 %rd100, %rd99;
st.local.u64 [%rd100], %rd98;
ld.local.u64 %rd101, [%rd100];
mad.lo.s32 %r123, %r81, %r56, %r80;
cvta.to.global.u64 %rd102, %rd44;
mul.wide.u32 %rd103, %r123, 8;
add.s64 %rd104, %rd102, %rd103;
st.volatile.global.u64 [%rd104], %rd101;

BB17_21:
membar.gl;
bar.sync 0;
or.b32 %r126, %r85, %r61;
setp.ne.s32	%p22, %r126, 0;
@%p22 bra BB17_23;

cvta.to.global.u64 %rd105, %rd45;
mul.wide.u32 %rd106, %r60, 4;
add.s64 %rd107, %rd105, %rd106;
atom.global.add.u32 %r128, [%rd107], 1;
add.s32 %r130, %r76, -1;
setp.eq.s32	%p23, %r128, %r130;
selp.u32	%r131, 1, 0, %p23;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r131;

BB17_23:
bar.sync 0;
ld.shared.u32 %r132, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p24, %r132, 0;
@%p24 bra BB17_56;

setp.ge.u32	%p25, %r85, %r76;
mov.u64 %rd211, %rd43;
@%p25 bra BB17_26;

mov.u32 %r135, %tid.y;
mad.lo.s32 %r140, %r135, %r56, %r80;
cvta.to.global.u64 %rd108, %rd44;
mul.wide.u32 %rd109, %r140, 8;
add.s64 %rd110, %rd108, %rd109;
ld.volatile.global.u64 %rd211, [%rd110];

BB17_26:
mov.u64 %rd208, %rd211;
setp.lt.u32	%p27, %r76, %r18;
sub.s32 %r147, %r76, %r18;
selp.b32	%r148, 0, %r147, %p27;
min.u32 %r32, %r76, %r18;
setp.lt.u32	%p28, %r85, %r148;
and.pred %p29, %p6, %p28;
@!%p29 bra BB17_35;
bra.uni BB17_27;

BB17_27:
mov.u32 %r252, %r85;
mov.u64 %rd209, %rd208;

BB17_28:
mov.u32 %r34, %r252;
mad.lo.s32 %r35, %r18, 3, %r34;
setp.lt.u32	%p31, %r35, %r148;
add.s32 %r36, %r34, %r18;
shl.b32 %r154, %r18, 1;
add.s32 %r37, %r34, %r154;
mad.lo.s32 %r159, %r18, %r56, %r80;
mad.lo.s32 %r160, %r34, %r56, %r159;
cvta.to.global.u64 %rd111, %rd44;
mul.wide.u32 %rd112, %r160, 8;
add.s64 %rd24, %rd111, %rd112;
mad.lo.s32 %r161, %r36, %r56, %r159;
mul.wide.u32 %rd113, %r161, 8;
add.s64 %rd25, %rd111, %rd113;
mad.lo.s32 %r162, %r37, %r56, %r159;
mul.wide.u32 %rd114, %r162, 8;
add.s64 %rd26, %rd111, %rd114;
@%p31 bra BB17_33;
bra.uni BB17_29;

BB17_33:
ld.volatile.global.u64 %rd122, [%rd24];
mad.lo.s32 %r177, %r35, %r56, %r159;
mul.wide.u32 %rd124, %r177, 8;
add.s64 %rd125, %rd111, %rd124;
add.s64 %rd126, %rd122, %rd209;
ld.volatile.global.u64 %rd127, [%rd25];
add.s64 %rd128, %rd126, %rd127;
ld.volatile.global.u64 %rd129, [%rd26];
add.s64 %rd130, %rd128, %rd129;
ld.volatile.global.u64 %rd131, [%rd125];
add.s64 %rd210, %rd130, %rd131;
bra.uni BB17_34;

BB17_29:
setp.lt.u32	%p33, %r37, %r148;
@%p33 bra BB17_32;
bra.uni BB17_30;

BB17_32:
ld.volatile.global.u64 %rd117, [%rd24];
add.s64 %rd118, %rd117, %rd209;
ld.volatile.global.u64 %rd119, [%rd25];
add.s64 %rd120, %rd118, %rd119;
ld.volatile.global.u64 %rd121, [%rd26];
add.s64 %rd210, %rd120, %rd121;
bra.uni BB17_34;

BB17_30:
ld.volatile.global.u64 %rd115, [%rd24];
add.s64 %rd210, %rd115, %rd209;
setp.ge.u32	%p35, %r36, %r148;
@%p35 bra BB17_34;

ld.volatile.global.u64 %rd116, [%rd25];
add.s64 %rd210, %rd210, %rd116;

BB17_34:
mov.u64 %rd209, %rd210;
shl.b32 %r179, %r18, 2;
add.s32 %r38, %r34, %r179;
setp.lt.u32	%p37, %r38, %r148;
mov.u32 %r252, %r38;
mov.u64 %rd208, %rd209;
@%p37 bra BB17_28;

BB17_35:
st.shared.u64 [%rd80], %rd208;
clz.b32 %r186, %r32;
sub.s32 %r188, %r100, %r186;
shl.b32 %r190, %r102, %r188;
setp.eq.s32	%p38, %r32, %r190;
selp.u32	%r191, 1, 0, %p38;
shr.s32 %r253, %r190, %r191;
setp.lt.s32	%p39, %r253, 1;
@%p39 bra BB17_39;

BB17_36:
bar.sync 0;
add.s32 %r192, %r253, %r85;
setp.lt.u32	%p40, %r192, %r32;
setp.lt.u32	%p41, %r85, %r253;
and.pred %p42, %p41, %p40;
@!%p42 bra BB17_38;
bra.uni BB17_37;

BB17_37:
cvt.u64.u32	%rd135, %r98;
mul.lo.s32 %r197, %r253, %r59;
cvt.u64.u32	%rd139, %r197;
add.s64 %rd140, %rd139, %rd135;
shl.b64 %rd141, %rd140, 3;
add.s64 %rd142, %rd79, %rd141;
ld.shared.u64 %rd143, [%rd142];
ld.shared.u64 %rd144, [%rd80];
add.s64 %rd145, %rd143, %rd144;
st.shared.u64 [%rd80], %rd145;

BB17_38:
shr.s32 %r253, %r253, 1;
setp.gt.s32	%p43, %r253, 0;
@%p43 bra BB17_36;

BB17_39:
@!%p21 bra BB17_56;
bra.uni BB17_40;

BB17_40:
ld.shared.u64 %rd149, [%rd80];
st.global.u8 [%rd10], %rd149;

BB17_56:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot18[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<56>;
.reg .b64 %rd<131>;


mov.u64 %rd130, __local_depot18;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r27, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r28, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd24, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd3, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd2, %rd25;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB18_2;

BB18_1:
mul.wide.s32 %rd26, %r46, 8;
add.s64 %rd27, %rd3, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd2, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB18_1;

BB18_2:
mov.u32 %r30, %nctaid.y;
mov.u32 %r31, %ctaid.z;
mov.u32 %r32, %ctaid.y;
mad.lo.s32 %r33, %r30, %r31, %r32;
mov.u32 %r34, %nctaid.x;
mov.u32 %r35, %ctaid.x;
mad.lo.s32 %r3, %r33, %r34, %r35;
setp.ge.u32	%p3, %r3, %r28;
@%p3 bra BB18_26;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r47, %r4, -1;
mov.u32 %r52, 0;
setp.lt.s32	%p4, %r47, 1;
mov.u32 %r50, %r3;
@%p4 bra BB18_6;

mul.wide.s32 %rd30, %r4, 4;
add.s64 %rd109, %rd2, %rd30;
mov.u32 %r52, 0;
mov.u32 %r51, %r3;

BB18_5:
ld.local.u32 %r38, [%rd109+4];
rem.u32 %r39, %r51, %r38;
ld.local.u32 %r40, [%rd109+104];
mad.lo.s32 %r52, %r40, %r39, %r52;
div.u32 %r51, %r51, %r38;
add.s64 %rd109, %rd109, -4;
add.s32 %r47, %r47, -1;
setp.gt.s32	%p5, %r47, 0;
mov.u32 %r49, %r51;
mov.u32 %r50, %r49;
@%p5 bra BB18_5;

BB18_6:
mov.u32 %r12, %r50;
ld.param.u64 %rd31, [%rd1];
cvta.to.global.u64 %rd8, %rd31;
ld.param.u32 %r41, [%rd1+108];
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r14, %r42, %r12, %r52;
mul.lo.s32 %r15, %r3, %r41;
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ntid.x;
setp.ge.u32	%p6, %r16, %r27;
mov.u64 %rd128, %rd24;
@%p6 bra BB18_9;

mov.u32 %r53, %r16;
mov.u64 %rd129, %rd24;

BB18_8:
mov.u32 %r18, %r53;
add.s32 %r43, %r18, %r15;
cvt.u64.u32	%rd32, %r43;
add.s64 %rd33, %rd8, %rd32;
ld.global.s8 %rd34, [%rd33];
add.s64 %rd129, %rd34, %rd129;
add.s32 %r19, %r17, %r18;
setp.lt.u32	%p7, %r19, %r27;
mov.u32 %r53, %r19;
mov.u64 %rd113, %rd129;
mov.u64 %rd128, %rd113;
@%p7 bra BB18_8;

BB18_9:
mov.u64 %rd114, %rd128;
mov.u64 %rd11, %rd114;
setp.eq.s32	%p8, %r17, 0;
mov.u64 %rd123, %rd24;
@%p8 bra BB18_24;

mul.wide.u32 %rd35, %r16, 8;
mov.u64 %rd36, smemChar;
add.s64 %rd12, %rd36, %rd35;
setp.ge.u32	%p9, %r16, %r17;
@%p9 bra BB18_12;

st.shared.u64 [%rd12], %rd11;

BB18_12:
bar.sync 0;
mov.u32 %r20, WARP_SZ;
min.u32 %r21, %r17, %r20;
setp.ge.u32	%p10, %r20, %r17;
mov.u64 %rd125, %rd11;
@%p10 bra BB18_18;

div.u32 %r44, %r16, %r20;
setp.ne.s32	%p11, %r44, 0;
mov.u64 %rd115, %rd11;
mov.u64 %rd125, %rd115;
@%p11 bra BB18_18;

setp.lt.u32	%p12, %r16, %r17;
selp.b64	%rd126, %rd11, %rd24, %p12;
add.s32 %r54, %r20, %r16;
setp.ge.u32	%p13, %r54, %r17;
@%p13 bra BB18_17;

mov.u64 %rd127, %rd126;

BB18_16:
mul.wide.u32 %rd37, %r54, 8;
add.s64 %rd39, %rd36, %rd37;
ld.shared.u64 %rd40, [%rd39];
add.s64 %rd127, %rd40, %rd127;
add.s32 %r54, %r54, %r20;
setp.lt.u32	%p14, %r54, %r17;
mov.u64 %rd126, %rd127;
@%p14 bra BB18_16;

BB18_17:
mov.u64 %rd125, %rd126;
st.shared.u64 [%rd12], %rd125;

BB18_18:
mov.u64 %rd17, %rd125;
bar.sync 0;
setp.ne.s32	%p15, %r16, 0;
mov.u64 %rd123, %rd17;
@%p15 bra BB18_24;

setp.eq.s32	%p16, %r21, 32;
@%p16 bra BB18_23;
bra.uni BB18_20;

BB18_23:
ld.shared.u64 %rd44, [smemChar+8];
add.s64 %rd45, %rd44, %rd17;
ld.shared.u64 %rd46, [smemChar+16];
add.s64 %rd47, %rd46, %rd45;
ld.shared.u64 %rd48, [smemChar+24];
add.s64 %rd49, %rd48, %rd47;
ld.shared.u64 %rd50, [smemChar+32];
add.s64 %rd51, %rd50, %rd49;
ld.shared.u64 %rd52, [smemChar+40];
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd54, [smemChar+48];
add.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+56];
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+64];
add.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+72];
add.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+80];
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+88];
add.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+96];
add.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+104];
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+112];
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+120];
add.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+128];
add.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+136];
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+144];
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+152];
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+160];
add.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+168];
add.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+176];
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+184];
add.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+192];
add.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+200];
add.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+208];
add.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+216];
add.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+224];
add.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+232];
add.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+240];
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+248];
add.s64 %rd123, %rd104, %rd103;
bra.uni BB18_24;

BB18_20:
add.s64 %rd110, %rd36, 8;
mov.u32 %r55, 1;
setp.lt.u32	%p17, %r21, 2;
mov.u64 %rd121, %rd17;
mov.u64 %rd123, %rd121;
@%p17 bra BB18_24;

mov.u64 %rd124, %rd17;

BB18_22:
ld.shared.u64 %rd43, [%rd110];
add.s64 %rd124, %rd43, %rd124;
add.s64 %rd110, %rd110, 8;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p18, %r55, %r21;
mov.u64 %rd123, %rd124;
@%p18 bra BB18_22;

BB18_24:
setp.ne.s32	%p19, %r16, 0;
@%p19 bra BB18_26;

ld.local.u64 %rd105, [%rd2];
cvta.to.global.u64 %rd106, %rd105;
cvt.u64.u32	%rd107, %r14;
add.s64 %rd108, %rd106, %rd107;
st.global.u8 [%rd108], %rd123;

BB18_26:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot19[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<53>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot19;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd28, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd2, %rd13;
mov.u32 %r41, 0;
mov.pred %p1, 0;
@%p1 bra BB19_2;

BB19_1:
mul.wide.s32 %rd14, %r41, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd2, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p2, %r41, 27;
@%p2 bra BB19_1;

BB19_2:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
shl.b32 %r31, %r30, 9;
mov.u32 %r32, %tid.x;
add.s32 %r3, %r31, %r32;
setp.ge.u32	%p3, %r3, %r22;
@%p3 bra BB19_10;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r42, %r4, -1;
mov.u32 %r33, 0;
setp.lt.s32	%p4, %r42, 1;
mov.u32 %r45, %r3;
mov.u32 %r50, %r33;
@%p4 bra BB19_6;

mul.wide.s32 %rd18, %r4, 4;
add.s64 %rd27, %rd2, %rd18;
mov.u32 %r51, 0;
mov.u32 %r46, %r3;

BB19_5:
ld.local.u32 %r35, [%rd27+4];
rem.u32 %r36, %r46, %r35;
ld.local.u32 %r37, [%rd27+104];
mad.lo.s32 %r51, %r37, %r36, %r51;
div.u32 %r46, %r46, %r35;
add.s64 %rd27, %rd27, -4;
add.s32 %r42, %r42, -1;
setp.gt.s32	%p5, %r42, 0;
mov.u32 %r44, %r46;
mov.u32 %r45, %r44;
mov.u32 %r47, %r51;
mov.u32 %r50, %r47;
@%p5 bra BB19_5;

BB19_6:
mov.u32 %r13, %r50;
mov.u32 %r12, %r45;
ld.param.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd8, %rd19;
ld.param.u32 %r39, [%rd1+108];
ld.local.u32 %r40, [%rd2+108];
mad.lo.s32 %r14, %r40, %r12, %r13;
mul.lo.s32 %r52, %r3, %r39;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB19_9;

mov.u32 %r49, %r33;

BB19_8:
cvt.u64.u32	%rd20, %r52;
add.s64 %rd21, %rd8, %rd20;
ld.global.s8 %rd22, [%rd21];
add.s64 %rd28, %rd22, %rd28;
add.s32 %r52, %r52, %r20;
add.s32 %r49, %r49, 1;
setp.lt.u32	%p7, %r49, %r21;
@%p7 bra BB19_8;

BB19_9:
ld.local.u64 %rd23, [%rd2];
cvta.to.global.u64 %rd24, %rd23;
cvt.u64.u32	%rd25, %r14;
add.s64 %rd26, %rd24, %rd25;
st.global.u8 [%rd26], %rd28;

BB19_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot20[232];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<63>;
.reg .b32 %r<255>;
.reg .b64 %rd<213>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd212, __local_depot20;
cvta.local.u64 %SP, %rd212;
ld.param.u32 %r58, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r59, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r60, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd44, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd45, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
add.u64 %rd46, %SP, 16;
cvta.to.local.u64 %rd3, %rd46;
mov.u32 %r243, 0;
mov.pred %p1, 0;
@%p1 bra BB20_2;

BB20_1:
mul.wide.s32 %rd47, %r243, 8;
add.s64 %rd48, %rd1, %rd47;
ld.param.u64 %rd49, [%rd48];
add.s64 %rd50, %rd3, %rd47;
st.local.u64 [%rd50], %rd49;
add.s32 %r243, %r243, 1;
setp.lt.u32	%p2, %r243, 27;
@%p2 bra BB20_1;

BB20_2:
ld.param.u64 %rd51, [%rd2];
cvta.to.global.u64 %rd6, %rd51;
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r3, %r63, %r64, %r65;
ld.param.u32 %r4, [%rd1+208];
add.s32 %r244, %r4, -1;
mov.u32 %r248, 0;
setp.lt.s32	%p3, %r244, 1;
mov.u32 %r246, %r3;
@%p3 bra BB20_5;

mul.wide.s32 %rd52, %r4, 4;
add.s64 %rd189, %rd3, %rd52;
mad.lo.s32 %r247, %r63, %r64, %r65;
mov.u32 %r248, 0;

BB20_4:
ld.local.u32 %r71, [%rd189+4];
rem.u32 %r72, %r247, %r71;
ld.local.u32 %r73, [%rd189+104];
mad.lo.s32 %r248, %r73, %r72, %r248;
div.u32 %r247, %r247, %r71;
add.s64 %rd189, %rd189, -4;
add.s32 %r244, %r244, -1;
setp.gt.s32	%p4, %r244, 0;
mov.u32 %r245, %r247;
mov.u32 %r246, %r245;
@%p4 bra BB20_4;

BB20_5:
mov.u32 %r13, %r246;
ld.param.u32 %r74, [%rd2+108];
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r15, %r75, %r13, %r248;
mul.lo.s32 %r16, %r3, %r74;
mov.u32 %r80, %nctaid.y;
setp.eq.s32	%p5, %r80, 1;
mov.u32 %r17, %ntid.y;
@%p5 bra BB20_41;
bra.uni BB20_6;

BB20_41:
mad.lo.s32 %r213, %r63, %r64, %r65;
setp.lt.u32	%p47, %r213, %r60;
ld.local.u64 %rd32, [%rd3];
min.u32 %r44, %r59, %r17;
mov.u32 %r45, %tid.y;
setp.lt.u32	%p48, %r45, %r59;
and.pred %p49, %p47, %p48;
mov.u64 %rd202, %rd43;
@!%p49 bra BB20_50;
bra.uni BB20_42;

BB20_42:
mul.lo.s32 %r46, %r17, 3;
shl.b32 %r47, %r17, 1;
shl.b32 %r48, %r17, 2;
mov.u32 %r253, %r45;
mov.u64 %rd203, %rd43;

BB20_43:
mov.u32 %r50, %r253;
add.s32 %r51, %r50, %r46;
setp.lt.u32	%p50, %r51, %r59;
mad.lo.s32 %r214, %r50, %r58, %r16;
cvt.u64.u32	%rd150, %r214;
add.s64 %rd34, %rd6, %rd150;
add.s32 %r52, %r50, %r17;
mad.lo.s32 %r215, %r52, %r58, %r16;
cvt.u64.u32	%rd151, %r215;
add.s64 %rd35, %rd6, %rd151;
add.s32 %r53, %r50, %r47;
mad.lo.s32 %r216, %r53, %r58, %r16;
cvt.u64.u32	%rd152, %r216;
add.s64 %rd36, %rd6, %rd152;
@%p50 bra BB20_48;
bra.uni BB20_44;

BB20_48:
ld.global.s8 %rd160, [%rd34];
ld.global.s8 %rd161, [%rd35];
ld.global.s8 %rd162, [%rd36];
mad.lo.s32 %r217, %r51, %r58, %r16;
cvt.u64.u32	%rd163, %r217;
add.s64 %rd164, %rd6, %rd163;
ld.global.s8 %rd165, [%rd164];
add.s64 %rd166, %rd160, %rd203;
add.s64 %rd167, %rd166, %rd161;
add.s64 %rd168, %rd167, %rd162;
add.s64 %rd204, %rd168, %rd165;
bra.uni BB20_49;

BB20_44:
setp.lt.u32	%p51, %r53, %r59;
@%p51 bra BB20_47;
bra.uni BB20_45;

BB20_47:
ld.global.s8 %rd155, [%rd34];
ld.global.s8 %rd156, [%rd35];
ld.global.s8 %rd157, [%rd36];
add.s64 %rd158, %rd155, %rd203;
add.s64 %rd159, %rd158, %rd156;
add.s64 %rd204, %rd159, %rd157;
bra.uni BB20_49;

BB20_45:
ld.global.s8 %rd153, [%rd34];
add.s64 %rd204, %rd153, %rd203;
setp.ge.u32	%p52, %r52, %r59;
@%p52 bra BB20_49;

ld.global.s8 %rd154, [%rd35];
add.s64 %rd204, %rd204, %rd154;

BB20_49:
mov.u64 %rd203, %rd204;
add.s32 %r54, %r50, %r48;
setp.lt.u32	%p53, %r54, %r59;
mov.u32 %r253, %r54;
mov.u64 %rd202, %rd203;
@%p53 bra BB20_43;

BB20_50:
mad.lo.s32 %r221, %r45, %r63, %r65;
mul.wide.u32 %rd169, %r221, 8;
mov.u64 %rd170, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd171, %rd170, %rd169;
st.shared.u64 [%rd171], %rd202;
clz.b32 %r222, %r44;
mov.u32 %r223, 31;
sub.s32 %r224, %r223, %r222;
mov.u32 %r225, 1;
shl.b32 %r226, %r225, %r224;
setp.eq.s32	%p54, %r44, %r226;
selp.u32	%r227, 1, 0, %p54;
shr.s32 %r254, %r226, %r227;
setp.lt.s32	%p55, %r254, 1;
@%p55 bra BB20_54;

BB20_51:
bar.sync 0;
add.s32 %r228, %r254, %r45;
setp.lt.u32	%p56, %r228, %r44;
setp.lt.u32	%p57, %r45, %r254;
and.pred %p58, %p57, %p56;
@!%p58 bra BB20_53;
bra.uni BB20_52;

BB20_52:
cvt.u64.u32	%rd172, %r221;
mul.lo.s32 %r233, %r254, %r63;
cvt.u64.u32	%rd176, %r233;
add.s64 %rd177, %rd176, %rd172;
shl.b64 %rd178, %rd177, 3;
add.s64 %rd179, %rd170, %rd178;
ld.shared.u64 %rd180, [%rd179];
ld.shared.u64 %rd181, [%rd171];
add.s64 %rd182, %rd180, %rd181;
st.shared.u64 [%rd171], %rd182;

BB20_53:
shr.s32 %r254, %r254, 1;
setp.gt.s32	%p59, %r254, 0;
@%p59 bra BB20_51;

BB20_54:
setp.eq.s32	%p61, %r45, 0;
and.pred %p62, %p61, %p47;
@!%p62 bra BB20_56;
bra.uni BB20_55;

BB20_55:
ld.shared.u64 %rd186, [%rd171];
cvt.u64.u32	%rd187, %r15;
add.s64 %rd188, %rd32, %rd187;
st.u8 [%rd188], %rd186;
bra.uni BB20_56;

BB20_6:
mad.lo.s32 %r84, %r63, %r64, %r65;
setp.lt.u32	%p6, %r84, %r60;
mov.u32 %r85, %ctaid.y;
shl.b32 %r86, %r85, 8;
sub.s32 %r87, %r59, %r86;
mov.u32 %r88, 256;
min.u32 %r18, %r87, %r88;
mad.lo.s32 %r19, %r86, %r58, %r16;
min.u32 %r20, %r18, %r17;
mov.u32 %r89, %tid.y;
setp.lt.u32	%p7, %r89, %r18;
and.pred %p8, %p6, %p7;
mov.u64 %rd209, %rd43;
@!%p8 bra BB20_15;
bra.uni BB20_7;

BB20_7:
mov.u32 %r249, %tid.y;
mov.u64 %rd210, %rd43;

BB20_8:
mad.lo.s32 %r23, %r17, 3, %r249;
setp.lt.u32	%p9, %r23, %r18;
add.s32 %r24, %r249, %r17;
shl.b32 %r91, %r17, 1;
add.s32 %r25, %r249, %r91;
mad.lo.s32 %r92, %r249, %r58, %r19;
cvt.u64.u32	%rd53, %r92;
add.s64 %rd11, %rd6, %rd53;
mad.lo.s32 %r93, %r24, %r58, %r19;
cvt.u64.u32	%rd54, %r93;
add.s64 %rd12, %rd6, %rd54;
mad.lo.s32 %r94, %r25, %r58, %r19;
cvt.u64.u32	%rd55, %r94;
add.s64 %rd13, %rd6, %rd55;
@%p9 bra BB20_13;
bra.uni BB20_9;

BB20_13:
ld.global.s8 %rd63, [%rd11];
ld.global.s8 %rd64, [%rd12];
ld.global.s8 %rd65, [%rd13];
mad.lo.s32 %r95, %r23, %r58, %r19;
cvt.u64.u32	%rd66, %r95;
add.s64 %rd67, %rd6, %rd66;
ld.global.s8 %rd68, [%rd67];
add.s64 %rd69, %rd63, %rd210;
add.s64 %rd70, %rd69, %rd64;
add.s64 %rd71, %rd70, %rd65;
add.s64 %rd211, %rd71, %rd68;
bra.uni BB20_14;

BB20_9:
setp.lt.u32	%p10, %r25, %r18;
@%p10 bra BB20_12;
bra.uni BB20_10;

BB20_12:
ld.global.s8 %rd58, [%rd11];
ld.global.s8 %rd59, [%rd12];
ld.global.s8 %rd60, [%rd13];
add.s64 %rd61, %rd58, %rd210;
add.s64 %rd62, %rd61, %rd59;
add.s64 %rd211, %rd62, %rd60;
bra.uni BB20_14;

BB20_10:
ld.global.s8 %rd56, [%rd11];
add.s64 %rd211, %rd56, %rd210;
setp.ge.u32	%p11, %r24, %r18;
@%p11 bra BB20_14;

ld.global.s8 %rd57, [%rd12];
add.s64 %rd211, %rd211, %rd57;

BB20_14:
mov.u64 %rd210, %rd211;
shl.b32 %r97, %r17, 2;
add.s32 %r249, %r249, %r97;
setp.lt.u32	%p12, %r249, %r18;
mov.u64 %rd195, %rd210;
mov.u64 %rd209, %rd195;
@%p12 bra BB20_8;

BB20_15:
mov.u64 %rd19, %rd209;
mad.lo.s32 %r100, %r89, %r63, %r65;
mul.wide.u32 %rd72, %r100, 8;
mov.u64 %rd73, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd74, %rd73, %rd72;
st.shared.u64 [%rd74], %rd19;
clz.b32 %r101, %r20;
mov.u32 %r102, 31;
sub.s32 %r103, %r102, %r101;
mov.u32 %r104, 1;
shl.b32 %r105, %r104, %r103;
setp.eq.s32	%p13, %r20, %r105;
selp.u32	%r106, 1, 0, %p13;
shr.s32 %r250, %r105, %r106;
setp.lt.s32	%p14, %r250, 1;
@%p14 bra BB20_19;

BB20_16:
bar.sync 0;
add.s32 %r107, %r250, %r89;
setp.lt.u32	%p15, %r107, %r20;
setp.lt.u32	%p16, %r89, %r250;
and.pred %p17, %p16, %p15;
@!%p17 bra BB20_18;
bra.uni BB20_17;

BB20_17:
cvt.u64.u32	%rd75, %r100;
mul.lo.s32 %r112, %r250, %r63;
cvt.u64.u32	%rd79, %r112;
add.s64 %rd80, %rd79, %rd75;
shl.b64 %rd81, %rd80, 3;
add.s64 %rd82, %rd73, %rd81;
ld.shared.u64 %rd83, [%rd82];
ld.shared.u64 %rd84, [%rd74];
add.s64 %rd85, %rd83, %rd84;
st.shared.u64 [%rd74], %rd85;

BB20_18:
shr.s32 %r250, %r250, 1;
setp.gt.s32	%p18, %r250, 0;
@%p18 bra BB20_16;

BB20_19:
setp.eq.s32	%p20, %r89, 0;
and.pred %p21, %p20, %p6;
@!%p21 bra BB20_21;
bra.uni BB20_20;

BB20_20:
mov.u32 %r118, %tid.y;
mad.lo.s32 %r121, %r118, %r63, %r65;
mul.wide.u32 %rd86, %r121, 8;
add.s64 %rd88, %rd73, %rd86;
ld.shared.u64 %rd89, [%rd88];
add.u64 %rd90, %SP, 8;
cvta.to.local.u64 %rd91, %rd90;
st.local.u64 [%rd91], %rd89;
ld.local.u64 %rd92, [%rd91];
add.u64 %rd93, %SP, 0;
cvta.to.local.u64 %rd94, %rd93;
st.local.u64 [%rd94], %rd92;
ld.local.u64 %rd95, [%rd94];
mad.lo.s32 %r125, %r85, %r60, %r84;
cvta.to.global.u64 %rd96, %rd44;
mul.wide.u32 %rd97, %r125, 8;
add.s64 %rd98, %rd96, %rd97;
st.volatile.global.u64 [%rd98], %rd95;

BB20_21:
membar.gl;
bar.sync 0;
or.b32 %r128, %r89, %r65;
setp.ne.s32	%p22, %r128, 0;
@%p22 bra BB20_23;

cvta.to.global.u64 %rd99, %rd45;
mul.wide.u32 %rd100, %r64, 4;
add.s64 %rd101, %rd99, %rd100;
atom.global.add.u32 %r130, [%rd101], 1;
add.s32 %r132, %r80, -1;
setp.eq.s32	%p23, %r130, %r132;
selp.u32	%r133, 1, 0, %p23;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r133;

BB20_23:
bar.sync 0;
ld.shared.u32 %r134, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p24, %r134, 0;
@%p24 bra BB20_56;

setp.ge.u32	%p25, %r89, %r80;
mov.u64 %rd208, %rd43;
@%p25 bra BB20_26;

mov.u32 %r137, %tid.y;
mad.lo.s32 %r142, %r137, %r60, %r84;
cvta.to.global.u64 %rd102, %rd44;
mul.wide.u32 %rd103, %r142, 8;
add.s64 %rd104, %rd102, %rd103;
ld.volatile.global.u64 %rd208, [%rd104];

BB20_26:
mov.u64 %rd205, %rd208;
setp.lt.u32	%p27, %r80, %r17;
sub.s32 %r149, %r80, %r17;
selp.b32	%r150, 0, %r149, %p27;
ld.local.u64 %rd22, [%rd3];
min.u32 %r31, %r80, %r17;
setp.lt.u32	%p28, %r89, %r150;
and.pred %p29, %p6, %p28;
@!%p29 bra BB20_35;
bra.uni BB20_27;

BB20_27:
mov.u32 %r251, %r89;
mov.u64 %rd206, %rd205;

BB20_28:
mov.u32 %r33, %r251;
mad.lo.s32 %r34, %r17, 3, %r33;
setp.lt.u32	%p31, %r34, %r150;
add.s32 %r35, %r33, %r17;
shl.b32 %r36, %r17, 1;
add.s32 %r37, %r33, %r36;
mad.lo.s32 %r38, %r17, %r60, %r84;
mad.lo.s32 %r160, %r33, %r60, %r38;
cvta.to.global.u64 %rd105, %rd44;
mul.wide.u32 %rd106, %r160, 8;
add.s64 %rd24, %rd105, %rd106;
mad.lo.s32 %r161, %r35, %r60, %r38;
mul.wide.u32 %rd107, %r161, 8;
add.s64 %rd25, %rd105, %rd107;
@%p31 bra BB20_33;
bra.uni BB20_29;

BB20_33:
ld.volatile.global.u64 %rd118, [%rd24];
mad.lo.s32 %r173, %r37, %r60, %r38;
mul.wide.u32 %rd119, %r173, 8;
add.s64 %rd121, %rd105, %rd119;
mad.lo.s32 %r180, %r34, %r60, %r38;
mul.wide.u32 %rd122, %r180, 8;
add.s64 %rd123, %rd105, %rd122;
add.s64 %rd124, %rd118, %rd206;
ld.volatile.global.u64 %rd125, [%rd25];
add.s64 %rd126, %rd124, %rd125;
ld.volatile.global.u64 %rd127, [%rd121];
add.s64 %rd128, %rd126, %rd127;
ld.volatile.global.u64 %rd129, [%rd123];
add.s64 %rd207, %rd128, %rd129;
bra.uni BB20_34;

BB20_29:
setp.lt.u32	%p33, %r37, %r150;
@%p33 bra BB20_32;
bra.uni BB20_30;

BB20_32:
ld.volatile.global.u64 %rd110, [%rd24];
mad.lo.s32 %r171, %r37, %r60, %r38;
mul.wide.u32 %rd112, %r171, 8;
add.s64 %rd113, %rd105, %rd112;
add.s64 %rd114, %rd110, %rd206;
ld.volatile.global.u64 %rd115, [%rd25];
add.s64 %rd116, %rd114, %rd115;
ld.volatile.global.u64 %rd117, [%rd113];
add.s64 %rd207, %rd116, %rd117;
bra.uni BB20_34;

BB20_30:
ld.volatile.global.u64 %rd108, [%rd24];
add.s64 %rd207, %rd108, %rd206;
setp.ge.u32	%p35, %r35, %r150;
@%p35 bra BB20_34;

ld.volatile.global.u64 %rd109, [%rd25];
add.s64 %rd207, %rd207, %rd109;

BB20_34:
mov.u64 %rd206, %rd207;
shl.b32 %r182, %r17, 2;
add.s32 %r39, %r33, %r182;
setp.lt.u32	%p37, %r39, %r150;
mov.u32 %r251, %r39;
mov.u64 %rd205, %rd206;
@%p37 bra BB20_28;

BB20_35:
st.shared.u64 [%rd74], %rd205;
clz.b32 %r189, %r31;
sub.s32 %r191, %r102, %r189;
shl.b32 %r193, %r104, %r191;
setp.eq.s32	%p38, %r31, %r193;
selp.u32	%r194, 1, 0, %p38;
shr.s32 %r252, %r193, %r194;
setp.lt.s32	%p39, %r252, 1;
@%p39 bra BB20_39;

BB20_36:
bar.sync 0;
add.s32 %r195, %r252, %r89;
setp.lt.u32	%p40, %r195, %r31;
setp.lt.u32	%p41, %r89, %r252;
and.pred %p42, %p41, %p40;
@!%p42 bra BB20_38;
bra.uni BB20_37;

BB20_37:
cvt.u64.u32	%rd133, %r100;
mul.lo.s32 %r200, %r252, %r63;
cvt.u64.u32	%rd137, %r200;
add.s64 %rd138, %rd137, %rd133;
shl.b64 %rd139, %rd138, 3;
add.s64 %rd140, %rd73, %rd139;
ld.shared.u64 %rd141, [%rd140];
ld.shared.u64 %rd142, [%rd74];
add.s64 %rd143, %rd141, %rd142;
st.shared.u64 [%rd74], %rd143;

BB20_38:
shr.s32 %r252, %r252, 1;
setp.gt.s32	%p43, %r252, 0;
@%p43 bra BB20_36;

BB20_39:
@!%p21 bra BB20_56;
bra.uni BB20_40;

BB20_40:
ld.shared.u64 %rd147, [%rd74];
cvt.u64.u32	%rd148, %r15;
add.s64 %rd149, %rd22, %rd148;
st.u8 [%rd149], %rd147;

BB20_56:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot21[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<61>;
.reg .b64 %rd<131>;


mov.u64 %rd130, __local_depot21;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r27, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r28, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd25, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd3, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd2, %rd26;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB21_2;

BB21_1:
mul.wide.s32 %rd27, %r51, 8;
add.s64 %rd28, %rd3, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd2, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB21_1;

BB21_2:
mov.u32 %r30, %nctaid.y;
mov.u32 %r31, %ctaid.z;
mov.u32 %r32, %ctaid.y;
mad.lo.s32 %r33, %r30, %r31, %r32;
mov.u32 %r34, %nctaid.x;
mov.u32 %r35, %ctaid.x;
mad.lo.s32 %r3, %r33, %r34, %r35;
setp.ge.u32	%p3, %r3, %r28;
@%p3 bra BB21_26;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r52, %r4, -1;
mov.u32 %r57, 0;
setp.lt.s32	%p4, %r52, 1;
mov.u32 %r55, %r3;
@%p4 bra BB21_6;

mul.wide.s32 %rd31, %r4, 4;
add.s64 %rd109, %rd2, %rd31;
mov.u32 %r57, 0;
mov.u32 %r56, %r3;

BB21_5:
ld.local.u32 %r38, [%rd109+4];
rem.u32 %r39, %r56, %r38;
ld.local.u32 %r40, [%rd109+104];
mad.lo.s32 %r57, %r40, %r39, %r57;
div.u32 %r56, %r56, %r38;
add.s64 %rd109, %rd109, -4;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p5, %r52, 0;
mov.u32 %r54, %r56;
mov.u32 %r55, %r54;
@%p5 bra BB21_5;

BB21_6:
mov.u32 %r12, %r55;
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r41, [%rd1+12];
ld.param.u32 %r42, [%rd1+108];
ld.param.u32 %r43, [%rd1+112];
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r14, %r44, %r12, %r57;
rem.u32 %r45, %r3, %r41;
mul.lo.s32 %r46, %r43, %r45;
div.u32 %r47, %r3, %r41;
mad.lo.s32 %r15, %r42, %r47, %r46;
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ntid.x;
setp.ge.u32	%p6, %r16, %r27;
mov.u64 %rd128, %rd25;
@%p6 bra BB21_9;

cvta.to.global.u64 %rd9, %rd8;
mov.u32 %r58, %r16;
mov.u64 %rd129, %rd25;

BB21_8:
mov.u32 %r18, %r58;
add.s32 %r48, %r15, %r18;
cvt.u64.u32	%rd32, %r48;
add.s64 %rd33, %rd9, %rd32;
ld.global.s8 %rd34, [%rd33];
add.s64 %rd129, %rd34, %rd129;
add.s32 %r19, %r17, %r18;
setp.lt.u32	%p7, %r19, %r27;
mov.u32 %r58, %r19;
mov.u64 %rd113, %rd129;
mov.u64 %rd128, %rd113;
@%p7 bra BB21_8;

BB21_9:
mov.u64 %rd114, %rd128;
mov.u64 %rd12, %rd114;
setp.eq.s32	%p8, %r17, 0;
mov.u64 %rd123, %rd25;
@%p8 bra BB21_24;

mul.wide.u32 %rd35, %r16, 8;
mov.u64 %rd36, smemChar;
add.s64 %rd13, %rd36, %rd35;
setp.ge.u32	%p9, %r16, %r17;
@%p9 bra BB21_12;

st.shared.u64 [%rd13], %rd12;

BB21_12:
bar.sync 0;
mov.u32 %r20, WARP_SZ;
min.u32 %r21, %r17, %r20;
setp.ge.u32	%p10, %r20, %r17;
mov.u64 %rd125, %rd12;
@%p10 bra BB21_18;

div.u32 %r49, %r16, %r20;
setp.ne.s32	%p11, %r49, 0;
mov.u64 %rd115, %rd12;
mov.u64 %rd125, %rd115;
@%p11 bra BB21_18;

setp.lt.u32	%p12, %r16, %r17;
selp.b64	%rd126, %rd12, %rd25, %p12;
add.s32 %r59, %r20, %r16;
setp.ge.u32	%p13, %r59, %r17;
@%p13 bra BB21_17;

mov.u64 %rd127, %rd126;

BB21_16:
mul.wide.u32 %rd37, %r59, 8;
add.s64 %rd39, %rd36, %rd37;
ld.shared.u64 %rd40, [%rd39];
add.s64 %rd127, %rd40, %rd127;
add.s32 %r59, %r59, %r20;
setp.lt.u32	%p14, %r59, %r17;
mov.u64 %rd126, %rd127;
@%p14 bra BB21_16;

BB21_17:
mov.u64 %rd125, %rd126;
st.shared.u64 [%rd13], %rd125;

BB21_18:
mov.u64 %rd18, %rd125;
bar.sync 0;
setp.ne.s32	%p15, %r16, 0;
mov.u64 %rd123, %rd18;
@%p15 bra BB21_24;

setp.eq.s32	%p16, %r21, 32;
@%p16 bra BB21_23;
bra.uni BB21_20;

BB21_23:
ld.shared.u64 %rd44, [smemChar+8];
add.s64 %rd45, %rd44, %rd18;
ld.shared.u64 %rd46, [smemChar+16];
add.s64 %rd47, %rd46, %rd45;
ld.shared.u64 %rd48, [smemChar+24];
add.s64 %rd49, %rd48, %rd47;
ld.shared.u64 %rd50, [smemChar+32];
add.s64 %rd51, %rd50, %rd49;
ld.shared.u64 %rd52, [smemChar+40];
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd54, [smemChar+48];
add.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+56];
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+64];
add.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+72];
add.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+80];
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+88];
add.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+96];
add.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+104];
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+112];
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+120];
add.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+128];
add.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+136];
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+144];
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+152];
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+160];
add.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+168];
add.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+176];
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+184];
add.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+192];
add.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+200];
add.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+208];
add.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+216];
add.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+224];
add.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+232];
add.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+240];
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+248];
add.s64 %rd123, %rd104, %rd103;
bra.uni BB21_24;

BB21_20:
add.s64 %rd110, %rd36, 8;
mov.u32 %r60, 1;
setp.lt.u32	%p17, %r21, 2;
mov.u64 %rd121, %rd18;
mov.u64 %rd123, %rd121;
@%p17 bra BB21_24;

mov.u64 %rd124, %rd18;

BB21_22:
ld.shared.u64 %rd43, [%rd110];
add.s64 %rd124, %rd43, %rd124;
add.s64 %rd110, %rd110, 8;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p18, %r60, %r21;
mov.u64 %rd123, %rd124;
@%p18 bra BB21_22;

BB21_24:
setp.ne.s32	%p19, %r16, 0;
@%p19 bra BB21_26;

ld.local.u64 %rd105, [%rd2];
cvta.to.global.u64 %rd106, %rd105;
cvt.u64.u32	%rd107, %r14;
add.s64 %rd108, %rd106, %rd107;
st.global.u8 [%rd108], %rd123;

BB21_26:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot22[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<55>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot22;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd28, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd2, %rd14;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB22_2;

BB22_1:
mul.wide.s32 %rd15, %r46, 8;
add.s64 %rd16, %rd3, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd2, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB22_1;

BB22_2:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
shl.b32 %r31, %r30, 9;
mov.u32 %r32, %tid.x;
add.s32 %r3, %r31, %r32;
setp.ge.u32	%p3, %r3, %r22;
@%p3 bra BB22_10;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r47, %r4, -1;
mov.u32 %r52, 0;
setp.lt.s32	%p4, %r47, 1;
mov.u32 %r50, %r3;
@%p4 bra BB22_6;

mul.wide.s32 %rd19, %r4, 4;
add.s64 %rd27, %rd2, %rd19;
mov.u32 %r52, 0;
mov.u32 %r51, %r3;

BB22_5:
ld.local.u32 %r35, [%rd27+4];
rem.u32 %r36, %r51, %r35;
ld.local.u32 %r37, [%rd27+104];
mad.lo.s32 %r52, %r37, %r36, %r52;
div.u32 %r51, %r51, %r35;
add.s64 %rd27, %rd27, -4;
add.s32 %r47, %r47, -1;
setp.gt.s32	%p5, %r47, 0;
mov.u32 %r49, %r51;
mov.u32 %r50, %r49;
@%p5 bra BB22_5;

BB22_6:
mov.u32 %r12, %r50;
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r38, [%rd1+12];
ld.param.u32 %r39, [%rd1+108];
ld.param.u32 %r40, [%rd1+112];
ld.local.u32 %r41, [%rd2+108];
mad.lo.s32 %r14, %r41, %r12, %r52;
rem.u32 %r42, %r3, %r38;
mul.lo.s32 %r43, %r40, %r42;
div.u32 %r44, %r3, %r38;
mad.lo.s32 %r54, %r39, %r44, %r43;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB22_9;

cvta.to.global.u64 %rd9, %rd8;
mov.u32 %r53, 0;

BB22_8:
cvt.u64.u32	%rd20, %r54;
add.s64 %rd21, %rd9, %rd20;
ld.global.s8 %rd22, [%rd21];
add.s64 %rd28, %rd22, %rd28;
add.s32 %r54, %r54, %r20;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p7, %r53, %r21;
@%p7 bra BB22_8;

BB22_9:
ld.local.u64 %rd23, [%rd2];
cvta.to.global.u64 %rd24, %rd23;
cvt.u64.u32	%rd25, %r14;
add.s64 %rd26, %rd24, %rd25;
st.global.u8 [%rd26], %rd28;

BB22_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot23[232];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<63>;
.reg .b32 %r<260>;
.reg .b64 %rd<213>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd212, __local_depot23;
cvta.local.u64 %SP, %rd212;
ld.param.u32 %r58, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r59, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r60, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd44, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd45, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
add.u64 %rd46, %SP, 16;
cvta.to.local.u64 %rd3, %rd46;
mov.u32 %r248, 0;
mov.pred %p1, 0;
@%p1 bra BB23_2;

BB23_1:
mul.wide.s32 %rd47, %r248, 8;
add.s64 %rd48, %rd1, %rd47;
ld.param.u64 %rd49, [%rd48];
add.s64 %rd50, %rd3, %rd47;
st.local.u64 [%rd50], %rd49;
add.s32 %r248, %r248, 1;
setp.lt.u32	%p2, %r248, 27;
@%p2 bra BB23_1;

BB23_2:
ld.param.u64 %rd51, [%rd2];
cvta.to.global.u64 %rd6, %rd51;
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r3, %r63, %r64, %r65;
ld.param.u32 %r4, [%rd1+208];
add.s32 %r249, %r4, -1;
mov.u32 %r253, 0;
setp.lt.s32	%p3, %r249, 1;
mov.u32 %r251, %r3;
@%p3 bra BB23_5;

mul.wide.s32 %rd52, %r4, 4;
add.s64 %rd189, %rd3, %rd52;
mad.lo.s32 %r252, %r63, %r64, %r65;
mov.u32 %r253, 0;

BB23_4:
ld.local.u32 %r71, [%rd189+4];
rem.u32 %r72, %r252, %r71;
ld.local.u32 %r73, [%rd189+104];
mad.lo.s32 %r253, %r73, %r72, %r253;
div.u32 %r252, %r252, %r71;
add.s64 %rd189, %rd189, -4;
add.s32 %r249, %r249, -1;
setp.gt.s32	%p4, %r249, 0;
mov.u32 %r250, %r252;
mov.u32 %r251, %r250;
@%p4 bra BB23_4;

BB23_5:
mov.u32 %r13, %r251;
ld.param.u32 %r74, [%rd2+12];
ld.param.u32 %r75, [%rd2+108];
ld.param.u32 %r76, [%rd2+112];
ld.local.u32 %r77, [%rd3+108];
mad.lo.s32 %r15, %r77, %r13, %r253;
rem.u32 %r82, %r3, %r74;
mul.lo.s32 %r83, %r76, %r82;
div.u32 %r84, %r3, %r74;
mad.lo.s32 %r16, %r75, %r84, %r83;
mov.u32 %r85, %nctaid.y;
setp.eq.s32	%p5, %r85, 1;
mov.u32 %r17, %ntid.y;
@%p5 bra BB23_41;
bra.uni BB23_6;

BB23_41:
mad.lo.s32 %r218, %r63, %r64, %r65;
setp.lt.u32	%p47, %r218, %r60;
ld.local.u64 %rd32, [%rd3];
min.u32 %r44, %r59, %r17;
mov.u32 %r45, %tid.y;
setp.lt.u32	%p48, %r45, %r59;
and.pred %p49, %p47, %p48;
mov.u64 %rd202, %rd43;
@!%p49 bra BB23_50;
bra.uni BB23_42;

BB23_42:
mul.lo.s32 %r46, %r17, 3;
shl.b32 %r47, %r17, 1;
shl.b32 %r48, %r17, 2;
mov.u32 %r258, %r45;
mov.u64 %rd203, %rd43;

BB23_43:
mov.u32 %r50, %r258;
add.s32 %r51, %r50, %r46;
setp.lt.u32	%p50, %r51, %r59;
mad.lo.s32 %r219, %r50, %r58, %r16;
cvt.u64.u32	%rd150, %r219;
add.s64 %rd34, %rd6, %rd150;
add.s32 %r52, %r50, %r17;
mad.lo.s32 %r220, %r52, %r58, %r16;
cvt.u64.u32	%rd151, %r220;
add.s64 %rd35, %rd6, %rd151;
add.s32 %r53, %r50, %r47;
mad.lo.s32 %r221, %r53, %r58, %r16;
cvt.u64.u32	%rd152, %r221;
add.s64 %rd36, %rd6, %rd152;
@%p50 bra BB23_48;
bra.uni BB23_44;

BB23_48:
ld.global.s8 %rd160, [%rd34];
ld.global.s8 %rd161, [%rd35];
ld.global.s8 %rd162, [%rd36];
mad.lo.s32 %r222, %r51, %r58, %r16;
cvt.u64.u32	%rd163, %r222;
add.s64 %rd164, %rd6, %rd163;
ld.global.s8 %rd165, [%rd164];
add.s64 %rd166, %rd160, %rd203;
add.s64 %rd167, %rd166, %rd161;
add.s64 %rd168, %rd167, %rd162;
add.s64 %rd204, %rd168, %rd165;
bra.uni BB23_49;

BB23_44:
setp.lt.u32	%p51, %r53, %r59;
@%p51 bra BB23_47;
bra.uni BB23_45;

BB23_47:
ld.global.s8 %rd155, [%rd34];
ld.global.s8 %rd156, [%rd35];
ld.global.s8 %rd157, [%rd36];
add.s64 %rd158, %rd155, %rd203;
add.s64 %rd159, %rd158, %rd156;
add.s64 %rd204, %rd159, %rd157;
bra.uni BB23_49;

BB23_45:
ld.global.s8 %rd153, [%rd34];
add.s64 %rd204, %rd153, %rd203;
setp.ge.u32	%p52, %r52, %r59;
@%p52 bra BB23_49;

ld.global.s8 %rd154, [%rd35];
add.s64 %rd204, %rd204, %rd154;

BB23_49:
mov.u64 %rd203, %rd204;
add.s32 %r54, %r50, %r48;
setp.lt.u32	%p53, %r54, %r59;
mov.u32 %r258, %r54;
mov.u64 %rd202, %rd203;
@%p53 bra BB23_43;

BB23_50:
mad.lo.s32 %r226, %r45, %r63, %r65;
mul.wide.u32 %rd169, %r226, 8;
mov.u64 %rd170, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd171, %rd170, %rd169;
st.shared.u64 [%rd171], %rd202;
clz.b32 %r227, %r44;
mov.u32 %r228, 31;
sub.s32 %r229, %r228, %r227;
mov.u32 %r230, 1;
shl.b32 %r231, %r230, %r229;
setp.eq.s32	%p54, %r44, %r231;
selp.u32	%r232, 1, 0, %p54;
shr.s32 %r259, %r231, %r232;
setp.lt.s32	%p55, %r259, 1;
@%p55 bra BB23_54;

BB23_51:
bar.sync 0;
add.s32 %r233, %r259, %r45;
setp.lt.u32	%p56, %r233, %r44;
setp.lt.u32	%p57, %r45, %r259;
and.pred %p58, %p57, %p56;
@!%p58 bra BB23_53;
bra.uni BB23_52;

BB23_52:
cvt.u64.u32	%rd172, %r226;
mul.lo.s32 %r238, %r259, %r63;
cvt.u64.u32	%rd176, %r238;
add.s64 %rd177, %rd176, %rd172;
shl.b64 %rd178, %rd177, 3;
add.s64 %rd179, %rd170, %rd178;
ld.shared.u64 %rd180, [%rd179];
ld.shared.u64 %rd181, [%rd171];
add.s64 %rd182, %rd180, %rd181;
st.shared.u64 [%rd171], %rd182;

BB23_53:
shr.s32 %r259, %r259, 1;
setp.gt.s32	%p59, %r259, 0;
@%p59 bra BB23_51;

BB23_54:
setp.eq.s32	%p61, %r45, 0;
and.pred %p62, %p61, %p47;
@!%p62 bra BB23_56;
bra.uni BB23_55;

BB23_55:
ld.shared.u64 %rd186, [%rd171];
cvt.u64.u32	%rd187, %r15;
add.s64 %rd188, %rd32, %rd187;
st.u8 [%rd188], %rd186;
bra.uni BB23_56;

BB23_6:
mad.lo.s32 %r89, %r63, %r64, %r65;
setp.lt.u32	%p6, %r89, %r60;
mov.u32 %r90, %ctaid.y;
shl.b32 %r91, %r90, 8;
sub.s32 %r92, %r59, %r91;
mov.u32 %r93, 256;
min.u32 %r18, %r92, %r93;
mad.lo.s32 %r19, %r91, %r58, %r16;
min.u32 %r20, %r18, %r17;
mov.u32 %r94, %tid.y;
setp.lt.u32	%p7, %r94, %r18;
and.pred %p8, %p6, %p7;
mov.u64 %rd209, %rd43;
@!%p8 bra BB23_15;
bra.uni BB23_7;

BB23_7:
mov.u32 %r254, %tid.y;
mov.u64 %rd210, %rd43;

BB23_8:
mad.lo.s32 %r23, %r17, 3, %r254;
setp.lt.u32	%p9, %r23, %r18;
add.s32 %r24, %r254, %r17;
shl.b32 %r96, %r17, 1;
add.s32 %r25, %r254, %r96;
mad.lo.s32 %r97, %r254, %r58, %r19;
cvt.u64.u32	%rd53, %r97;
add.s64 %rd11, %rd6, %rd53;
mad.lo.s32 %r98, %r24, %r58, %r19;
cvt.u64.u32	%rd54, %r98;
add.s64 %rd12, %rd6, %rd54;
mad.lo.s32 %r99, %r25, %r58, %r19;
cvt.u64.u32	%rd55, %r99;
add.s64 %rd13, %rd6, %rd55;
@%p9 bra BB23_13;
bra.uni BB23_9;

BB23_13:
ld.global.s8 %rd63, [%rd11];
ld.global.s8 %rd64, [%rd12];
ld.global.s8 %rd65, [%rd13];
mad.lo.s32 %r100, %r23, %r58, %r19;
cvt.u64.u32	%rd66, %r100;
add.s64 %rd67, %rd6, %rd66;
ld.global.s8 %rd68, [%rd67];
add.s64 %rd69, %rd63, %rd210;
add.s64 %rd70, %rd69, %rd64;
add.s64 %rd71, %rd70, %rd65;
add.s64 %rd211, %rd71, %rd68;
bra.uni BB23_14;

BB23_9:
setp.lt.u32	%p10, %r25, %r18;
@%p10 bra BB23_12;
bra.uni BB23_10;

BB23_12:
ld.global.s8 %rd58, [%rd11];
ld.global.s8 %rd59, [%rd12];
ld.global.s8 %rd60, [%rd13];
add.s64 %rd61, %rd58, %rd210;
add.s64 %rd62, %rd61, %rd59;
add.s64 %rd211, %rd62, %rd60;
bra.uni BB23_14;

BB23_10:
ld.global.s8 %rd56, [%rd11];
add.s64 %rd211, %rd56, %rd210;
setp.ge.u32	%p11, %r24, %r18;
@%p11 bra BB23_14;

ld.global.s8 %rd57, [%rd12];
add.s64 %rd211, %rd211, %rd57;

BB23_14:
mov.u64 %rd210, %rd211;
shl.b32 %r102, %r17, 2;
add.s32 %r254, %r254, %r102;
setp.lt.u32	%p12, %r254, %r18;
mov.u64 %rd195, %rd210;
mov.u64 %rd209, %rd195;
@%p12 bra BB23_8;

BB23_15:
mov.u64 %rd19, %rd209;
mad.lo.s32 %r105, %r94, %r63, %r65;
mul.wide.u32 %rd72, %r105, 8;
mov.u64 %rd73, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd74, %rd73, %rd72;
st.shared.u64 [%rd74], %rd19;
clz.b32 %r106, %r20;
mov.u32 %r107, 31;
sub.s32 %r108, %r107, %r106;
mov.u32 %r109, 1;
shl.b32 %r110, %r109, %r108;
setp.eq.s32	%p13, %r20, %r110;
selp.u32	%r111, 1, 0, %p13;
shr.s32 %r255, %r110, %r111;
setp.lt.s32	%p14, %r255, 1;
@%p14 bra BB23_19;

BB23_16:
bar.sync 0;
add.s32 %r112, %r255, %r94;
setp.lt.u32	%p15, %r112, %r20;
setp.lt.u32	%p16, %r94, %r255;
and.pred %p17, %p16, %p15;
@!%p17 bra BB23_18;
bra.uni BB23_17;

BB23_17:
cvt.u64.u32	%rd75, %r105;
mul.lo.s32 %r117, %r255, %r63;
cvt.u64.u32	%rd79, %r117;
add.s64 %rd80, %rd79, %rd75;
shl.b64 %rd81, %rd80, 3;
add.s64 %rd82, %rd73, %rd81;
ld.shared.u64 %rd83, [%rd82];
ld.shared.u64 %rd84, [%rd74];
add.s64 %rd85, %rd83, %rd84;
st.shared.u64 [%rd74], %rd85;

BB23_18:
shr.s32 %r255, %r255, 1;
setp.gt.s32	%p18, %r255, 0;
@%p18 bra BB23_16;

BB23_19:
setp.eq.s32	%p20, %r94, 0;
and.pred %p21, %p20, %p6;
@!%p21 bra BB23_21;
bra.uni BB23_20;

BB23_20:
mov.u32 %r123, %tid.y;
mad.lo.s32 %r126, %r123, %r63, %r65;
mul.wide.u32 %rd86, %r126, 8;
add.s64 %rd88, %rd73, %rd86;
ld.shared.u64 %rd89, [%rd88];
add.u64 %rd90, %SP, 8;
cvta.to.local.u64 %rd91, %rd90;
st.local.u64 [%rd91], %rd89;
ld.local.u64 %rd92, [%rd91];
add.u64 %rd93, %SP, 0;
cvta.to.local.u64 %rd94, %rd93;
st.local.u64 [%rd94], %rd92;
ld.local.u64 %rd95, [%rd94];
mad.lo.s32 %r130, %r90, %r60, %r89;
cvta.to.global.u64 %rd96, %rd44;
mul.wide.u32 %rd97, %r130, 8;
add.s64 %rd98, %rd96, %rd97;
st.volatile.global.u64 [%rd98], %rd95;

BB23_21:
membar.gl;
bar.sync 0;
or.b32 %r133, %r94, %r65;
setp.ne.s32	%p22, %r133, 0;
@%p22 bra BB23_23;

cvta.to.global.u64 %rd99, %rd45;
mul.wide.u32 %rd100, %r64, 4;
add.s64 %rd101, %rd99, %rd100;
atom.global.add.u32 %r135, [%rd101], 1;
add.s32 %r137, %r85, -1;
setp.eq.s32	%p23, %r135, %r137;
selp.u32	%r138, 1, 0, %p23;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r138;

BB23_23:
bar.sync 0;
ld.shared.u32 %r139, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p24, %r139, 0;
@%p24 bra BB23_56;

setp.ge.u32	%p25, %r94, %r85;
mov.u64 %rd208, %rd43;
@%p25 bra BB23_26;

mov.u32 %r142, %tid.y;
mad.lo.s32 %r147, %r142, %r60, %r89;
cvta.to.global.u64 %rd102, %rd44;
mul.wide.u32 %rd103, %r147, 8;
add.s64 %rd104, %rd102, %rd103;
ld.volatile.global.u64 %rd208, [%rd104];

BB23_26:
mov.u64 %rd205, %rd208;
setp.lt.u32	%p27, %r85, %r17;
sub.s32 %r154, %r85, %r17;
selp.b32	%r155, 0, %r154, %p27;
ld.local.u64 %rd22, [%rd3];
min.u32 %r31, %r85, %r17;
setp.lt.u32	%p28, %r94, %r155;
and.pred %p29, %p6, %p28;
@!%p29 bra BB23_35;
bra.uni BB23_27;

BB23_27:
mov.u32 %r256, %r94;
mov.u64 %rd206, %rd205;

BB23_28:
mov.u32 %r33, %r256;
mad.lo.s32 %r34, %r17, 3, %r33;
setp.lt.u32	%p31, %r34, %r155;
add.s32 %r35, %r33, %r17;
shl.b32 %r36, %r17, 1;
add.s32 %r37, %r33, %r36;
mad.lo.s32 %r38, %r17, %r60, %r89;
mad.lo.s32 %r165, %r33, %r60, %r38;
cvta.to.global.u64 %rd105, %rd44;
mul.wide.u32 %rd106, %r165, 8;
add.s64 %rd24, %rd105, %rd106;
mad.lo.s32 %r166, %r35, %r60, %r38;
mul.wide.u32 %rd107, %r166, 8;
add.s64 %rd25, %rd105, %rd107;
@%p31 bra BB23_33;
bra.uni BB23_29;

BB23_33:
ld.volatile.global.u64 %rd118, [%rd24];
mad.lo.s32 %r178, %r37, %r60, %r38;
mul.wide.u32 %rd119, %r178, 8;
add.s64 %rd121, %rd105, %rd119;
mad.lo.s32 %r185, %r34, %r60, %r38;
mul.wide.u32 %rd122, %r185, 8;
add.s64 %rd123, %rd105, %rd122;
add.s64 %rd124, %rd118, %rd206;
ld.volatile.global.u64 %rd125, [%rd25];
add.s64 %rd126, %rd124, %rd125;
ld.volatile.global.u64 %rd127, [%rd121];
add.s64 %rd128, %rd126, %rd127;
ld.volatile.global.u64 %rd129, [%rd123];
add.s64 %rd207, %rd128, %rd129;
bra.uni BB23_34;

BB23_29:
setp.lt.u32	%p33, %r37, %r155;
@%p33 bra BB23_32;
bra.uni BB23_30;

BB23_32:
ld.volatile.global.u64 %rd110, [%rd24];
mad.lo.s32 %r176, %r37, %r60, %r38;
mul.wide.u32 %rd112, %r176, 8;
add.s64 %rd113, %rd105, %rd112;
add.s64 %rd114, %rd110, %rd206;
ld.volatile.global.u64 %rd115, [%rd25];
add.s64 %rd116, %rd114, %rd115;
ld.volatile.global.u64 %rd117, [%rd113];
add.s64 %rd207, %rd116, %rd117;
bra.uni BB23_34;

BB23_30:
ld.volatile.global.u64 %rd108, [%rd24];
add.s64 %rd207, %rd108, %rd206;
setp.ge.u32	%p35, %r35, %r155;
@%p35 bra BB23_34;

ld.volatile.global.u64 %rd109, [%rd25];
add.s64 %rd207, %rd207, %rd109;

BB23_34:
mov.u64 %rd206, %rd207;
shl.b32 %r187, %r17, 2;
add.s32 %r39, %r33, %r187;
setp.lt.u32	%p37, %r39, %r155;
mov.u32 %r256, %r39;
mov.u64 %rd205, %rd206;
@%p37 bra BB23_28;

BB23_35:
st.shared.u64 [%rd74], %rd205;
clz.b32 %r194, %r31;
sub.s32 %r196, %r107, %r194;
shl.b32 %r198, %r109, %r196;
setp.eq.s32	%p38, %r31, %r198;
selp.u32	%r199, 1, 0, %p38;
shr.s32 %r257, %r198, %r199;
setp.lt.s32	%p39, %r257, 1;
@%p39 bra BB23_39;

BB23_36:
bar.sync 0;
add.s32 %r200, %r257, %r94;
setp.lt.u32	%p40, %r200, %r31;
setp.lt.u32	%p41, %r94, %r257;
and.pred %p42, %p41, %p40;
@!%p42 bra BB23_38;
bra.uni BB23_37;

BB23_37:
cvt.u64.u32	%rd133, %r105;
mul.lo.s32 %r205, %r257, %r63;
cvt.u64.u32	%rd137, %r205;
add.s64 %rd138, %rd137, %rd133;
shl.b64 %rd139, %rd138, 3;
add.s64 %rd140, %rd73, %rd139;
ld.shared.u64 %rd141, [%rd140];
ld.shared.u64 %rd142, [%rd74];
add.s64 %rd143, %rd141, %rd142;
st.shared.u64 [%rd74], %rd143;

BB23_38:
shr.s32 %r257, %r257, 1;
setp.gt.s32	%p43, %r257, 0;
@%p43 bra BB23_36;

BB23_39:
@!%p21 bra BB23_56;
bra.uni BB23_40;

BB23_40:
ld.shared.u64 %rd147, [%rd74];
cvt.u64.u32	%rd148, %r15;
add.s64 %rd149, %rd22, %rd148;
st.u8 [%rd149], %rd147;

BB23_56:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot24[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<24>;
.reg .b32 %r<87>;
.reg .b64 %rd<144>;


mov.u64 %rd143, __local_depot24;
cvta.local.u64 %SP, %rd143;
ld.param.u32 %r39, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r40, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd30, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd4, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd31, %SP, 0;
cvta.to.local.u64 %rd2, %rd31;
add.u64 %rd32, %SP, 216;
cvta.to.local.u64 %rd3, %rd32;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB24_2;

BB24_1:
mul.wide.s32 %rd33, %r64, 8;
add.s64 %rd34, %rd4, %rd33;
ld.param.u64 %rd35, [%rd34];
add.s64 %rd36, %rd2, %rd33;
st.local.u64 [%rd36], %rd35;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB24_1;

BB24_2:
mov.u32 %r65, 0;
@%p1 bra BB24_4;

BB24_3:
mul.wide.s32 %rd37, %r65, 8;
add.s64 %rd38, %rd1, %rd37;
ld.param.u64 %rd39, [%rd38];
add.s64 %rd40, %rd3, %rd37;
st.local.u64 [%rd40], %rd39;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p4, %r65, 27;
@%p4 bra BB24_3;

BB24_4:
mov.u32 %r43, %nctaid.y;
mov.u32 %r44, %ctaid.z;
mov.u32 %r45, %ctaid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
mov.u32 %r47, %nctaid.x;
mov.u32 %r48, %ctaid.x;
mad.lo.s32 %r5, %r46, %r47, %r48;
setp.ge.u32	%p5, %r5, %r40;
@%p5 bra BB24_31;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r66, %r6, -1;
mov.u32 %r49, 0;
setp.lt.s32	%p6, %r66, 1;
mov.u32 %r75, %r5;
mov.u32 %r82, %r49;
@%p6 bra BB24_8;

mul.wide.s32 %rd41, %r6, 4;
add.s64 %rd121, %rd2, %rd41;
mov.u32 %r83, 0;
mov.u32 %r76, %r5;

BB24_7:
ld.local.u32 %r51, [%rd121+4];
rem.u32 %r52, %r76, %r51;
ld.local.u32 %r53, [%rd121+104];
mad.lo.s32 %r83, %r53, %r52, %r83;
div.u32 %r76, %r76, %r51;
add.s64 %rd121, %rd121, -4;
add.s32 %r66, %r66, -1;
setp.gt.s32	%p7, %r66, 0;
mov.u32 %r71, %r76;
mov.u32 %r75, %r71;
mov.u32 %r77, %r83;
mov.u32 %r82, %r77;
@%p7 bra BB24_7;

BB24_8:
mov.u32 %r15, %r82;
mov.u32 %r14, %r75;
ld.local.u32 %r55, [%rd2+108];
mad.lo.s32 %r16, %r55, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r67, %r17, -1;
setp.lt.s32	%p8, %r67, 1;
mov.u32 %r73, %r5;
mov.u32 %r80, %r49;
@%p8 bra BB24_11;

mul.wide.s32 %rd42, %r17, 4;
add.s64 %rd122, %rd3, %rd42;
mov.u32 %r81, 0;
mov.u32 %r74, %r5;

BB24_10:
ld.local.u32 %r57, [%rd122+4];
rem.u32 %r58, %r74, %r57;
ld.local.u32 %r59, [%rd122+104];
mad.lo.s32 %r81, %r59, %r58, %r81;
div.u32 %r74, %r74, %r57;
add.s64 %rd122, %rd122, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p9, %r67, 0;
mov.u32 %r73, %r74;
mov.u32 %r80, %r81;
@%p9 bra BB24_10;

BB24_11:
ld.local.u32 %r60, [%rd3+108];
mad.lo.s32 %r27, %r60, %r73, %r80;
mov.u32 %r28, %tid.x;
mov.u32 %r29, %ntid.x;
setp.ge.u32	%p10, %r28, %r39;
mov.u64 %rd141, %rd30;
@%p10 bra BB24_14;

ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd14, %rd43;
mov.u32 %r84, %r28;
mov.u64 %rd142, %rd30;

BB24_13:
mov.u32 %r30, %r84;
add.s32 %r61, %r27, %r30;
cvt.u64.u32	%rd44, %r61;
add.s64 %rd45, %rd14, %rd44;
ld.global.s8 %rd46, [%rd45];
add.s64 %rd142, %rd46, %rd142;
add.s32 %r31, %r29, %r30;
setp.lt.u32	%p11, %r31, %r39;
mov.u32 %r84, %r31;
mov.u64 %rd126, %rd142;
mov.u64 %rd141, %rd126;
@%p11 bra BB24_13;

BB24_14:
mov.u64 %rd127, %rd141;
mov.u64 %rd17, %rd127;
setp.eq.s32	%p12, %r29, 0;
mov.u64 %rd136, %rd30;
@%p12 bra BB24_29;

mul.wide.u32 %rd47, %r28, 8;
mov.u64 %rd48, smemChar;
add.s64 %rd18, %rd48, %rd47;
setp.ge.u32	%p13, %r28, %r29;
@%p13 bra BB24_17;

st.shared.u64 [%rd18], %rd17;

BB24_17:
bar.sync 0;
mov.u32 %r32, WARP_SZ;
min.u32 %r33, %r29, %r32;
setp.ge.u32	%p14, %r32, %r29;
mov.u64 %rd138, %rd17;
@%p14 bra BB24_23;

div.u32 %r62, %r28, %r32;
setp.ne.s32	%p15, %r62, 0;
mov.u64 %rd128, %rd17;
mov.u64 %rd138, %rd128;
@%p15 bra BB24_23;

setp.lt.u32	%p16, %r28, %r29;
selp.b64	%rd139, %rd17, %rd30, %p16;
add.s32 %r85, %r32, %r28;
setp.ge.u32	%p17, %r85, %r29;
@%p17 bra BB24_22;

mov.u64 %rd140, %rd139;

BB24_21:
mul.wide.u32 %rd49, %r85, 8;
add.s64 %rd51, %rd48, %rd49;
ld.shared.u64 %rd52, [%rd51];
add.s64 %rd140, %rd52, %rd140;
add.s32 %r85, %r85, %r32;
setp.lt.u32	%p18, %r85, %r29;
mov.u64 %rd139, %rd140;
@%p18 bra BB24_21;

BB24_22:
mov.u64 %rd138, %rd139;
st.shared.u64 [%rd18], %rd138;

BB24_23:
mov.u64 %rd23, %rd138;
bar.sync 0;
setp.ne.s32	%p19, %r28, 0;
mov.u64 %rd136, %rd23;
@%p19 bra BB24_29;

setp.eq.s32	%p20, %r33, 32;
@%p20 bra BB24_28;
bra.uni BB24_25;

BB24_28:
ld.shared.u64 %rd56, [smemChar+8];
add.s64 %rd57, %rd56, %rd23;
ld.shared.u64 %rd58, [smemChar+16];
add.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+24];
add.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+32];
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+40];
add.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+48];
add.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+56];
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+64];
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+72];
add.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+80];
add.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+88];
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+96];
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+104];
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+112];
add.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+120];
add.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+128];
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+136];
add.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+144];
add.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+152];
add.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+160];
add.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+168];
add.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+176];
add.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+184];
add.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+192];
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+200];
add.s64 %rd105, %rd104, %rd103;
ld.shared.u64 %rd106, [smemChar+208];
add.s64 %rd107, %rd106, %rd105;
ld.shared.u64 %rd108, [smemChar+216];
add.s64 %rd109, %rd108, %rd107;
ld.shared.u64 %rd110, [smemChar+224];
add.s64 %rd111, %rd110, %rd109;
ld.shared.u64 %rd112, [smemChar+232];
add.s64 %rd113, %rd112, %rd111;
ld.shared.u64 %rd114, [smemChar+240];
add.s64 %rd115, %rd114, %rd113;
ld.shared.u64 %rd116, [smemChar+248];
add.s64 %rd136, %rd116, %rd115;
bra.uni BB24_29;

BB24_25:
add.s64 %rd123, %rd48, 8;
mov.u32 %r86, 1;
setp.lt.u32	%p21, %r33, 2;
mov.u64 %rd134, %rd23;
mov.u64 %rd136, %rd134;
@%p21 bra BB24_29;

mov.u64 %rd137, %rd23;

BB24_27:
ld.shared.u64 %rd55, [%rd123];
add.s64 %rd137, %rd55, %rd137;
add.s64 %rd123, %rd123, 8;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p22, %r86, %r33;
mov.u64 %rd136, %rd137;
@%p22 bra BB24_27;

BB24_29:
setp.ne.s32	%p23, %r28, 0;
@%p23 bra BB24_31;

ld.local.u64 %rd117, [%rd2];
cvta.to.global.u64 %rd118, %rd117;
cvt.u64.u32	%rd119, %r16;
add.s64 %rd120, %rd118, %rd119;
st.global.u8 [%rd120], %rd136;

BB24_31:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot25[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b32 %r<81>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot25;
cvta.local.u64 %SP, %rd42;
ld.param.u32 %r32, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r33, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r34, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd41, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd4, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r59, 0;
mov.pred %p1, 0;
@%p1 bra BB25_2;

BB25_1:
mul.wide.s32 %rd21, %r59, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p2, %r59, 27;
@%p2 bra BB25_1;

BB25_2:
mov.u32 %r60, 0;
@%p1 bra BB25_4;

BB25_3:
mul.wide.s32 %rd25, %r60, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p4, %r60, 27;
@%p4 bra BB25_3;

BB25_4:
mov.u32 %r37, %nctaid.y;
mov.u32 %r38, %ctaid.z;
mov.u32 %r39, %ctaid.y;
mad.lo.s32 %r40, %r37, %r38, %r39;
mov.u32 %r41, %nctaid.x;
mov.u32 %r42, %ctaid.x;
mad.lo.s32 %r43, %r40, %r41, %r42;
shl.b32 %r44, %r43, 9;
mov.u32 %r45, %tid.x;
add.s32 %r5, %r44, %r45;
setp.ge.u32	%p5, %r5, %r34;
@%p5 bra BB25_15;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r61, %r6, -1;
mov.u32 %r46, 0;
setp.lt.s32	%p6, %r61, 1;
mov.u32 %r70, %r5;
mov.u32 %r77, %r46;
@%p6 bra BB25_8;

mul.wide.s32 %rd29, %r6, 4;
add.s64 %rd39, %rd2, %rd29;
mov.u32 %r78, 0;
mov.u32 %r71, %r5;

BB25_7:
ld.local.u32 %r48, [%rd39+4];
rem.u32 %r49, %r71, %r48;
ld.local.u32 %r50, [%rd39+104];
mad.lo.s32 %r78, %r50, %r49, %r78;
div.u32 %r71, %r71, %r48;
add.s64 %rd39, %rd39, -4;
add.s32 %r61, %r61, -1;
setp.gt.s32	%p7, %r61, 0;
mov.u32 %r66, %r71;
mov.u32 %r70, %r66;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB25_7;

BB25_8:
mov.u32 %r15, %r77;
mov.u32 %r14, %r70;
ld.local.u32 %r52, [%rd2+108];
mad.lo.s32 %r16, %r52, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r62, %r17, -1;
setp.lt.s32	%p8, %r62, 1;
mov.u32 %r68, %r5;
mov.u32 %r75, %r46;
@%p8 bra BB25_11;

mul.wide.s32 %rd30, %r17, 4;
add.s64 %rd40, %rd3, %rd30;
mov.u32 %r76, 0;
mov.u32 %r69, %r5;

BB25_10:
ld.local.u32 %r54, [%rd40+4];
rem.u32 %r55, %r69, %r54;
ld.local.u32 %r56, [%rd40+104];
mad.lo.s32 %r76, %r56, %r55, %r76;
div.u32 %r69, %r69, %r54;
add.s64 %rd40, %rd40, -4;
add.s32 %r62, %r62, -1;
setp.gt.s32	%p9, %r62, 0;
mov.u32 %r68, %r69;
mov.u32 %r75, %r76;
@%p9 bra BB25_10;

BB25_11:
ld.local.u32 %r57, [%rd3+108];
mad.lo.s32 %r80, %r57, %r68, %r75;
setp.eq.s32	%p10, %r33, 0;
@%p10 bra BB25_14;

ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd14, %rd31;
mov.u32 %r79, 0;

BB25_13:
cvt.u64.u32	%rd32, %r80;
add.s64 %rd33, %rd14, %rd32;
ld.global.s8 %rd34, [%rd33];
add.s64 %rd41, %rd34, %rd41;
add.s32 %r80, %r80, %r32;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p11, %r79, %r33;
@%p11 bra BB25_13;

BB25_14:
ld.local.u64 %rd35, [%rd2];
cvta.to.global.u64 %rd36, %rd35;
cvt.u64.u32	%rd37, %r16;
add.s64 %rd38, %rd36, %rd37;
st.global.u8 [%rd38], %rd41;

BB25_15:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot26[448];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<67>;
.reg .b32 %r<294>;
.reg .b64 %rd<234>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd233, __local_depot26;
cvta.local.u64 %SP, %rd233;
ld.param.u32 %r69, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r70, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r71, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd48, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd49, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd50, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
add.u64 %rd51, %SP, 16;
cvta.to.local.u64 %rd3, %rd51;
add.u64 %rd52, %SP, 232;
cvta.to.local.u64 %rd4, %rd52;
mov.u32 %r270, 0;
mov.pred %p1, 0;
@%p1 bra BB26_2;

BB26_1:
mul.wide.s32 %rd53, %r270, 8;
add.s64 %rd54, %rd1, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd3, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r270, %r270, 1;
setp.lt.u32	%p2, %r270, 27;
@%p2 bra BB26_1;

BB26_2:
mov.u32 %r271, 0;
@%p1 bra BB26_4;

BB26_3:
mul.wide.s32 %rd57, %r271, 8;
add.s64 %rd58, %rd2, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd4, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r271, %r271, 1;
setp.lt.u32	%p4, %r271, 27;
@%p4 bra BB26_3;

BB26_4:
mov.u32 %r75, %ntid.x;
mov.u32 %r76, %ctaid.x;
mov.u32 %r77, %tid.x;
mad.lo.s32 %r5, %r75, %r76, %r77;
ld.param.u32 %r6, [%rd1+208];
add.s32 %r272, %r6, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p5, %r272, 1;
mov.u32 %r279, %r5;
mov.u32 %r286, %r74;
@%p5 bra BB26_7;

mul.wide.s32 %rd61, %r6, 4;
add.s64 %rd209, %rd3, %rd61;
mad.lo.s32 %r280, %r75, %r76, %r77;
mov.u32 %r287, 0;

BB26_6:
ld.local.u32 %r83, [%rd209+4];
rem.u32 %r84, %r280, %r83;
ld.local.u32 %r85, [%rd209+104];
mad.lo.s32 %r287, %r85, %r84, %r287;
div.u32 %r280, %r280, %r83;
add.s64 %rd209, %rd209, -4;
add.s32 %r272, %r272, -1;
setp.gt.s32	%p6, %r272, 0;
mov.u32 %r274, %r280;
mov.u32 %r279, %r274;
mov.u32 %r281, %r287;
mov.u32 %r286, %r281;
@%p6 bra BB26_6;

BB26_7:
mov.u32 %r16, %r286;
mov.u32 %r15, %r279;
ld.local.u32 %r87, [%rd3+108];
mad.lo.s32 %r17, %r87, %r15, %r16;
ld.local.u32 %r18, [%rd4+208];
add.s32 %r273, %r18, -1;
setp.lt.s32	%p7, %r273, 1;
mov.u32 %r277, %r5;
mov.u32 %r284, %r74;
@%p7 bra BB26_10;

mul.wide.s32 %rd62, %r18, 4;
add.s64 %rd210, %rd4, %rd62;
mad.lo.s32 %r278, %r75, %r76, %r77;
mov.u32 %r285, 0;

BB26_9:
ld.local.u32 %r95, [%rd210+4];
rem.u32 %r96, %r278, %r95;
ld.local.u32 %r97, [%rd210+104];
mad.lo.s32 %r285, %r97, %r96, %r285;
div.u32 %r278, %r278, %r95;
add.s64 %rd210, %rd210, -4;
add.s32 %r273, %r273, -1;
setp.gt.s32	%p8, %r273, 0;
mov.u32 %r277, %r278;
mov.u32 %r284, %r285;
@%p8 bra BB26_9;

BB26_10:
ld.local.u32 %r98, [%rd4+108];
mad.lo.s32 %r30, %r98, %r277, %r284;
mov.u32 %r99, %nctaid.y;
setp.eq.s32	%p9, %r99, 1;
mov.u32 %r31, %ntid.y;
@%p9 bra BB26_46;
bra.uni BB26_11;

BB26_46:
mad.lo.s32 %r234, %r75, %r76, %r77;
setp.lt.u32	%p51, %r234, %r71;
ld.local.u64 %rd37, [%rd3];
ld.local.u64 %rd38, [%rd4];
min.u32 %r58, %r70, %r31;
mov.u32 %r235, %tid.y;
setp.lt.u32	%p52, %r235, %r70;
and.pred %p53, %p51, %p52;
mov.u64 %rd223, %rd48;
@!%p53 bra BB26_55;
bra.uni BB26_47;

BB26_47:
mov.u32 %r292, %r235;
mov.u64 %rd224, %rd48;

BB26_48:
mov.u32 %r60, %r292;
mad.lo.s32 %r61, %r31, 3, %r60;
setp.lt.u32	%p54, %r61, %r70;
add.s32 %r62, %r60, %r31;
shl.b32 %r237, %r31, 1;
add.s32 %r63, %r60, %r237;
mad.lo.s32 %r238, %r62, %r69, %r30;
cvt.u64.u32	%rd165, %r238;
add.s64 %rd40, %rd38, %rd165;
mad.lo.s32 %r239, %r63, %r69, %r30;
cvt.u64.u32	%rd166, %r239;
add.s64 %rd41, %rd38, %rd166;
@%p54 bra BB26_53;
bra.uni BB26_49;

BB26_53:
mad.lo.s32 %r242, %r60, %r69, %r30;
cvt.u64.u32	%rd178, %r242;
add.s64 %rd179, %rd38, %rd178;
ld.s8 %rd180, [%rd179];
ld.s8 %rd181, [%rd40];
ld.s8 %rd182, [%rd41];
mad.lo.s32 %r243, %r61, %r69, %r30;
cvt.u64.u32	%rd183, %r243;
add.s64 %rd184, %rd38, %rd183;
ld.s8 %rd185, [%rd184];
add.s64 %rd186, %rd180, %rd224;
add.s64 %rd187, %rd186, %rd181;
add.s64 %rd188, %rd187, %rd182;
add.s64 %rd225, %rd188, %rd185;
bra.uni BB26_54;

BB26_49:
setp.lt.u32	%p55, %r63, %r70;
@%p55 bra BB26_52;
bra.uni BB26_50;

BB26_52:
mad.lo.s32 %r241, %r60, %r69, %r30;
cvt.u64.u32	%rd171, %r241;
add.s64 %rd172, %rd38, %rd171;
ld.s8 %rd173, [%rd172];
ld.s8 %rd174, [%rd40];
ld.s8 %rd175, [%rd41];
add.s64 %rd176, %rd173, %rd224;
add.s64 %rd177, %rd176, %rd174;
add.s64 %rd225, %rd177, %rd175;
bra.uni BB26_54;

BB26_50:
mad.lo.s32 %r240, %r60, %r69, %r30;
cvt.u64.u32	%rd167, %r240;
add.s64 %rd168, %rd38, %rd167;
ld.s8 %rd169, [%rd168];
add.s64 %rd225, %rd169, %rd224;
setp.ge.u32	%p56, %r62, %r70;
@%p56 bra BB26_54;

ld.s8 %rd170, [%rd40];
add.s64 %rd225, %rd225, %rd170;

BB26_54:
mov.u64 %rd224, %rd225;
shl.b32 %r245, %r31, 2;
add.s32 %r64, %r60, %r245;
setp.lt.u32	%p57, %r64, %r70;
mov.u32 %r292, %r64;
mov.u64 %rd223, %rd224;
@%p57 bra BB26_48;

BB26_55:
mad.lo.s32 %r248, %r235, %r75, %r77;
mul.wide.u32 %rd189, %r248, 8;
mov.u64 %rd190, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd191, %rd190, %rd189;
st.shared.u64 [%rd191], %rd223;
clz.b32 %r249, %r58;
mov.u32 %r250, 31;
sub.s32 %r251, %r250, %r249;
mov.u32 %r252, 1;
shl.b32 %r253, %r252, %r251;
setp.eq.s32	%p58, %r58, %r253;
selp.u32	%r254, 1, 0, %p58;
shr.s32 %r293, %r253, %r254;
setp.lt.s32	%p59, %r293, 1;
@%p59 bra BB26_59;

BB26_56:
bar.sync 0;
add.s32 %r255, %r293, %r235;
setp.lt.u32	%p60, %r255, %r58;
setp.lt.u32	%p61, %r235, %r293;
and.pred %p62, %p61, %p60;
@!%p62 bra BB26_58;
bra.uni BB26_57;

BB26_57:
cvt.u64.u32	%rd192, %r248;
mul.lo.s32 %r260, %r293, %r75;
cvt.u64.u32	%rd196, %r260;
add.s64 %rd197, %rd196, %rd192;
shl.b64 %rd198, %rd197, 3;
add.s64 %rd199, %rd190, %rd198;
ld.shared.u64 %rd200, [%rd199];
ld.shared.u64 %rd201, [%rd191];
add.s64 %rd202, %rd200, %rd201;
st.shared.u64 [%rd191], %rd202;

BB26_58:
shr.s32 %r293, %r293, 1;
setp.gt.s32	%p63, %r293, 0;
@%p63 bra BB26_56;

BB26_59:
setp.eq.s32	%p65, %r235, 0;
and.pred %p66, %p65, %p51;
@!%p66 bra BB26_61;
bra.uni BB26_60;

BB26_60:
ld.shared.u64 %rd206, [%rd191];
cvt.u64.u32	%rd207, %r17;
add.s64 %rd208, %rd37, %rd207;
st.u8 [%rd208], %rd206;
bra.uni BB26_61;

BB26_11:
mad.lo.s32 %r103, %r75, %r76, %r77;
setp.lt.u32	%p10, %r103, %r71;
mov.u32 %r104, %ctaid.y;
shl.b32 %r105, %r104, 8;
sub.s32 %r106, %r70, %r105;
mov.u32 %r107, 256;
min.u32 %r32, %r106, %r107;
ld.local.u64 %rd15, [%rd4];
mad.lo.s32 %r33, %r105, %r69, %r30;
min.u32 %r34, %r32, %r31;
mov.u32 %r108, %tid.y;
setp.lt.u32	%p11, %r108, %r32;
and.pred %p12, %p10, %p11;
mov.u64 %rd230, %rd48;
@!%p12 bra BB26_20;
bra.uni BB26_12;

BB26_12:
mov.u32 %r288, %tid.y;
mov.u64 %rd231, %rd48;

BB26_13:
mad.lo.s32 %r37, %r31, 3, %r288;
setp.lt.u32	%p13, %r37, %r32;
add.s32 %r38, %r288, %r31;
shl.b32 %r110, %r31, 1;
add.s32 %r39, %r288, %r110;
mad.lo.s32 %r111, %r38, %r69, %r33;
cvt.u64.u32	%rd63, %r111;
add.s64 %rd17, %rd15, %rd63;
mad.lo.s32 %r112, %r39, %r69, %r33;
cvt.u64.u32	%rd64, %r112;
add.s64 %rd18, %rd15, %rd64;
@%p13 bra BB26_18;
bra.uni BB26_14;

BB26_18:
mad.lo.s32 %r115, %r288, %r69, %r33;
cvt.u64.u32	%rd76, %r115;
add.s64 %rd77, %rd15, %rd76;
ld.s8 %rd78, [%rd77];
ld.s8 %rd79, [%rd17];
ld.s8 %rd80, [%rd18];
mad.lo.s32 %r116, %r37, %r69, %r33;
cvt.u64.u32	%rd81, %r116;
add.s64 %rd82, %rd15, %rd81;
ld.s8 %rd83, [%rd82];
add.s64 %rd84, %rd78, %rd231;
add.s64 %rd85, %rd84, %rd79;
add.s64 %rd86, %rd85, %rd80;
add.s64 %rd232, %rd86, %rd83;
bra.uni BB26_19;

BB26_14:
setp.lt.u32	%p14, %r39, %r32;
@%p14 bra BB26_17;
bra.uni BB26_15;

BB26_17:
mad.lo.s32 %r114, %r288, %r69, %r33;
cvt.u64.u32	%rd69, %r114;
add.s64 %rd70, %rd15, %rd69;
ld.s8 %rd71, [%rd70];
ld.s8 %rd72, [%rd17];
ld.s8 %rd73, [%rd18];
add.s64 %rd74, %rd71, %rd231;
add.s64 %rd75, %rd74, %rd72;
add.s64 %rd232, %rd75, %rd73;
bra.uni BB26_19;

BB26_15:
mad.lo.s32 %r113, %r288, %r69, %r33;
cvt.u64.u32	%rd65, %r113;
add.s64 %rd66, %rd15, %rd65;
ld.s8 %rd67, [%rd66];
add.s64 %rd232, %rd67, %rd231;
setp.ge.u32	%p15, %r38, %r32;
@%p15 bra BB26_19;

ld.s8 %rd68, [%rd17];
add.s64 %rd232, %rd232, %rd68;

BB26_19:
mov.u64 %rd231, %rd232;
shl.b32 %r118, %r31, 2;
add.s32 %r288, %r288, %r118;
setp.lt.u32	%p16, %r288, %r32;
mov.u64 %rd216, %rd231;
mov.u64 %rd230, %rd216;
@%p16 bra BB26_13;

BB26_20:
mov.u64 %rd24, %rd230;
mad.lo.s32 %r121, %r108, %r75, %r77;
mul.wide.u32 %rd87, %r121, 8;
mov.u64 %rd88, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd89, %rd88, %rd87;
st.shared.u64 [%rd89], %rd24;
clz.b32 %r122, %r34;
mov.u32 %r123, 31;
sub.s32 %r124, %r123, %r122;
mov.u32 %r125, 1;
shl.b32 %r126, %r125, %r124;
setp.eq.s32	%p17, %r34, %r126;
selp.u32	%r127, 1, 0, %p17;
shr.s32 %r289, %r126, %r127;
setp.lt.s32	%p18, %r289, 1;
@%p18 bra BB26_24;

BB26_21:
bar.sync 0;
add.s32 %r128, %r289, %r108;
setp.lt.u32	%p19, %r128, %r34;
setp.lt.u32	%p20, %r108, %r289;
and.pred %p21, %p20, %p19;
@!%p21 bra BB26_23;
bra.uni BB26_22;

BB26_22:
cvt.u64.u32	%rd90, %r121;
mul.lo.s32 %r133, %r289, %r75;
cvt.u64.u32	%rd94, %r133;
add.s64 %rd95, %rd94, %rd90;
shl.b64 %rd96, %rd95, 3;
add.s64 %rd97, %rd88, %rd96;
ld.shared.u64 %rd98, [%rd97];
ld.shared.u64 %rd99, [%rd89];
add.s64 %rd100, %rd98, %rd99;
st.shared.u64 [%rd89], %rd100;

BB26_23:
shr.s32 %r289, %r289, 1;
setp.gt.s32	%p22, %r289, 0;
@%p22 bra BB26_21;

BB26_24:
setp.eq.s32	%p24, %r108, 0;
and.pred %p25, %p24, %p10;
@!%p25 bra BB26_26;
bra.uni BB26_25;

BB26_25:
mov.u32 %r139, %tid.y;
mad.lo.s32 %r142, %r139, %r75, %r77;
mul.wide.u32 %rd101, %r142, 8;
add.s64 %rd103, %rd88, %rd101;
ld.shared.u64 %rd104, [%rd103];
add.u64 %rd105, %SP, 8;
cvta.to.local.u64 %rd106, %rd105;
st.local.u64 [%rd106], %rd104;
ld.local.u64 %rd107, [%rd106];
add.u64 %rd108, %SP, 0;
cvta.to.local.u64 %rd109, %rd108;
st.local.u64 [%rd109], %rd107;
ld.local.u64 %rd110, [%rd109];
mad.lo.s32 %r146, %r104, %r71, %r103;
cvta.to.global.u64 %rd111, %rd49;
mul.wide.u32 %rd112, %r146, 8;
add.s64 %rd113, %rd111, %rd112;
st.volatile.global.u64 [%rd113], %rd110;

BB26_26:
membar.gl;
bar.sync 0;
or.b32 %r149, %r108, %r77;
setp.ne.s32	%p26, %r149, 0;
@%p26 bra BB26_28;

cvta.to.global.u64 %rd114, %rd50;
mul.wide.u32 %rd115, %r76, 4;
add.s64 %rd116, %rd114, %rd115;
atom.global.add.u32 %r151, [%rd116], 1;
add.s32 %r153, %r99, -1;
setp.eq.s32	%p27, %r151, %r153;
selp.u32	%r154, 1, 0, %p27;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r154;

BB26_28:
bar.sync 0;
ld.shared.u32 %r155, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p28, %r155, 0;
@%p28 bra BB26_61;

setp.ge.u32	%p29, %r108, %r99;
mov.u64 %rd229, %rd48;
@%p29 bra BB26_31;

mov.u32 %r158, %tid.y;
mad.lo.s32 %r163, %r158, %r71, %r103;
cvta.to.global.u64 %rd117, %rd49;
mul.wide.u32 %rd118, %r163, 8;
add.s64 %rd119, %rd117, %rd118;
ld.volatile.global.u64 %rd229, [%rd119];

BB26_31:
mov.u64 %rd226, %rd229;
setp.lt.u32	%p31, %r99, %r31;
sub.s32 %r170, %r99, %r31;
selp.b32	%r171, 0, %r170, %p31;
ld.local.u64 %rd27, [%rd3];
min.u32 %r45, %r99, %r31;
setp.lt.u32	%p32, %r108, %r171;
and.pred %p33, %p10, %p32;
@!%p33 bra BB26_40;
bra.uni BB26_32;

BB26_32:
mov.u32 %r290, %r108;
mov.u64 %rd227, %rd226;

BB26_33:
mov.u32 %r47, %r290;
mad.lo.s32 %r48, %r31, 3, %r47;
setp.lt.u32	%p35, %r48, %r171;
add.s32 %r49, %r47, %r31;
shl.b32 %r50, %r31, 1;
add.s32 %r51, %r47, %r50;
mad.lo.s32 %r52, %r31, %r71, %r103;
mad.lo.s32 %r181, %r47, %r71, %r52;
cvta.to.global.u64 %rd120, %rd49;
mul.wide.u32 %rd121, %r181, 8;
add.s64 %rd29, %rd120, %rd121;
mad.lo.s32 %r182, %r49, %r71, %r52;
mul.wide.u32 %rd122, %r182, 8;
add.s64 %rd30, %rd120, %rd122;
@%p35 bra BB26_38;
bra.uni BB26_34;

BB26_38:
ld.volatile.global.u64 %rd133, [%rd29];
mad.lo.s32 %r194, %r51, %r71, %r52;
mul.wide.u32 %rd134, %r194, 8;
add.s64 %rd136, %rd120, %rd134;
mad.lo.s32 %r201, %r48, %r71, %r52;
mul.wide.u32 %rd137, %r201, 8;
add.s64 %rd138, %rd120, %rd137;
add.s64 %rd139, %rd133, %rd227;
ld.volatile.global.u64 %rd140, [%rd30];
add.s64 %rd141, %rd139, %rd140;
ld.volatile.global.u64 %rd142, [%rd136];
add.s64 %rd143, %rd141, %rd142;
ld.volatile.global.u64 %rd144, [%rd138];
add.s64 %rd228, %rd143, %rd144;
bra.uni BB26_39;

BB26_34:
setp.lt.u32	%p37, %r51, %r171;
@%p37 bra BB26_37;
bra.uni BB26_35;

BB26_37:
ld.volatile.global.u64 %rd125, [%rd29];
mad.lo.s32 %r192, %r51, %r71, %r52;
mul.wide.u32 %rd127, %r192, 8;
add.s64 %rd128, %rd120, %rd127;
add.s64 %rd129, %rd125, %rd227;
ld.volatile.global.u64 %rd130, [%rd30];
add.s64 %rd131, %rd129, %rd130;
ld.volatile.global.u64 %rd132, [%rd128];
add.s64 %rd228, %rd131, %rd132;
bra.uni BB26_39;

BB26_35:
ld.volatile.global.u64 %rd123, [%rd29];
add.s64 %rd228, %rd123, %rd227;
setp.ge.u32	%p39, %r49, %r171;
@%p39 bra BB26_39;

ld.volatile.global.u64 %rd124, [%rd30];
add.s64 %rd228, %rd228, %rd124;

BB26_39:
mov.u64 %rd227, %rd228;
shl.b32 %r203, %r31, 2;
add.s32 %r53, %r47, %r203;
setp.lt.u32	%p41, %r53, %r171;
mov.u32 %r290, %r53;
mov.u64 %rd226, %rd227;
@%p41 bra BB26_33;

BB26_40:
st.shared.u64 [%rd89], %rd226;
clz.b32 %r210, %r45;
sub.s32 %r212, %r123, %r210;
shl.b32 %r214, %r125, %r212;
setp.eq.s32	%p42, %r45, %r214;
selp.u32	%r215, 1, 0, %p42;
shr.s32 %r291, %r214, %r215;
setp.lt.s32	%p43, %r291, 1;
@%p43 bra BB26_44;

BB26_41:
bar.sync 0;
add.s32 %r216, %r291, %r108;
setp.lt.u32	%p44, %r216, %r45;
setp.lt.u32	%p45, %r108, %r291;
and.pred %p46, %p45, %p44;
@!%p46 bra BB26_43;
bra.uni BB26_42;

BB26_42:
cvt.u64.u32	%rd148, %r121;
mul.lo.s32 %r221, %r291, %r75;
cvt.u64.u32	%rd152, %r221;
add.s64 %rd153, %rd152, %rd148;
shl.b64 %rd154, %rd153, 3;
add.s64 %rd155, %rd88, %rd154;
ld.shared.u64 %rd156, [%rd155];
ld.shared.u64 %rd157, [%rd89];
add.s64 %rd158, %rd156, %rd157;
st.shared.u64 [%rd89], %rd158;

BB26_43:
shr.s32 %r291, %r291, 1;
setp.gt.s32	%p47, %r291, 0;
@%p47 bra BB26_41;

BB26_44:
@!%p25 bra BB26_61;
bra.uni BB26_45;

BB26_45:
ld.shared.u64 %rd162, [%rd89];
cvt.u64.u32	%rd163, %r17;
add.s64 %rd164, %rd27, %rd163;
st.u8 [%rd164], %rd162;

BB26_61:
ret;
}


.visible .entry _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[416],
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<16>;
.reg .b32 %r<22>;
.reg .b64 %rd<129>;


ld.param.u64 %rd25, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u64 %rd27, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd26, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r11, %nctaid.y;
mov.u32 %r12, %ctaid.z;
mov.u32 %r13, %ctaid.y;
mad.lo.s32 %r14, %r11, %r12, %r13;
mov.u32 %r15, %nctaid.x;
mov.u32 %r16, %ctaid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
cvt.u64.u32	%rd3, %r17;
setp.ge.u64	%p1, %rd3, %rd27;
@%p1 bra BB27_21;

mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd4, %r1;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p2, %rd4, %rd25;
mov.u64 %rd127, %rd26;
@%p2 bra BB27_4;

ld.param.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd5, %rd28;
ld.param.u64 %rd29, [%rd2+208];
mul.lo.s64 %rd6, %rd3, %rd29;
cvt.u64.u32	%rd7, %r2;
mov.u64 %rd108, %rd4;
mov.u64 %rd128, %rd26;

BB27_3:
mov.u64 %rd8, %rd108;
add.s64 %rd30, %rd8, %rd6;
add.s64 %rd31, %rd5, %rd30;
ld.global.s8 %rd32, [%rd31];
add.s64 %rd128, %rd32, %rd128;
add.s64 %rd11, %rd7, %rd8;
setp.lt.u64	%p3, %rd11, %rd25;
mov.u64 %rd108, %rd11;
mov.u64 %rd112, %rd128;
mov.u64 %rd127, %rd112;
@%p3 bra BB27_3;

BB27_4:
mov.u64 %rd113, %rd127;
mov.u64 %rd12, %rd113;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd122, %rd26;
@%p4 bra BB27_19;

shl.b64 %rd33, %rd4, 3;
mov.u64 %rd34, smemChar;
add.s64 %rd13, %rd34, %rd33;
setp.ge.u32	%p5, %r1, %r2;
@%p5 bra BB27_7;

st.shared.u64 [%rd13], %rd12;

BB27_7:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p6, %r3, %r2;
mov.u64 %rd124, %rd12;
@%p6 bra BB27_13;

div.u32 %r18, %r1, %r3;
setp.ne.s32	%p7, %r18, 0;
mov.u64 %rd114, %rd12;
mov.u64 %rd124, %rd114;
@%p7 bra BB27_13;

setp.lt.u32	%p8, %r1, %r2;
selp.b64	%rd125, %rd12, %rd26, %p8;
add.s32 %r20, %r3, %r1;
setp.ge.u32	%p9, %r20, %r2;
@%p9 bra BB27_12;

mov.u64 %rd126, %rd125;

BB27_11:
mul.wide.u32 %rd35, %r20, 8;
add.s64 %rd37, %rd34, %rd35;
ld.shared.u64 %rd38, [%rd37];
add.s64 %rd126, %rd38, %rd126;
add.s32 %r20, %r20, %r3;
setp.lt.u32	%p10, %r20, %r2;
mov.u64 %rd125, %rd126;
@%p10 bra BB27_11;

BB27_12:
mov.u64 %rd124, %rd125;
st.shared.u64 [%rd13], %rd124;

BB27_13:
mov.u64 %rd18, %rd124;
bar.sync 0;
setp.ne.s32	%p11, %r1, 0;
mov.u64 %rd122, %rd18;
@%p11 bra BB27_19;

setp.eq.s32	%p12, %r4, 32;
@%p12 bra BB27_18;
bra.uni BB27_15;

BB27_18:
ld.shared.u64 %rd42, [smemChar+8];
add.s64 %rd43, %rd42, %rd18;
ld.shared.u64 %rd44, [smemChar+16];
add.s64 %rd45, %rd44, %rd43;
ld.shared.u64 %rd46, [smemChar+24];
add.s64 %rd47, %rd46, %rd45;
ld.shared.u64 %rd48, [smemChar+32];
add.s64 %rd49, %rd48, %rd47;
ld.shared.u64 %rd50, [smemChar+40];
add.s64 %rd51, %rd50, %rd49;
ld.shared.u64 %rd52, [smemChar+48];
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd54, [smemChar+56];
add.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+64];
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+72];
add.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+80];
add.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+88];
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+96];
add.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+104];
add.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+112];
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+120];
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+128];
add.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+136];
add.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+144];
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+152];
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+160];
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+168];
add.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+176];
add.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+184];
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+192];
add.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+200];
add.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+208];
add.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+216];
add.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+224];
add.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+232];
add.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+240];
add.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+248];
add.s64 %rd122, %rd102, %rd101;
bra.uni BB27_19;

BB27_15:
add.s64 %rd109, %rd34, 8;
mov.u32 %r21, 1;
setp.lt.u32	%p13, %r4, 2;
mov.u64 %rd120, %rd18;
mov.u64 %rd122, %rd120;
@%p13 bra BB27_19;

mov.u64 %rd123, %rd18;

BB27_17:
ld.shared.u64 %rd41, [%rd109];
add.s64 %rd123, %rd41, %rd123;
add.s64 %rd109, %rd109, 8;
add.s32 %r21, %r21, 1;
setp.lt.u32	%p14, %r21, %r4;
mov.u64 %rd122, %rd123;
@%p14 bra BB27_17;

BB27_19:
setp.ne.s32	%p15, %r1, 0;
@%p15 bra BB27_21;

ld.param.u64 %rd103, [%rd1];
cvta.to.global.u64 %rd104, %rd103;
ld.param.u64 %rd105, [%rd1+208];
mul.lo.s64 %rd106, %rd3, %rd105;
add.s64 %rd107, %rd104, %rd106;
st.global.u8 [%rd107], %rd122;

BB27_21:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[416],
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<4>;
.reg .b32 %r<11>;
.reg .b64 %rd<35>;


ld.param.u64 %rd12, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u64 %rd13, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd15, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd34, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r1, %nctaid.y;
mov.u32 %r2, %ctaid.z;
mov.u32 %r3, %ctaid.y;
mad.lo.s32 %r7, %r1, %r2, %r3;
mov.u32 %r4, %nctaid.x;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r8, %r7, %r4, %r5;
mul.wide.u32 %rd16, %r8, 512;
mov.u32 %r6, %tid.x;
cvt.u64.u32	%rd17, %r6;
add.s64 %rd3, %rd16, %rd17;
setp.ge.u64	%p1, %rd3, %rd15;
@%p1 bra BB28_5;

setp.eq.s64	%p2, %rd13, 0;
@%p2 bra BB28_4;

ld.param.u64 %rd19, [%rd2];
cvta.to.global.u64 %rd20, %rd19;
ld.param.u64 %rd21, [%rd2+208];
mad.lo.s32 %r10, %r4, %r7, %r5;
mul.wide.u32 %rd22, %r10, 512;
add.s64 %rd24, %rd22, %rd17;
mul.lo.s64 %rd25, %rd21, %rd24;
add.s64 %rd32, %rd20, %rd25;
mov.u64 %rd33, 0;

BB28_3:
ld.global.s8 %rd26, [%rd32];
add.s64 %rd34, %rd26, %rd34;
add.s64 %rd32, %rd32, %rd12;
add.s64 %rd33, %rd33, 1;
setp.lt.u64	%p3, %rd33, %rd13;
@%p3 bra BB28_3;

BB28_4:
ld.param.u64 %rd27, [%rd1];
cvta.to.global.u64 %rd28, %rd27;
ld.param.u64 %rd29, [%rd1+208];
mul.lo.s64 %rd30, %rd3, %rd29;
add.s64 %rd31, %rd28, %rd30;
st.global.u8 [%rd31], %rd34;

BB28_5:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[416],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[416],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot29[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<56>;
.reg .b32 %r<163>;
.reg .b64 %rd<293>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd292, __local_depot29;
cvta.local.u64 %SP, %rd292;
ld.param.u64 %rd59, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u64 %rd60, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u64 %rd61, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd62, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd63, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd64, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd65, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd66, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
ld.param.u64 %rd67, [%rd65];
cvta.to.global.u64 %rd68, %rd67;
ld.param.u64 %rd69, [%rd66];
cvta.to.global.u64 %rd1, %rd69;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r20, %r17, %r18, %r19;
cvt.u64.u32	%rd2, %r20;
mov.u32 %r1, %tid.y;
ld.param.u64 %rd70, [%rd65+208];
mul.lo.s64 %rd71, %rd2, %rd70;
ld.param.u64 %rd72, [%rd66+208];
mul.lo.s64 %rd3, %rd2, %rd72;
mov.u32 %r21, %nctaid.y;
setp.eq.s32	%p1, %r21, 1;
mov.u32 %r22, %ntid.y;
cvt.u64.u32	%rd4, %r22;
add.s64 %rd5, %rd68, %rd71;
@%p1 bra BB29_38;
bra.uni BB29_1;

BB29_38:
min.u64 %rd217, %rd60, %rd4;
cvt.u32.u64	%r12, %rd217;
setp.ge.u64	%p41, %rd2, %rd61;
mov.u64 %rd282, %rd62;
@%p41 bra BB29_48;

cvt.u64.u32	%rd266, %r1;
setp.ge.u64	%p42, %rd266, %rd60;
mov.u64 %rd282, %rd62;
@%p42 bra BB29_48;

mov.u64 %rd283, %rd62;

BB29_41:
mul.lo.s32 %r132, %r22, 3;
cvt.u64.u32	%rd218, %r132;
add.s64 %rd46, %rd266, %rd218;
setp.lt.u64	%p43, %rd46, %rd60;
add.s64 %rd47, %rd266, %rd4;
shl.b32 %r133, %r22, 1;
cvt.u64.u32	%rd220, %r133;
add.s64 %rd48, %rd266, %rd220;
mul.lo.s64 %rd221, %rd266, %rd59;
add.s64 %rd222, %rd221, %rd3;
add.s64 %rd49, %rd1, %rd222;
mul.lo.s64 %rd223, %rd47, %rd59;
add.s64 %rd224, %rd223, %rd3;
add.s64 %rd50, %rd1, %rd224;
mul.lo.s64 %rd225, %rd48, %rd59;
add.s64 %rd226, %rd225, %rd3;
add.s64 %rd51, %rd1, %rd226;
@%p43 bra BB29_46;
bra.uni BB29_42;

BB29_46:
ld.global.s8 %rd234, [%rd49];
ld.global.s8 %rd235, [%rd50];
ld.global.s8 %rd236, [%rd51];
mul.lo.s64 %rd237, %rd46, %rd59;
add.s64 %rd238, %rd237, %rd3;
add.s64 %rd239, %rd1, %rd238;
ld.global.s8 %rd240, [%rd239];
add.s64 %rd241, %rd234, %rd283;
add.s64 %rd242, %rd241, %rd235;
add.s64 %rd243, %rd242, %rd236;
add.s64 %rd284, %rd243, %rd240;
bra.uni BB29_47;

BB29_42:
setp.lt.u64	%p44, %rd48, %rd60;
@%p44 bra BB29_45;
bra.uni BB29_43;

BB29_45:
ld.global.s8 %rd229, [%rd49];
ld.global.s8 %rd230, [%rd50];
ld.global.s8 %rd231, [%rd51];
add.s64 %rd232, %rd229, %rd283;
add.s64 %rd233, %rd232, %rd230;
add.s64 %rd284, %rd233, %rd231;
bra.uni BB29_47;

BB29_43:
ld.global.s8 %rd227, [%rd49];
add.s64 %rd284, %rd227, %rd283;
setp.ge.u64	%p45, %rd47, %rd60;
@%p45 bra BB29_47;

ld.global.s8 %rd228, [%rd50];
add.s64 %rd284, %rd284, %rd228;

BB29_47:
mov.u64 %rd283, %rd284;
shl.b32 %r135, %r22, 2;
cvt.u64.u32	%rd244, %r135;
add.s64 %rd266, %rd266, %rd244;
setp.lt.u64	%p46, %rd266, %rd60;
mov.u64 %rd282, %rd283;
@%p46 bra BB29_41;

BB29_48:
mad.lo.s32 %r138, %r1, %r17, %r19;
mul.wide.u32 %rd245, %r138, 8;
mov.u64 %rd246, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd247, %rd246, %rd245;
st.shared.u64 [%rd247], %rd282;
clz.b32 %r139, %r12;
mov.u32 %r140, 31;
sub.s32 %r141, %r140, %r139;
mov.u32 %r142, 1;
shl.b32 %r143, %r142, %r141;
setp.eq.s32	%p47, %r12, %r143;
selp.u32	%r144, 1, 0, %p47;
shr.s32 %r162, %r143, %r144;
setp.lt.s32	%p48, %r162, 1;
@%p48 bra BB29_52;

BB29_49:
bar.sync 0;
add.s32 %r145, %r162, %r1;
setp.lt.u32	%p49, %r145, %r12;
setp.lt.u32	%p50, %r1, %r162;
and.pred %p51, %p50, %p49;
@!%p51 bra BB29_51;
bra.uni BB29_50;

BB29_50:
cvt.u64.u32	%rd248, %r138;
mul.lo.s32 %r150, %r162, %r17;
cvt.u64.u32	%rd252, %r150;
add.s64 %rd253, %rd252, %rd248;
shl.b64 %rd254, %rd253, 3;
add.s64 %rd255, %rd246, %rd254;
ld.shared.u64 %rd256, [%rd255];
ld.shared.u64 %rd257, [%rd247];
add.s64 %rd258, %rd256, %rd257;
st.shared.u64 [%rd247], %rd258;

BB29_51:
shr.s32 %r162, %r162, 1;
setp.gt.s32	%p52, %r162, 0;
@%p52 bra BB29_49;

BB29_52:
setp.lt.u64	%p53, %rd2, %rd61;
setp.eq.s32	%p54, %r1, 0;
and.pred %p55, %p54, %p53;
@!%p55 bra BB29_54;
bra.uni BB29_53;

BB29_53:
ld.shared.u64 %rd263, [%rd247];
st.global.u8 [%rd5], %rd263;
bra.uni BB29_54;

BB29_1:
mov.u32 %r23, %ctaid.y;
shl.b32 %r24, %r23, 8;
cvt.u64.u32	%rd73, %r24;
sub.s64 %rd74, %rd60, %rd73;
mov.u64 %rd75, 256;
min.u64 %rd6, %rd74, %rd75;
mul.lo.s64 %rd76, %rd73, %rd59;
add.s64 %rd7, %rd76, %rd3;
min.u64 %rd77, %rd6, %rd4;
cvt.u32.u64	%r2, %rd77;
setp.ge.u64	%p2, %rd2, %rd61;
mov.u64 %rd289, %rd62;
@%p2 bra BB29_11;

cvt.u64.u32	%rd264, %r1;
setp.ge.u64	%p3, %rd264, %rd6;
mov.u64 %rd267, %rd62;
mov.u64 %rd289, %rd267;
@%p3 bra BB29_11;

mov.u64 %rd290, %rd62;

BB29_4:
mul.lo.s32 %r28, %r22, 3;
cvt.u64.u32	%rd79, %r28;
add.s64 %rd11, %rd264, %rd79;
setp.lt.u64	%p4, %rd11, %rd6;
add.s64 %rd12, %rd264, %rd4;
shl.b32 %r29, %r22, 1;
cvt.u64.u32	%rd81, %r29;
add.s64 %rd13, %rd264, %rd81;
mul.lo.s64 %rd82, %rd264, %rd59;
add.s64 %rd83, %rd82, %rd7;
add.s64 %rd14, %rd1, %rd83;
mul.lo.s64 %rd84, %rd12, %rd59;
add.s64 %rd85, %rd84, %rd7;
add.s64 %rd15, %rd1, %rd85;
mul.lo.s64 %rd86, %rd13, %rd59;
add.s64 %rd87, %rd86, %rd7;
add.s64 %rd16, %rd1, %rd87;
@%p4 bra BB29_9;
bra.uni BB29_5;

BB29_9:
ld.global.s8 %rd95, [%rd14];
ld.global.s8 %rd96, [%rd15];
ld.global.s8 %rd97, [%rd16];
mul.lo.s64 %rd98, %rd11, %rd59;
add.s64 %rd99, %rd98, %rd7;
add.s64 %rd100, %rd1, %rd99;
ld.global.s8 %rd101, [%rd100];
add.s64 %rd102, %rd95, %rd290;
add.s64 %rd103, %rd102, %rd96;
add.s64 %rd104, %rd103, %rd97;
add.s64 %rd291, %rd104, %rd101;
bra.uni BB29_10;

BB29_5:
setp.lt.u64	%p5, %rd13, %rd6;
@%p5 bra BB29_8;
bra.uni BB29_6;

BB29_8:
ld.global.s8 %rd90, [%rd14];
ld.global.s8 %rd91, [%rd15];
ld.global.s8 %rd92, [%rd16];
add.s64 %rd93, %rd90, %rd290;
add.s64 %rd94, %rd93, %rd91;
add.s64 %rd291, %rd94, %rd92;
bra.uni BB29_10;

BB29_6:
ld.global.s8 %rd88, [%rd14];
add.s64 %rd291, %rd88, %rd290;
setp.ge.u64	%p6, %rd12, %rd6;
@%p6 bra BB29_10;

ld.global.s8 %rd89, [%rd15];
add.s64 %rd291, %rd291, %rd89;

BB29_10:
mov.u64 %rd290, %rd291;
shl.b32 %r31, %r22, 2;
cvt.u64.u32	%rd105, %r31;
add.s64 %rd264, %rd264, %rd105;
setp.lt.u64	%p7, %rd264, %rd6;
mov.u64 %rd274, %rd290;
mov.u64 %rd289, %rd274;
@%p7 bra BB29_4;

BB29_11:
mov.u64 %rd23, %rd289;
mad.lo.s32 %r34, %r1, %r17, %r19;
mul.wide.u32 %rd106, %r34, 8;
mov.u64 %rd107, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd108, %rd107, %rd106;
st.shared.u64 [%rd108], %rd23;
clz.b32 %r35, %r2;
mov.u32 %r36, 31;
sub.s32 %r37, %r36, %r35;
mov.u32 %r38, 1;
shl.b32 %r39, %r38, %r37;
setp.eq.s32	%p8, %r2, %r39;
selp.u32	%r40, 1, 0, %p8;
shr.s32 %r160, %r39, %r40;
setp.lt.s32	%p9, %r160, 1;
@%p9 bra BB29_15;

BB29_12:
bar.sync 0;
add.s32 %r41, %r160, %r1;
setp.lt.u32	%p10, %r41, %r2;
setp.lt.u32	%p11, %r1, %r160;
and.pred %p12, %p11, %p10;
@!%p12 bra BB29_14;
bra.uni BB29_13;

BB29_13:
cvt.u64.u32	%rd109, %r34;
mul.lo.s32 %r46, %r160, %r17;
cvt.u64.u32	%rd113, %r46;
add.s64 %rd114, %rd113, %rd109;
shl.b64 %rd115, %rd114, 3;
add.s64 %rd116, %rd107, %rd115;
ld.shared.u64 %rd117, [%rd116];
ld.shared.u64 %rd118, [%rd108];
add.s64 %rd119, %rd117, %rd118;
st.shared.u64 [%rd108], %rd119;

BB29_14:
shr.s32 %r160, %r160, 1;
setp.gt.s32	%p13, %r160, 0;
@%p13 bra BB29_12;

BB29_15:
setp.lt.u64	%p14, %rd2, %rd61;
setp.eq.s32	%p15, %r1, 0;
and.pred %p16, %p15, %p14;
@!%p16 bra BB29_17;
bra.uni BB29_16;

BB29_16:
ld.shared.u64 %rd124, [%rd108];
add.u64 %rd125, %SP, 8;
cvta.to.local.u64 %rd126, %rd125;
st.local.u64 [%rd126], %rd124;
ld.local.u64 %rd127, [%rd126];
add.u64 %rd128, %SP, 0;
cvta.to.local.u64 %rd129, %rd128;
st.local.u64 [%rd129], %rd127;
ld.local.u64 %rd130, [%rd129];
cvt.u64.u32	%rd131, %r23;
mul.lo.s64 %rd132, %rd131, %rd61;
add.s64 %rd134, %rd132, %rd2;
cvta.to.global.u64 %rd135, %rd63;
shl.b64 %rd136, %rd134, 3;
add.s64 %rd137, %rd135, %rd136;
st.volatile.global.u64 [%rd137], %rd130;

BB29_17:
membar.gl;
bar.sync 0;
or.b32 %r61, %r1, %r19;
setp.ne.s32	%p17, %r61, 0;
@%p17 bra BB29_19;

cvta.to.global.u64 %rd138, %rd64;
mul.wide.u32 %rd139, %r18, 4;
add.s64 %rd140, %rd138, %rd139;
atom.global.add.u32 %r63, [%rd140], 1;
add.s32 %r65, %r21, -1;
setp.eq.s32	%p18, %r63, %r65;
selp.u32	%r66, 1, 0, %p18;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r66;

BB29_19:
bar.sync 0;
ld.shared.u32 %r67, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p19, %r67, 0;
@%p19 bra BB29_54;

setp.ge.u32	%p20, %r1, %r21;
mov.u64 %rd288, %rd62;
@%p20 bra BB29_22;

cvt.u64.u32	%rd141, %r1;
mul.lo.s64 %rd142, %rd141, %rd61;
add.s64 %rd144, %rd142, %rd2;
cvta.to.global.u64 %rd145, %rd63;
shl.b64 %rd146, %rd144, 3;
add.s64 %rd147, %rd145, %rd146;
ld.volatile.global.u64 %rd288, [%rd147];

BB29_22:
mov.u64 %rd25, %rd288;
setp.lt.u32	%p21, %r21, %r22;
sub.s32 %r81, %r21, %r22;
cvt.u64.u32	%rd149, %r81;
selp.b64	%rd26, 0, %rd149, %p21;
min.u32 %r7, %r21, %r22;
mov.u64 %rd285, %rd25;
@%p2 bra BB29_32;

cvt.u64.u32	%rd265, %r1;
setp.ge.u64	%p23, %rd265, %rd26;
mov.u64 %rd276, %rd25;
mov.u64 %rd285, %rd276;
@%p23 bra BB29_32;

mov.u64 %rd286, %rd25;

BB29_25:
mul.lo.s32 %r84, %r22, 3;
cvt.u64.u32	%rd150, %r84;
add.s64 %rd30, %rd265, %rd150;
setp.lt.u64	%p25, %rd30, %rd26;
add.s64 %rd31, %rd265, %rd4;
shl.b32 %r87, %r22, 1;
cvt.u64.u32	%rd154, %r87;
add.s64 %rd32, %rd265, %rd154;
mul.lo.s64 %rd155, %rd4, %rd61;
add.s64 %rd157, %rd155, %rd2;
mul.lo.s64 %rd158, %rd265, %rd61;
add.s64 %rd159, %rd158, %rd157;
cvta.to.global.u64 %rd160, %rd63;
shl.b64 %rd161, %rd159, 3;
add.s64 %rd33, %rd160, %rd161;
mul.lo.s64 %rd162, %rd31, %rd61;
add.s64 %rd163, %rd162, %rd157;
shl.b64 %rd164, %rd163, 3;
add.s64 %rd34, %rd160, %rd164;
mul.lo.s64 %rd165, %rd32, %rd61;
add.s64 %rd166, %rd165, %rd157;
shl.b64 %rd167, %rd166, 3;
add.s64 %rd35, %rd160, %rd167;
@%p25 bra BB29_30;
bra.uni BB29_26;

BB29_30:
ld.volatile.global.u64 %rd179, [%rd33];
mul.lo.s64 %rd184, %rd30, %rd61;
add.s64 %rd185, %rd184, %rd157;
shl.b64 %rd187, %rd185, 3;
add.s64 %rd188, %rd160, %rd187;
add.s64 %rd189, %rd179, %rd286;
ld.volatile.global.u64 %rd190, [%rd34];
add.s64 %rd191, %rd189, %rd190;
ld.volatile.global.u64 %rd192, [%rd35];
add.s64 %rd193, %rd191, %rd192;
ld.volatile.global.u64 %rd194, [%rd188];
add.s64 %rd287, %rd193, %rd194;
bra.uni BB29_31;

BB29_26:
setp.lt.u64	%p27, %rd32, %rd26;
@%p27 bra BB29_29;
bra.uni BB29_27;

BB29_29:
ld.volatile.global.u64 %rd174, [%rd33];
add.s64 %rd175, %rd174, %rd286;
ld.volatile.global.u64 %rd176, [%rd34];
add.s64 %rd177, %rd175, %rd176;
ld.volatile.global.u64 %rd178, [%rd35];
add.s64 %rd287, %rd177, %rd178;
bra.uni BB29_31;

BB29_27:
ld.volatile.global.u64 %rd172, [%rd33];
add.s64 %rd287, %rd172, %rd286;
setp.ge.u64	%p29, %rd31, %rd26;
@%p29 bra BB29_31;

ld.volatile.global.u64 %rd173, [%rd34];
add.s64 %rd287, %rd287, %rd173;

BB29_31:
mov.u64 %rd286, %rd287;
shl.b32 %r104, %r22, 2;
cvt.u64.u32	%rd195, %r104;
add.s64 %rd265, %rd265, %rd195;
setp.lt.u64	%p31, %rd265, %rd26;
mov.u64 %rd285, %rd286;
@%p31 bra BB29_25;

BB29_32:
st.shared.u64 [%rd108], %rd285;
clz.b32 %r110, %r7;
sub.s32 %r112, %r36, %r110;
shl.b32 %r114, %r38, %r112;
setp.eq.s32	%p32, %r7, %r114;
selp.u32	%r115, 1, 0, %p32;
shr.s32 %r161, %r114, %r115;
setp.lt.s32	%p33, %r161, 1;
@%p33 bra BB29_36;

BB29_33:
bar.sync 0;
add.s32 %r116, %r161, %r1;
setp.lt.u32	%p34, %r116, %r7;
setp.lt.u32	%p35, %r1, %r161;
and.pred %p36, %p35, %p34;
@!%p36 bra BB29_35;
bra.uni BB29_34;

BB29_34:
cvt.u64.u32	%rd201, %r34;
mul.lo.s32 %r121, %r161, %r17;
cvt.u64.u32	%rd205, %r121;
add.s64 %rd206, %rd205, %rd201;
shl.b64 %rd207, %rd206, 3;
add.s64 %rd208, %rd107, %rd207;
ld.shared.u64 %rd209, [%rd208];
ld.shared.u64 %rd210, [%rd108];
add.s64 %rd211, %rd209, %rd210;
st.shared.u64 [%rd108], %rd211;

BB29_35:
shr.s32 %r161, %r161, 1;
setp.gt.s32	%p37, %r161, 0;
@%p37 bra BB29_33;

BB29_36:
@!%p16 bra BB29_54;
bra.uni BB29_37;

BB29_37:
ld.shared.u64 %rd216, [%rd108];
st.global.u8 [%rd5], %rd216;

BB29_54:
ret;
}


.visible .entry _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[416],
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot30[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<26>;
.reg .b32 %r<62>;
.reg .b64 %rd<218>;


mov.u64 %rd217, __local_depot30;
cvta.local.u64 %SP, %rd217;
ld.param.u64 %rd65, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u64 %rd66, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd67, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd4, _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd68, %SP, 0;
cvta.to.local.u64 %rd2, %rd68;
add.u64 %rd69, %SP, 416;
cvta.to.local.u64 %rd3, %rd69;
mov.u32 %r56, 0;
mov.pred %p1, 0;
@%p1 bra BB30_2;

BB30_1:
mul.wide.s32 %rd70, %r56, 8;
add.s64 %rd71, %rd4, %rd70;
ld.param.u64 %rd72, [%rd71];
add.s64 %rd73, %rd2, %rd70;
st.local.u64 [%rd73], %rd72;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p2, %r56, 52;
@%p2 bra BB30_1;

BB30_2:
mov.u32 %r57, 0;
@%p1 bra BB30_4;

BB30_3:
mul.wide.s32 %rd74, %r57, 8;
add.s64 %rd75, %rd1, %rd74;
ld.param.u64 %rd76, [%rd75];
add.s64 %rd77, %rd3, %rd74;
st.local.u64 [%rd77], %rd76;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p4, %r57, 52;
@%p4 bra BB30_3;

BB30_4:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
cvt.u64.u32	%rd8, %r30;
setp.ge.u64	%p5, %rd8, %rd66;
@%p5 bra BB30_37;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r58, %r5, -1;
mov.u64 %rd78, 0;
setp.lt.s32	%p6, %r58, 1;
mov.u64 %rd186, %rd8;
mov.u64 %rd194, %rd78;
@%p6 bra BB30_11;

mul.wide.s32 %rd80, %r5, 8;
add.s64 %rd173, %rd2, %rd80;
mov.u64 %rd195, 0;
mov.u64 %rd187, %rd8;

BB30_7:
ld.local.u64 %rd14, [%rd173];
or.b64 %rd81, %rd187, %rd14;
and.b64 %rd82, %rd81, -4294967296;
setp.eq.s64	%p7, %rd82, 0;
@%p7 bra BB30_9;
bra.uni BB30_8;

BB30_9:
cvt.u32.u64	%r31, %rd14;
cvt.u32.u64	%r32, %rd187;
div.u32 %r33, %r32, %r31;
rem.u32 %r34, %r32, %r31;
cvt.u64.u32	%rd188, %r33;
cvt.u64.u32	%rd174, %r34;
bra.uni BB30_10;

BB30_8:
div.u64 %rd188, %rd187, %rd14;
rem.u64 %rd174, %rd187, %rd14;

BB30_10:
mov.u64 %rd187, %rd188;
ld.local.u64 %rd83, [%rd173+200];
mul.lo.s64 %rd84, %rd83, %rd174;
add.s64 %rd195, %rd84, %rd195;
add.s64 %rd173, %rd173, -8;
add.s32 %r58, %r58, -1;
setp.gt.s32	%p8, %r58, 0;
mov.u64 %rd180, %rd187;
mov.u64 %rd186, %rd180;
mov.u64 %rd189, %rd195;
mov.u64 %rd194, %rd189;
@%p8 bra BB30_7;

BB30_11:
mov.u64 %rd24, %rd194;
mov.u64 %rd23, %rd186;
ld.local.u64 %rd86, [%rd2+208];
mul.lo.s64 %rd87, %rd86, %rd23;
add.s64 %rd25, %rd87, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r59, %r9, -1;
setp.lt.s32	%p9, %r59, 1;
mov.u64 %rd183, %rd8;
mov.u64 %rd192, %rd78;
@%p9 bra BB30_17;

mul.wide.s32 %rd89, %r9, 8;
add.s64 %rd175, %rd3, %rd89;
cvt.u64.u32	%rd184, %r30;
mov.u64 %rd193, 0;

BB30_13:
ld.local.u64 %rd33, [%rd175];
or.b64 %rd90, %rd184, %rd33;
and.b64 %rd91, %rd90, -4294967296;
setp.eq.s64	%p10, %rd91, 0;
@%p10 bra BB30_15;
bra.uni BB30_14;

BB30_15:
cvt.u32.u64	%r49, %rd33;
cvt.u32.u64	%r50, %rd184;
div.u32 %r51, %r50, %r49;
rem.u32 %r52, %r50, %r49;
cvt.u64.u32	%rd185, %r51;
cvt.u64.u32	%rd176, %r52;
bra.uni BB30_16;

BB30_14:
div.u64 %rd185, %rd184, %rd33;
rem.u64 %rd176, %rd184, %rd33;

BB30_16:
mov.u64 %rd184, %rd185;
ld.local.u64 %rd92, [%rd175+200];
mul.lo.s64 %rd93, %rd92, %rd176;
add.s64 %rd193, %rd93, %rd193;
add.s64 %rd175, %rd175, -8;
add.s32 %r59, %r59, -1;
setp.gt.s32	%p11, %r59, 0;
mov.u64 %rd183, %rd184;
mov.u64 %rd192, %rd193;
@%p11 bra BB30_13;

BB30_17:
ld.local.u64 %rd94, [%rd3+208];
mul.lo.s64 %rd95, %rd94, %rd183;
add.s64 %rd44, %rd95, %rd192;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd45, %r13;
mov.u32 %r14, %ntid.x;
setp.ge.u64	%p12, %rd45, %rd65;
mov.u64 %rd215, %rd67;
@%p12 bra BB30_20;

ld.local.u64 %rd96, [%rd3];
cvta.to.global.u64 %rd46, %rd96;
cvt.u64.u32	%rd47, %r14;
mov.u64 %rd196, %rd45;
mov.u64 %rd216, %rd67;

BB30_19:
mov.u64 %rd48, %rd196;
add.s64 %rd97, %rd44, %rd48;
add.s64 %rd98, %rd46, %rd97;
ld.global.s8 %rd99, [%rd98];
add.s64 %rd216, %rd99, %rd216;
add.s64 %rd51, %rd47, %rd48;
setp.lt.u64	%p13, %rd51, %rd65;
mov.u64 %rd196, %rd51;
mov.u64 %rd200, %rd216;
mov.u64 %rd215, %rd200;
@%p13 bra BB30_19;

BB30_20:
mov.u64 %rd201, %rd215;
mov.u64 %rd52, %rd201;
setp.eq.s32	%p14, %r14, 0;
mov.u64 %rd210, %rd67;
@%p14 bra BB30_35;

shl.b64 %rd100, %rd45, 3;
mov.u64 %rd101, smemChar;
add.s64 %rd53, %rd101, %rd100;
setp.ge.u32	%p15, %r13, %r14;
@%p15 bra BB30_23;

st.shared.u64 [%rd53], %rd52;

BB30_23:
bar.sync 0;
mov.u32 %r15, WARP_SZ;
min.u32 %r16, %r14, %r15;
setp.ge.u32	%p16, %r15, %r14;
mov.u64 %rd212, %rd52;
@%p16 bra BB30_29;

div.u32 %r53, %r13, %r15;
setp.ne.s32	%p17, %r53, 0;
mov.u64 %rd202, %rd52;
mov.u64 %rd212, %rd202;
@%p17 bra BB30_29;

setp.lt.u32	%p18, %r13, %r14;
selp.b64	%rd213, %rd52, %rd67, %p18;
add.s32 %r60, %r15, %r13;
setp.ge.u32	%p19, %r60, %r14;
@%p19 bra BB30_28;

mov.u64 %rd214, %rd213;

BB30_27:
mul.wide.u32 %rd102, %r60, 8;
add.s64 %rd104, %rd101, %rd102;
ld.shared.u64 %rd105, [%rd104];
add.s64 %rd214, %rd105, %rd214;
add.s32 %r60, %r60, %r15;
setp.lt.u32	%p20, %r60, %r14;
mov.u64 %rd213, %rd214;
@%p20 bra BB30_27;

BB30_28:
mov.u64 %rd212, %rd213;
st.shared.u64 [%rd53], %rd212;

BB30_29:
mov.u64 %rd58, %rd212;
bar.sync 0;
cvt.u32.u64	%r54, %rd45;
setp.ne.s32	%p21, %r54, 0;
mov.u64 %rd210, %rd58;
@%p21 bra BB30_35;

setp.eq.s32	%p22, %r16, 32;
@%p22 bra BB30_34;
bra.uni BB30_31;

BB30_34:
ld.shared.u64 %rd109, [smemChar+8];
add.s64 %rd110, %rd109, %rd58;
ld.shared.u64 %rd111, [smemChar+16];
add.s64 %rd112, %rd111, %rd110;
ld.shared.u64 %rd113, [smemChar+24];
add.s64 %rd114, %rd113, %rd112;
ld.shared.u64 %rd115, [smemChar+32];
add.s64 %rd116, %rd115, %rd114;
ld.shared.u64 %rd117, [smemChar+40];
add.s64 %rd118, %rd117, %rd116;
ld.shared.u64 %rd119, [smemChar+48];
add.s64 %rd120, %rd119, %rd118;
ld.shared.u64 %rd121, [smemChar+56];
add.s64 %rd122, %rd121, %rd120;
ld.shared.u64 %rd123, [smemChar+64];
add.s64 %rd124, %rd123, %rd122;
ld.shared.u64 %rd125, [smemChar+72];
add.s64 %rd126, %rd125, %rd124;
ld.shared.u64 %rd127, [smemChar+80];
add.s64 %rd128, %rd127, %rd126;
ld.shared.u64 %rd129, [smemChar+88];
add.s64 %rd130, %rd129, %rd128;
ld.shared.u64 %rd131, [smemChar+96];
add.s64 %rd132, %rd131, %rd130;
ld.shared.u64 %rd133, [smemChar+104];
add.s64 %rd134, %rd133, %rd132;
ld.shared.u64 %rd135, [smemChar+112];
add.s64 %rd136, %rd135, %rd134;
ld.shared.u64 %rd137, [smemChar+120];
add.s64 %rd138, %rd137, %rd136;
ld.shared.u64 %rd139, [smemChar+128];
add.s64 %rd140, %rd139, %rd138;
ld.shared.u64 %rd141, [smemChar+136];
add.s64 %rd142, %rd141, %rd140;
ld.shared.u64 %rd143, [smemChar+144];
add.s64 %rd144, %rd143, %rd142;
ld.shared.u64 %rd145, [smemChar+152];
add.s64 %rd146, %rd145, %rd144;
ld.shared.u64 %rd147, [smemChar+160];
add.s64 %rd148, %rd147, %rd146;
ld.shared.u64 %rd149, [smemChar+168];
add.s64 %rd150, %rd149, %rd148;
ld.shared.u64 %rd151, [smemChar+176];
add.s64 %rd152, %rd151, %rd150;
ld.shared.u64 %rd153, [smemChar+184];
add.s64 %rd154, %rd153, %rd152;
ld.shared.u64 %rd155, [smemChar+192];
add.s64 %rd156, %rd155, %rd154;
ld.shared.u64 %rd157, [smemChar+200];
add.s64 %rd158, %rd157, %rd156;
ld.shared.u64 %rd159, [smemChar+208];
add.s64 %rd160, %rd159, %rd158;
ld.shared.u64 %rd161, [smemChar+216];
add.s64 %rd162, %rd161, %rd160;
ld.shared.u64 %rd163, [smemChar+224];
add.s64 %rd164, %rd163, %rd162;
ld.shared.u64 %rd165, [smemChar+232];
add.s64 %rd166, %rd165, %rd164;
ld.shared.u64 %rd167, [smemChar+240];
add.s64 %rd168, %rd167, %rd166;
ld.shared.u64 %rd169, [smemChar+248];
add.s64 %rd210, %rd169, %rd168;
bra.uni BB30_35;

BB30_31:
add.s64 %rd197, %rd101, 8;
mov.u32 %r61, 1;
setp.lt.u32	%p23, %r16, 2;
mov.u64 %rd208, %rd58;
mov.u64 %rd210, %rd208;
@%p23 bra BB30_35;

mov.u64 %rd211, %rd58;

BB30_33:
ld.shared.u64 %rd108, [%rd197];
add.s64 %rd211, %rd108, %rd211;
add.s64 %rd197, %rd197, 8;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p24, %r61, %r16;
mov.u64 %rd210, %rd211;
@%p24 bra BB30_33;

BB30_35:
setp.ne.s32	%p25, %r13, 0;
@%p25 bra BB30_37;

ld.local.u64 %rd170, [%rd2];
cvta.to.global.u64 %rd171, %rd170;
add.s64 %rd172, %rd171, %rd25;
st.global.u8 [%rd172], %rd210;

BB30_37:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[416],
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot31[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b32 %r<51>;
.reg .b64 %rd<125>;


mov.u64 %rd124, __local_depot31;
cvta.local.u64 %SP, %rd124;
ld.param.u64 %rd52, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u64 %rd53, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd54, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd123, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd4, _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd56, %SP, 416;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 0;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r47, 0;
mov.pred %p1, 0;
@%p1 bra BB31_2;

BB31_1:
mul.wide.s32 %rd58, %r47, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r47, %r47, 1;
setp.lt.u32	%p2, %r47, 52;
@%p2 bra BB31_1;

BB31_2:
mov.u32 %r48, 0;
@%p1 bra BB31_4;

BB31_3:
mul.wide.s32 %rd62, %r48, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p4, %r48, 52;
@%p4 bra BB31_3;

BB31_4:
mov.u32 %r15, %nctaid.y;
mov.u32 %r16, %ctaid.z;
mov.u32 %r17, %ctaid.y;
mad.lo.s32 %r18, %r15, %r16, %r17;
mov.u32 %r19, %nctaid.x;
mov.u32 %r20, %ctaid.x;
mad.lo.s32 %r21, %r18, %r19, %r20;
mul.wide.u32 %rd66, %r21, 512;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd67, %r22;
add.s64 %rd8, %rd66, %rd67;
setp.ge.u64	%p5, %rd8, %rd54;
@%p5 bra BB31_21;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r49, %r5, -1;
mov.u64 %rd68, 0;
setp.lt.s32	%p6, %r49, 1;
mov.u64 %rd111, %rd8;
mov.u64 %rd119, %rd68;
@%p6 bra BB31_11;

mul.wide.s32 %rd70, %r5, 8;
add.s64 %rd98, %rd2, %rd70;
mov.u64 %rd120, 0;
mov.u64 %rd112, %rd8;

BB31_7:
ld.local.u64 %rd14, [%rd98];
or.b64 %rd71, %rd112, %rd14;
and.b64 %rd72, %rd71, -4294967296;
setp.eq.s64	%p7, %rd72, 0;
@%p7 bra BB31_9;
bra.uni BB31_8;

BB31_9:
cvt.u32.u64	%r23, %rd14;
cvt.u32.u64	%r24, %rd112;
div.u32 %r25, %r24, %r23;
rem.u32 %r26, %r24, %r23;
cvt.u64.u32	%rd113, %r25;
cvt.u64.u32	%rd99, %r26;
bra.uni BB31_10;

BB31_8:
div.u64 %rd113, %rd112, %rd14;
rem.u64 %rd99, %rd112, %rd14;

BB31_10:
mov.u64 %rd112, %rd113;
ld.local.u64 %rd73, [%rd98+200];
mul.lo.s64 %rd74, %rd73, %rd99;
add.s64 %rd120, %rd74, %rd120;
add.s64 %rd98, %rd98, -8;
add.s32 %r49, %r49, -1;
setp.gt.s32	%p8, %r49, 0;
mov.u64 %rd105, %rd112;
mov.u64 %rd111, %rd105;
mov.u64 %rd114, %rd120;
mov.u64 %rd119, %rd114;
@%p8 bra BB31_7;

BB31_11:
mov.u64 %rd24, %rd119;
mov.u64 %rd23, %rd111;
ld.local.u64 %rd76, [%rd2+208];
mul.lo.s64 %rd77, %rd76, %rd23;
add.s64 %rd25, %rd77, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r50, %r9, -1;
setp.lt.s32	%p9, %r50, 1;
mov.u64 %rd108, %rd8;
mov.u64 %rd117, %rd68;
@%p9 bra BB31_17;

mul.wide.s32 %rd81, %r9, 8;
add.s64 %rd100, %rd3, %rd81;
add.s64 %rd109, %rd66, %rd67;
mov.u64 %rd118, 0;

BB31_13:
ld.local.u64 %rd33, [%rd100];
or.b64 %rd84, %rd109, %rd33;
and.b64 %rd85, %rd84, -4294967296;
setp.eq.s64	%p10, %rd85, 0;
@%p10 bra BB31_15;
bra.uni BB31_14;

BB31_15:
cvt.u32.u64	%r43, %rd33;
cvt.u32.u64	%r44, %rd109;
div.u32 %r45, %r44, %r43;
rem.u32 %r46, %r44, %r43;
cvt.u64.u32	%rd110, %r45;
cvt.u64.u32	%rd101, %r46;
bra.uni BB31_16;

BB31_14:
div.u64 %rd110, %rd109, %rd33;
rem.u64 %rd101, %rd109, %rd33;

BB31_16:
mov.u64 %rd109, %rd110;
ld.local.u64 %rd86, [%rd100+200];
mul.lo.s64 %rd87, %rd86, %rd101;
add.s64 %rd118, %rd87, %rd118;
add.s64 %rd100, %rd100, -8;
add.s32 %r50, %r50, -1;
setp.gt.s32	%p11, %r50, 0;
mov.u64 %rd108, %rd109;
mov.u64 %rd117, %rd118;
@%p11 bra BB31_13;

BB31_17:
setp.eq.s64	%p12, %rd53, 0;
@%p12 bra BB31_20;

ld.local.u64 %rd89, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd91, %rd90;
mul.lo.s64 %rd92, %rd108, %rd89;
add.s64 %rd93, %rd117, %rd92;
add.s64 %rd121, %rd91, %rd93;
mov.u64 %rd122, 0;

BB31_19:
ld.global.s8 %rd94, [%rd121];
add.s64 %rd123, %rd94, %rd123;
add.s64 %rd121, %rd121, %rd52;
add.s64 %rd122, %rd122, 1;
setp.lt.u64	%p13, %rd122, %rd53;
@%p13 bra BB31_19;

BB31_20:
ld.local.u64 %rd95, [%rd2];
cvta.to.global.u64 %rd96, %rd95;
add.s64 %rd97, %rd96, %rd25;
st.global.u8 [%rd97], %rd123;

BB31_21:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[416],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[416],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot32[848];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<66>;
.reg .b32 %r<210>;
.reg .b64 %rd<402>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd401, __local_depot32;
cvta.local.u64 %SP, %rd401;
ld.param.u64 %rd102, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u64 %rd103, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u64 %rd104, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd105, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd106, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd107, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
add.u64 %rd108, %SP, 16;
cvta.to.local.u64 %rd3, %rd108;
add.u64 %rd109, %SP, 432;
cvta.to.local.u64 %rd4, %rd109;
mov.u32 %r203, 0;
mov.pred %p1, 0;
@%p1 bra BB32_2;

BB32_1:
mul.wide.s32 %rd110, %r203, 8;
add.s64 %rd111, %rd1, %rd110;
ld.param.u64 %rd112, [%rd111];
add.s64 %rd113, %rd3, %rd110;
st.local.u64 [%rd113], %rd112;
add.s32 %r203, %r203, 1;
setp.lt.u32	%p2, %r203, 52;
@%p2 bra BB32_1;

BB32_2:
mov.u32 %r204, 0;
@%p1 bra BB32_4;

BB32_3:
mul.wide.s32 %rd114, %r204, 8;
add.s64 %rd115, %rd2, %rd114;
ld.param.u64 %rd116, [%rd115];
add.s64 %rd117, %rd4, %rd114;
st.local.u64 [%rd117], %rd116;
add.s32 %r204, %r204, 1;
setp.lt.u32	%p4, %r204, 52;
@%p4 bra BB32_3;

BB32_4:
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r33, %r30, %r31, %r32;
cvt.u64.u32	%rd9, %r33;
ld.param.u32 %r5, [%rd1+408];
add.s32 %r205, %r5, -1;
mov.u64 %rd118, 0;
setp.lt.s32	%p5, %r205, 1;
mov.u64 %rd363, %rd9;
mov.u64 %rd371, %rd118;
@%p5 bra BB32_10;

mul.wide.s32 %rd120, %r5, 8;
add.s64 %rd351, %rd3, %rd120;
cvt.u64.u32	%rd364, %r33;
mov.u64 %rd372, 0;

BB32_6:
ld.local.u64 %rd15, [%rd351];
or.b64 %rd121, %rd364, %rd15;
and.b64 %rd122, %rd121, -4294967296;
setp.eq.s64	%p6, %rd122, 0;
@%p6 bra BB32_8;
bra.uni BB32_7;

BB32_8:
cvt.u32.u64	%r39, %rd15;
cvt.u32.u64	%r40, %rd364;
div.u32 %r41, %r40, %r39;
rem.u32 %r42, %r40, %r39;
cvt.u64.u32	%rd365, %r41;
cvt.u64.u32	%rd352, %r42;
bra.uni BB32_9;

BB32_7:
div.u64 %rd365, %rd364, %rd15;
rem.u64 %rd352, %rd364, %rd15;

BB32_9:
mov.u64 %rd364, %rd365;
ld.local.u64 %rd123, [%rd351+200];
mul.lo.s64 %rd124, %rd123, %rd352;
add.s64 %rd372, %rd124, %rd372;
add.s64 %rd351, %rd351, -8;
add.s32 %r205, %r205, -1;
setp.gt.s32	%p7, %r205, 0;
mov.u64 %rd356, %rd364;
mov.u64 %rd363, %rd356;
mov.u64 %rd366, %rd372;
mov.u64 %rd371, %rd366;
@%p7 bra BB32_6;

BB32_10:
mov.u64 %rd25, %rd371;
mov.u64 %rd24, %rd363;
ld.local.u64 %rd126, [%rd3+208];
mul.lo.s64 %rd127, %rd126, %rd24;
add.s64 %rd26, %rd127, %rd25;
ld.local.u32 %r9, [%rd4+408];
add.s32 %r206, %r9, -1;
setp.lt.s32	%p8, %r206, 1;
mov.u64 %rd360, %rd9;
mov.u64 %rd369, %rd118;
@%p8 bra BB32_16;

mul.wide.s32 %rd129, %r9, 8;
add.s64 %rd353, %rd4, %rd129;
cvt.u64.u32	%rd361, %r33;
mov.u64 %rd370, 0;

BB32_12:
ld.local.u64 %rd33, [%rd353];
or.b64 %rd130, %rd361, %rd33;
and.b64 %rd131, %rd130, -4294967296;
setp.eq.s64	%p9, %rd131, 0;
@%p9 bra BB32_14;
bra.uni BB32_13;

BB32_14:
cvt.u32.u64	%r51, %rd33;
cvt.u32.u64	%r52, %rd361;
div.u32 %r53, %r52, %r51;
rem.u32 %r54, %r52, %r51;
cvt.u64.u32	%rd362, %r53;
cvt.u64.u32	%rd354, %r54;
bra.uni BB32_15;

BB32_13:
div.u64 %rd362, %rd361, %rd33;
rem.u64 %rd354, %rd361, %rd33;

BB32_15:
mov.u64 %rd361, %rd362;
ld.local.u64 %rd132, [%rd353+200];
mul.lo.s64 %rd133, %rd132, %rd354;
add.s64 %rd370, %rd133, %rd370;
add.s64 %rd353, %rd353, -8;
add.s32 %r206, %r206, -1;
setp.gt.s32	%p10, %r206, 0;
mov.u64 %rd360, %rd361;
mov.u64 %rd369, %rd370;
@%p10 bra BB32_12;

BB32_16:
ld.local.u64 %rd134, [%rd4+208];
mul.lo.s64 %rd135, %rd134, %rd360;
add.s64 %rd44, %rd135, %rd369;
mov.u32 %r55, %nctaid.y;
setp.eq.s32	%p11, %r55, 1;
mov.u32 %r56, %ntid.y;
cvt.u64.u32	%rd45, %r56;
@%p11 bra BB32_54;
bra.uni BB32_17;

BB32_54:
cvt.u64.u32	%rd295, %r33;
ld.local.u64 %rd85, [%rd3];
ld.local.u64 %rd86, [%rd4];
min.u64 %rd296, %rd103, %rd45;
cvt.u32.u64	%r23, %rd296;
setp.ge.u64	%p51, %rd295, %rd104;
mov.u64 %rd391, %rd105;
@%p51 bra BB32_64;

mov.u32 %r173, %tid.y;
cvt.u64.u32	%rd375, %r173;
setp.ge.u64	%p52, %rd375, %rd103;
mov.u64 %rd391, %rd105;
@%p52 bra BB32_64;

mov.u64 %rd392, %rd105;

BB32_57:
mul.lo.s32 %r175, %r56, 3;
cvt.u64.u32	%rd297, %r175;
add.s64 %rd90, %rd375, %rd297;
setp.lt.u64	%p53, %rd90, %rd103;
add.s64 %rd91, %rd375, %rd45;
shl.b32 %r176, %r56, 1;
cvt.u64.u32	%rd299, %r176;
add.s64 %rd92, %rd375, %rd299;
mul.lo.s64 %rd300, %rd91, %rd102;
add.s64 %rd301, %rd300, %rd44;
add.s64 %rd93, %rd86, %rd301;
mul.lo.s64 %rd302, %rd92, %rd102;
add.s64 %rd303, %rd302, %rd44;
add.s64 %rd94, %rd86, %rd303;
@%p53 bra BB32_62;
bra.uni BB32_58;

BB32_62:
mul.lo.s64 %rd317, %rd375, %rd102;
add.s64 %rd318, %rd317, %rd44;
add.s64 %rd319, %rd86, %rd318;
ld.s8 %rd320, [%rd319];
ld.s8 %rd321, [%rd93];
ld.s8 %rd322, [%rd94];
mul.lo.s64 %rd323, %rd90, %rd102;
add.s64 %rd324, %rd323, %rd44;
add.s64 %rd325, %rd86, %rd324;
ld.s8 %rd326, [%rd325];
add.s64 %rd327, %rd320, %rd392;
add.s64 %rd328, %rd327, %rd321;
add.s64 %rd329, %rd328, %rd322;
add.s64 %rd393, %rd329, %rd326;
bra.uni BB32_63;

BB32_58:
setp.lt.u64	%p54, %rd92, %rd103;
@%p54 bra BB32_61;
bra.uni BB32_59;

BB32_61:
mul.lo.s64 %rd309, %rd375, %rd102;
add.s64 %rd310, %rd309, %rd44;
add.s64 %rd311, %rd86, %rd310;
ld.s8 %rd312, [%rd311];
ld.s8 %rd313, [%rd93];
ld.s8 %rd314, [%rd94];
add.s64 %rd315, %rd312, %rd392;
add.s64 %rd316, %rd315, %rd313;
add.s64 %rd393, %rd316, %rd314;
bra.uni BB32_63;

BB32_59:
mul.lo.s64 %rd304, %rd375, %rd102;
add.s64 %rd305, %rd304, %rd44;
add.s64 %rd306, %rd86, %rd305;
ld.s8 %rd307, [%rd306];
add.s64 %rd393, %rd307, %rd392;
setp.ge.u64	%p55, %rd91, %rd103;
@%p55 bra BB32_63;

ld.s8 %rd308, [%rd93];
add.s64 %rd393, %rd393, %rd308;

BB32_63:
mov.u64 %rd392, %rd393;
shl.b32 %r178, %r56, 2;
cvt.u64.u32	%rd330, %r178;
add.s64 %rd375, %rd375, %rd330;
setp.lt.u64	%p56, %rd375, %rd103;
mov.u64 %rd391, %rd392;
@%p56 bra BB32_57;

BB32_64:
mov.u32 %r24, %tid.y;
mad.lo.s32 %r181, %r24, %r30, %r32;
mul.wide.u32 %rd331, %r181, 8;
mov.u64 %rd332, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd333, %rd332, %rd331;
st.shared.u64 [%rd333], %rd391;
clz.b32 %r182, %r23;
mov.u32 %r183, 31;
sub.s32 %r184, %r183, %r182;
mov.u32 %r185, 1;
shl.b32 %r186, %r185, %r184;
setp.eq.s32	%p57, %r23, %r186;
selp.u32	%r187, 1, 0, %p57;
shr.s32 %r209, %r186, %r187;
setp.lt.s32	%p58, %r209, 1;
@%p58 bra BB32_68;

BB32_65:
bar.sync 0;
add.s32 %r188, %r209, %r24;
setp.lt.u32	%p59, %r188, %r23;
setp.lt.u32	%p60, %r24, %r209;
and.pred %p61, %p60, %p59;
@!%p61 bra BB32_67;
bra.uni BB32_66;

BB32_66:
cvt.u64.u32	%rd334, %r181;
mul.lo.s32 %r193, %r209, %r30;
cvt.u64.u32	%rd338, %r193;
add.s64 %rd339, %rd338, %rd334;
shl.b64 %rd340, %rd339, 3;
add.s64 %rd341, %rd332, %rd340;
ld.shared.u64 %rd342, [%rd341];
ld.shared.u64 %rd343, [%rd333];
add.s64 %rd344, %rd342, %rd343;
st.shared.u64 [%rd333], %rd344;

BB32_67:
shr.s32 %r209, %r209, 1;
setp.gt.s32	%p62, %r209, 0;
@%p62 bra BB32_65;

BB32_68:
setp.lt.u64	%p63, %rd295, %rd104;
setp.eq.s32	%p64, %r24, 0;
and.pred %p65, %p64, %p63;
@!%p65 bra BB32_70;
bra.uni BB32_69;

BB32_69:
ld.shared.u64 %rd349, [%rd333];
add.s64 %rd350, %rd85, %rd26;
st.u8 [%rd350], %rd349;
bra.uni BB32_70;

BB32_17:
cvt.u64.u32	%rd136, %r33;
mov.u32 %r61, %ctaid.y;
shl.b32 %r62, %r61, 8;
cvt.u64.u32	%rd137, %r62;
sub.s64 %rd138, %rd103, %rd137;
mov.u64 %rd139, 256;
min.u64 %rd46, %rd138, %rd139;
ld.local.u64 %rd47, [%rd4];
mul.lo.s64 %rd140, %rd137, %rd102;
add.s64 %rd48, %rd140, %rd44;
min.u64 %rd141, %rd46, %rd45;
cvt.u32.u64	%r13, %rd141;
setp.ge.u64	%p12, %rd136, %rd104;
mov.u64 %rd398, %rd105;
@%p12 bra BB32_27;

mov.u32 %r63, %tid.y;
cvt.u64.u32	%rd373, %r63;
setp.ge.u64	%p13, %rd373, %rd46;
mov.u64 %rd376, %rd105;
mov.u64 %rd398, %rd376;
@%p13 bra BB32_27;

mov.u64 %rd399, %rd105;

BB32_20:
mul.lo.s32 %r66, %r56, 3;
cvt.u64.u32	%rd143, %r66;
add.s64 %rd52, %rd373, %rd143;
setp.lt.u64	%p14, %rd52, %rd46;
add.s64 %rd53, %rd373, %rd45;
shl.b32 %r67, %r56, 1;
cvt.u64.u32	%rd145, %r67;
add.s64 %rd54, %rd373, %rd145;
mul.lo.s64 %rd146, %rd53, %rd102;
add.s64 %rd147, %rd146, %rd48;
add.s64 %rd55, %rd47, %rd147;
mul.lo.s64 %rd148, %rd54, %rd102;
add.s64 %rd149, %rd148, %rd48;
add.s64 %rd56, %rd47, %rd149;
@%p14 bra BB32_25;
bra.uni BB32_21;

BB32_25:
mul.lo.s64 %rd163, %rd373, %rd102;
add.s64 %rd164, %rd163, %rd48;
add.s64 %rd165, %rd47, %rd164;
ld.s8 %rd166, [%rd165];
ld.s8 %rd167, [%rd55];
ld.s8 %rd168, [%rd56];
mul.lo.s64 %rd169, %rd52, %rd102;
add.s64 %rd170, %rd169, %rd48;
add.s64 %rd171, %rd47, %rd170;
ld.s8 %rd172, [%rd171];
add.s64 %rd173, %rd166, %rd399;
add.s64 %rd174, %rd173, %rd167;
add.s64 %rd175, %rd174, %rd168;
add.s64 %rd400, %rd175, %rd172;
bra.uni BB32_26;

BB32_21:
setp.lt.u64	%p15, %rd54, %rd46;
@%p15 bra BB32_24;
bra.uni BB32_22;

BB32_24:
mul.lo.s64 %rd155, %rd373, %rd102;
add.s64 %rd156, %rd155, %rd48;
add.s64 %rd157, %rd47, %rd156;
ld.s8 %rd158, [%rd157];
ld.s8 %rd159, [%rd55];
ld.s8 %rd160, [%rd56];
add.s64 %rd161, %rd158, %rd399;
add.s64 %rd162, %rd161, %rd159;
add.s64 %rd400, %rd162, %rd160;
bra.uni BB32_26;

BB32_22:
mul.lo.s64 %rd150, %rd373, %rd102;
add.s64 %rd151, %rd150, %rd48;
add.s64 %rd152, %rd47, %rd151;
ld.s8 %rd153, [%rd152];
add.s64 %rd400, %rd153, %rd399;
setp.ge.u64	%p16, %rd53, %rd46;
@%p16 bra BB32_26;

ld.s8 %rd154, [%rd55];
add.s64 %rd400, %rd400, %rd154;

BB32_26:
mov.u64 %rd399, %rd400;
shl.b32 %r69, %r56, 2;
cvt.u64.u32	%rd176, %r69;
add.s64 %rd373, %rd373, %rd176;
setp.lt.u64	%p17, %rd373, %rd46;
mov.u64 %rd383, %rd399;
mov.u64 %rd398, %rd383;
@%p17 bra BB32_20;

BB32_27:
mov.u64 %rd63, %rd398;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r72, %r14, %r30, %r32;
mul.wide.u32 %rd177, %r72, 8;
mov.u64 %rd178, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd179, %rd178, %rd177;
st.shared.u64 [%rd179], %rd63;
clz.b32 %r73, %r13;
mov.u32 %r74, 31;
sub.s32 %r75, %r74, %r73;
mov.u32 %r76, 1;
shl.b32 %r77, %r76, %r75;
setp.eq.s32	%p18, %r13, %r77;
selp.u32	%r78, 1, 0, %p18;
shr.s32 %r207, %r77, %r78;
setp.lt.s32	%p19, %r207, 1;
@%p19 bra BB32_31;

BB32_28:
bar.sync 0;
add.s32 %r79, %r207, %r14;
setp.lt.u32	%p20, %r79, %r13;
setp.lt.u32	%p21, %r14, %r207;
and.pred %p22, %p21, %p20;
@!%p22 bra BB32_30;
bra.uni BB32_29;

BB32_29:
cvt.u64.u32	%rd180, %r72;
mul.lo.s32 %r84, %r207, %r30;
cvt.u64.u32	%rd184, %r84;
add.s64 %rd185, %rd184, %rd180;
shl.b64 %rd186, %rd185, 3;
add.s64 %rd187, %rd178, %rd186;
ld.shared.u64 %rd188, [%rd187];
ld.shared.u64 %rd189, [%rd179];
add.s64 %rd190, %rd188, %rd189;
st.shared.u64 [%rd179], %rd190;

BB32_30:
shr.s32 %r207, %r207, 1;
setp.gt.s32	%p23, %r207, 0;
@%p23 bra BB32_28;

BB32_31:
setp.lt.u64	%p24, %rd136, %rd104;
setp.eq.s32	%p25, %r14, 0;
and.pred %p26, %p25, %p24;
@!%p26 bra BB32_33;
bra.uni BB32_32;

BB32_32:
ld.shared.u64 %rd195, [%rd179];
add.u64 %rd196, %SP, 8;
cvta.to.local.u64 %rd197, %rd196;
st.local.u64 [%rd197], %rd195;
ld.local.u64 %rd198, [%rd197];
add.u64 %rd199, %SP, 0;
cvta.to.local.u64 %rd200, %rd199;
st.local.u64 [%rd200], %rd198;
ld.local.u64 %rd201, [%rd200];
cvt.u64.u32	%rd202, %r61;
mul.lo.s64 %rd203, %rd202, %rd104;
add.s64 %rd205, %rd203, %rd136;
cvta.to.global.u64 %rd206, %rd106;
shl.b64 %rd207, %rd205, 3;
add.s64 %rd208, %rd206, %rd207;
st.volatile.global.u64 [%rd208], %rd201;

BB32_33:
membar.gl;
bar.sync 0;
or.b32 %r99, %r14, %r32;
setp.ne.s32	%p27, %r99, 0;
@%p27 bra BB32_35;

cvta.to.global.u64 %rd209, %rd107;
mul.wide.u32 %rd210, %r31, 4;
add.s64 %rd211, %rd209, %rd210;
atom.global.add.u32 %r101, [%rd211], 1;
add.s32 %r103, %r55, -1;
setp.eq.s32	%p28, %r101, %r103;
selp.u32	%r104, 1, 0, %p28;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r104;

BB32_35:
bar.sync 0;
ld.shared.u32 %r105, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p29, %r105, 0;
@%p29 bra BB32_70;

setp.ge.u32	%p30, %r14, %r55;
mov.u64 %rd397, %rd105;
@%p30 bra BB32_38;

cvt.u64.u32	%rd212, %r14;
mul.lo.s64 %rd213, %rd212, %rd104;
add.s64 %rd215, %rd213, %rd136;
cvta.to.global.u64 %rd216, %rd106;
shl.b64 %rd217, %rd215, 3;
add.s64 %rd218, %rd216, %rd217;
ld.volatile.global.u64 %rd397, [%rd218];

BB32_38:
mov.u64 %rd65, %rd397;
setp.lt.u32	%p31, %r55, %r56;
sub.s32 %r119, %r55, %r56;
cvt.u64.u32	%rd220, %r119;
selp.b64	%rd66, 0, %rd220, %p31;
ld.local.u64 %rd67, [%rd3];
min.u32 %r18, %r55, %r56;
mov.u64 %rd394, %rd65;
@%p12 bra BB32_48;

cvt.u64.u32	%rd374, %r14;
setp.ge.u64	%p33, %rd374, %rd66;
mov.u64 %rd385, %rd65;
mov.u64 %rd394, %rd385;
@%p33 bra BB32_48;

mov.u64 %rd395, %rd65;

BB32_41:
mul.lo.s32 %r122, %r56, 3;
cvt.u64.u32	%rd221, %r122;
add.s64 %rd71, %rd374, %rd221;
setp.lt.u64	%p35, %rd71, %rd66;
add.s64 %rd72, %rd374, %rd45;
shl.b32 %r125, %r56, 1;
cvt.u64.u32	%rd73, %r125;
add.s64 %rd74, %rd374, %rd73;
mul.lo.s64 %rd225, %rd45, %rd104;
add.s64 %rd75, %rd225, %rd136;
mul.lo.s64 %rd227, %rd374, %rd104;
add.s64 %rd228, %rd227, %rd75;
cvta.to.global.u64 %rd229, %rd106;
shl.b64 %rd230, %rd228, 3;
add.s64 %rd76, %rd229, %rd230;
mul.lo.s64 %rd231, %rd72, %rd104;
add.s64 %rd232, %rd231, %rd75;
shl.b64 %rd233, %rd232, 3;
add.s64 %rd77, %rd229, %rd233;
@%p35 bra BB32_46;
bra.uni BB32_42;

BB32_46:
ld.volatile.global.u64 %rd251, [%rd76];
mul.lo.s64 %rd253, %rd74, %rd104;
add.s64 %rd254, %rd253, %rd75;
shl.b64 %rd255, %rd254, 3;
add.s64 %rd257, %rd229, %rd255;
mul.lo.s64 %rd262, %rd71, %rd104;
add.s64 %rd263, %rd262, %rd75;
shl.b64 %rd264, %rd263, 3;
add.s64 %rd265, %rd229, %rd264;
add.s64 %rd266, %rd251, %rd395;
ld.volatile.global.u64 %rd267, [%rd77];
add.s64 %rd268, %rd266, %rd267;
ld.volatile.global.u64 %rd269, [%rd257];
add.s64 %rd270, %rd268, %rd269;
ld.volatile.global.u64 %rd271, [%rd265];
add.s64 %rd396, %rd270, %rd271;
bra.uni BB32_47;

BB32_42:
setp.lt.u64	%p37, %rd74, %rd66;
@%p37 bra BB32_45;
bra.uni BB32_43;

BB32_45:
ld.volatile.global.u64 %rd240, [%rd76];
mul.lo.s64 %rd242, %rd74, %rd104;
add.s64 %rd243, %rd242, %rd75;
shl.b64 %rd245, %rd243, 3;
add.s64 %rd246, %rd229, %rd245;
add.s64 %rd247, %rd240, %rd395;
ld.volatile.global.u64 %rd248, [%rd77];
add.s64 %rd249, %rd247, %rd248;
ld.volatile.global.u64 %rd250, [%rd246];
add.s64 %rd396, %rd249, %rd250;
bra.uni BB32_47;

BB32_43:
ld.volatile.global.u64 %rd238, [%rd76];
add.s64 %rd396, %rd238, %rd395;
setp.ge.u64	%p39, %rd72, %rd66;
@%p39 bra BB32_47;

ld.volatile.global.u64 %rd239, [%rd77];
add.s64 %rd396, %rd396, %rd239;

BB32_47:
mov.u64 %rd395, %rd396;
shl.b32 %r142, %r56, 2;
cvt.u64.u32	%rd272, %r142;
add.s64 %rd374, %rd374, %rd272;
setp.lt.u64	%p41, %rd374, %rd66;
mov.u64 %rd394, %rd395;
@%p41 bra BB32_41;

BB32_48:
st.shared.u64 [%rd179], %rd394;
clz.b32 %r148, %r18;
sub.s32 %r150, %r74, %r148;
shl.b32 %r152, %r76, %r150;
setp.eq.s32	%p42, %r18, %r152;
selp.u32	%r153, 1, 0, %p42;
shr.s32 %r208, %r152, %r153;
setp.lt.s32	%p43, %r208, 1;
@%p43 bra BB32_52;

BB32_49:
bar.sync 0;
add.s32 %r154, %r208, %r14;
setp.lt.u32	%p44, %r154, %r18;
setp.lt.u32	%p45, %r14, %r208;
and.pred %p46, %p45, %p44;
@!%p46 bra BB32_51;
bra.uni BB32_50;

BB32_50:
cvt.u64.u32	%rd278, %r72;
mul.lo.s32 %r159, %r208, %r30;
cvt.u64.u32	%rd282, %r159;
add.s64 %rd283, %rd282, %rd278;
shl.b64 %rd284, %rd283, 3;
add.s64 %rd285, %rd178, %rd284;
ld.shared.u64 %rd286, [%rd285];
ld.shared.u64 %rd287, [%rd179];
add.s64 %rd288, %rd286, %rd287;
st.shared.u64 [%rd179], %rd288;

BB32_51:
shr.s32 %r208, %r208, 1;
setp.gt.s32	%p47, %r208, 0;
@%p47 bra BB32_49;

BB32_52:
@!%p26 bra BB32_70;
bra.uni BB32_53;

BB32_53:
ld.shared.u64 %rd293, [%rd179];
add.s64 %rd294, %rd67, %rd26;
st.u8 [%rd294], %rd293;

BB32_70:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<16>;
.reg .b32 %r<31>;
.reg .b64 %rd<118>;


ld.param.u32 %r14, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r15, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd19, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r16, %nctaid.y;
mov.u32 %r17, %ctaid.z;
mov.u32 %r18, %ctaid.y;
mad.lo.s32 %r19, %r16, %r17, %r18;
mov.u32 %r20, %nctaid.x;
mov.u32 %r21, %ctaid.x;
mad.lo.s32 %r1, %r19, %r20, %r21;
setp.ge.u32	%p1, %r1, %r15;
@%p1 bra BB33_21;

ld.param.u64 %rd20, [%rd2];
cvta.to.global.u64 %rd3, %rd20;
ld.param.u32 %r22, [%rd2+108];
mul.lo.s32 %r2, %r1, %r22;
mov.u32 %r3, %tid.x;
mov.u32 %r4, %ntid.x;
setp.ge.u32	%p2, %r3, %r14;
mov.u64 %rd116, %rd19;
@%p2 bra BB33_4;

mov.u32 %r28, %r3;
mov.u64 %rd117, %rd19;

BB33_3:
mov.u32 %r5, %r28;
add.s32 %r23, %r5, %r2;
cvt.u64.u32	%rd21, %r23;
add.s64 %rd22, %rd3, %rd21;
ld.global.s8 %rd23, [%rd22];
mul.lo.s64 %rd117, %rd23, %rd117;
add.s32 %r6, %r4, %r5;
setp.lt.u32	%p3, %r6, %r14;
mov.u32 %r28, %r6;
mov.u64 %rd101, %rd117;
mov.u64 %rd116, %rd101;
@%p3 bra BB33_3;

BB33_4:
mov.u64 %rd102, %rd116;
mov.u64 %rd6, %rd102;
setp.eq.s32	%p4, %r4, 0;
mov.u64 %rd111, %rd19;
@%p4 bra BB33_19;

mul.wide.u32 %rd24, %r3, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd7, %rd25, %rd24;
setp.ge.u32	%p5, %r3, %r4;
@%p5 bra BB33_7;

st.shared.u64 [%rd7], %rd6;

BB33_7:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r4, %r7;
setp.ge.u32	%p6, %r7, %r4;
mov.u64 %rd113, %rd6;
@%p6 bra BB33_13;

div.u32 %r24, %r3, %r7;
setp.ne.s32	%p7, %r24, 0;
mov.u64 %rd103, %rd6;
mov.u64 %rd113, %rd103;
@%p7 bra BB33_13;

setp.lt.u32	%p8, %r3, %r4;
selp.b64	%rd114, %rd6, %rd19, %p8;
add.s32 %r29, %r7, %r3;
setp.ge.u32	%p9, %r29, %r4;
@%p9 bra BB33_12;

mov.u64 %rd115, %rd114;

BB33_11:
mul.wide.u32 %rd26, %r29, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
mul.lo.s64 %rd115, %rd29, %rd115;
add.s32 %r29, %r29, %r7;
setp.lt.u32	%p10, %r29, %r4;
mov.u64 %rd114, %rd115;
@%p10 bra BB33_11;

BB33_12:
mov.u64 %rd113, %rd114;
st.shared.u64 [%rd7], %rd113;

BB33_13:
mov.u64 %rd12, %rd113;
bar.sync 0;
setp.ne.s32	%p11, %r3, 0;
mov.u64 %rd111, %rd12;
@%p11 bra BB33_19;

setp.eq.s32	%p12, %r8, 32;
@%p12 bra BB33_18;
bra.uni BB33_15;

BB33_18:
ld.shared.u64 %rd33, [smemChar+8];
mul.lo.s64 %rd34, %rd33, %rd12;
ld.shared.u64 %rd35, [smemChar+16];
mul.lo.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
mul.lo.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
mul.lo.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
mul.lo.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
mul.lo.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
mul.lo.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
mul.lo.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
mul.lo.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
mul.lo.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
mul.lo.s64 %rd111, %rd93, %rd92;
bra.uni BB33_19;

BB33_15:
add.s64 %rd98, %rd25, 8;
mov.u32 %r30, 1;
setp.lt.u32	%p13, %r8, 2;
mov.u64 %rd109, %rd12;
mov.u64 %rd111, %rd109;
@%p13 bra BB33_19;

mov.u64 %rd112, %rd12;

BB33_17:
ld.shared.u64 %rd32, [%rd98];
mul.lo.s64 %rd112, %rd32, %rd112;
add.s64 %rd98, %rd98, 8;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p14, %r30, %r8;
mov.u64 %rd111, %rd112;
@%p14 bra BB33_17;

BB33_19:
setp.ne.s32	%p15, %r3, 0;
@%p15 bra BB33_21;

ld.param.u64 %rd94, [%rd1];
cvta.to.global.u64 %rd95, %rd94;
ld.param.u32 %r26, [%rd1+108];
mul.lo.s32 %r27, %r1, %r26;
cvt.u64.u32	%rd96, %r27;
add.s64 %rd97, %rd95, %rd96;
st.global.u8 [%rd97], %rd111;

BB33_21:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<4>;
.reg .b32 %r<25>;
.reg .b64 %rd<17>;


ld.param.u32 %r7, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r8, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd16, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
shl.b32 %r17, %r16, 9;
mov.u32 %r18, %tid.x;
add.s32 %r1, %r17, %r18;
setp.ge.u32	%p1, %r1, %r9;
@%p1 bra BB34_4;

ld.param.u64 %rd8, [%rd2];
cvta.to.global.u64 %rd3, %rd8;
ld.param.u32 %r20, [%rd2+108];
mul.lo.s32 %r24, %r1, %r20;
setp.eq.s32	%p2, %r8, 0;
mov.u32 %r23, 0;
@%p2 bra BB34_3;

BB34_2:
cvt.u64.u32	%rd9, %r24;
add.s64 %rd10, %rd3, %rd9;
ld.global.s8 %rd11, [%rd10];
mul.lo.s64 %rd16, %rd11, %rd16;
add.s32 %r24, %r24, %r7;
add.s32 %r23, %r23, 1;
setp.lt.u32	%p3, %r23, %r8;
@%p3 bra BB34_2;

BB34_3:
ld.param.u64 %rd12, [%rd1];
cvta.to.global.u64 %rd13, %rd12;
ld.param.u32 %r21, [%rd1+108];
mul.lo.s32 %r22, %r1, %r21;
cvt.u64.u32	%rd14, %r22;
add.s64 %rd15, %rd13, %rd14;
st.global.u8 [%rd15], %rd16;

BB34_4:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot35[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b32 %r<214>;
.reg .b64 %rd<195>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd194, __local_depot35;
cvta.local.u64 %SP, %rd194;
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd35, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd36, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd37, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd38, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd39, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
ld.param.u64 %rd40, [%rd38];
cvta.to.global.u64 %rd41, %rd40;
ld.param.u64 %rd42, [%rd39];
cvta.to.global.u64 %rd1, %rd42;
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r1, %r44, %r45, %r46;
mov.u32 %r2, %tid.y;
ld.param.u32 %r47, [%rd38+108];
mul.lo.s32 %r48, %r1, %r47;
ld.param.u32 %r49, [%rd39+108];
mul.lo.s32 %r3, %r1, %r49;
mov.u32 %r50, %nctaid.y;
setp.eq.s32	%p1, %r50, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd43, %r48;
add.s64 %rd2, %rd41, %rd43;
@%p1 bra BB35_36;
bra.uni BB35_1;

BB35_36:
setp.lt.u32	%p43, %r1, %r43;
min.u32 %r29, %r42, %r4;
setp.lt.u32	%p44, %r2, %r42;
and.pred %p45, %p43, %p44;
mov.u64 %rd184, %rd35;
@!%p45 bra BB35_45;
bra.uni BB35_37;

BB35_37:
mul.lo.s32 %r30, %r4, 3;
shl.b32 %r31, %r4, 1;
shl.b32 %r32, %r4, 2;
mov.u32 %r212, %r2;
mov.u64 %rd185, %rd35;

BB35_38:
mov.u32 %r33, %r212;
add.s32 %r34, %r33, %r30;
setp.lt.u32	%p46, %r34, %r42;
mad.lo.s32 %r180, %r33, %r41, %r3;
cvt.u64.u32	%rd135, %r180;
add.s64 %rd26, %rd1, %rd135;
add.s32 %r35, %r33, %r4;
mad.lo.s32 %r181, %r35, %r41, %r3;
cvt.u64.u32	%rd136, %r181;
add.s64 %rd27, %rd1, %rd136;
add.s32 %r36, %r33, %r31;
mad.lo.s32 %r182, %r36, %r41, %r3;
cvt.u64.u32	%rd137, %r182;
add.s64 %rd28, %rd1, %rd137;
@%p46 bra BB35_43;
bra.uni BB35_39;

BB35_43:
ld.global.s8 %rd145, [%rd26];
ld.global.s8 %rd146, [%rd27];
ld.global.s8 %rd147, [%rd28];
mad.lo.s32 %r183, %r34, %r41, %r3;
cvt.u64.u32	%rd148, %r183;
add.s64 %rd149, %rd1, %rd148;
ld.global.s8 %rd150, [%rd149];
mul.lo.s64 %rd151, %rd145, %rd185;
mul.lo.s64 %rd152, %rd151, %rd146;
mul.lo.s64 %rd153, %rd152, %rd147;
mul.lo.s64 %rd186, %rd153, %rd150;
bra.uni BB35_44;

BB35_39:
setp.lt.u32	%p47, %r36, %r42;
@%p47 bra BB35_42;
bra.uni BB35_40;

BB35_42:
ld.global.s8 %rd140, [%rd26];
ld.global.s8 %rd141, [%rd27];
ld.global.s8 %rd142, [%rd28];
mul.lo.s64 %rd143, %rd140, %rd185;
mul.lo.s64 %rd144, %rd143, %rd141;
mul.lo.s64 %rd186, %rd144, %rd142;
bra.uni BB35_44;

BB35_40:
ld.global.s8 %rd138, [%rd26];
mul.lo.s64 %rd186, %rd138, %rd185;
setp.ge.u32	%p48, %r35, %r42;
@%p48 bra BB35_44;

ld.global.s8 %rd139, [%rd27];
mul.lo.s64 %rd186, %rd186, %rd139;

BB35_44:
mov.u64 %rd185, %rd186;
add.s32 %r37, %r33, %r32;
setp.lt.u32	%p49, %r37, %r42;
mov.u32 %r212, %r37;
mov.u64 %rd184, %rd185;
@%p49 bra BB35_38;

BB35_45:
mov.u32 %r185, %tid.y;
mad.lo.s32 %r187, %r185, %r44, %r46;
mul.wide.u32 %rd154, %r187, 8;
mov.u64 %rd155, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd156, %rd155, %rd154;
st.shared.u64 [%rd156], %rd184;
clz.b32 %r188, %r29;
mov.u32 %r189, 31;
sub.s32 %r190, %r189, %r188;
mov.u32 %r191, 1;
shl.b32 %r192, %r191, %r190;
setp.eq.s32	%p50, %r29, %r192;
selp.u32	%r193, 1, 0, %p50;
shr.s32 %r213, %r192, %r193;
setp.lt.s32	%p51, %r213, 1;
@%p51 bra BB35_49;

BB35_46:
bar.sync 0;
add.s32 %r194, %r213, %r2;
setp.lt.u32	%p52, %r194, %r29;
setp.lt.u32	%p53, %r2, %r213;
and.pred %p54, %p53, %p52;
@!%p54 bra BB35_48;
bra.uni BB35_47;

BB35_47:
cvt.u64.u32	%rd157, %r187;
mul.lo.s32 %r199, %r213, %r44;
cvt.u64.u32	%rd161, %r199;
add.s64 %rd162, %rd161, %rd157;
shl.b64 %rd163, %rd162, 3;
add.s64 %rd164, %rd155, %rd163;
ld.shared.u64 %rd165, [%rd164];
ld.shared.u64 %rd166, [%rd156];
mul.lo.s64 %rd167, %rd165, %rd166;
st.shared.u64 [%rd156], %rd167;

BB35_48:
shr.s32 %r213, %r213, 1;
setp.gt.s32	%p55, %r213, 0;
@%p55 bra BB35_46;

BB35_49:
setp.eq.s32	%p57, %r2, 0;
and.pred %p58, %p57, %p43;
@!%p58 bra BB35_51;
bra.uni BB35_50;

BB35_50:
ld.shared.u64 %rd171, [%rd156];
st.global.u8 [%rd2], %rd171;
bra.uni BB35_51;

BB35_1:
setp.lt.u32	%p2, %r1, %r43;
mov.u32 %r55, %ctaid.y;
shl.b32 %r56, %r55, 8;
sub.s32 %r57, %r42, %r56;
mov.u32 %r58, 256;
min.u32 %r5, %r57, %r58;
mad.lo.s32 %r6, %r56, %r41, %r3;
min.u32 %r7, %r5, %r4;
mov.u32 %r60, %tid.y;
setp.lt.u32	%p3, %r60, %r5;
and.pred %p4, %p2, %p3;
mov.u64 %rd191, %rd35;
@!%p4 bra BB35_10;
bra.uni BB35_2;

BB35_2:
mov.u32 %r208, %tid.y;
mov.u64 %rd192, %rd35;

BB35_3:
mad.lo.s32 %r10, %r4, 3, %r208;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r208, %r4;
shl.b32 %r62, %r4, 1;
add.s32 %r12, %r208, %r62;
mad.lo.s32 %r63, %r208, %r41, %r6;
cvt.u64.u32	%rd44, %r63;
add.s64 %rd4, %rd1, %rd44;
mad.lo.s32 %r64, %r11, %r41, %r6;
cvt.u64.u32	%rd45, %r64;
add.s64 %rd5, %rd1, %rd45;
mad.lo.s32 %r65, %r12, %r41, %r6;
cvt.u64.u32	%rd46, %r65;
add.s64 %rd6, %rd1, %rd46;
@%p5 bra BB35_8;
bra.uni BB35_4;

BB35_8:
ld.global.s8 %rd54, [%rd4];
ld.global.s8 %rd55, [%rd5];
ld.global.s8 %rd56, [%rd6];
mad.lo.s32 %r66, %r10, %r41, %r6;
cvt.u64.u32	%rd57, %r66;
add.s64 %rd58, %rd1, %rd57;
ld.global.s8 %rd59, [%rd58];
mul.lo.s64 %rd60, %rd54, %rd192;
mul.lo.s64 %rd61, %rd60, %rd55;
mul.lo.s64 %rd62, %rd61, %rd56;
mul.lo.s64 %rd193, %rd62, %rd59;
bra.uni BB35_9;

BB35_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB35_7;
bra.uni BB35_5;

BB35_7:
ld.global.s8 %rd49, [%rd4];
ld.global.s8 %rd50, [%rd5];
ld.global.s8 %rd51, [%rd6];
mul.lo.s64 %rd52, %rd49, %rd192;
mul.lo.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd193, %rd53, %rd51;
bra.uni BB35_9;

BB35_5:
ld.global.s8 %rd47, [%rd4];
mul.lo.s64 %rd193, %rd47, %rd192;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB35_9;

ld.global.s8 %rd48, [%rd5];
mul.lo.s64 %rd193, %rd193, %rd48;

BB35_9:
mov.u64 %rd192, %rd193;
shl.b32 %r68, %r4, 2;
add.s32 %r208, %r208, %r68;
setp.lt.u32	%p8, %r208, %r5;
mov.u64 %rd177, %rd192;
mov.u64 %rd191, %rd177;
@%p8 bra BB35_3;

BB35_10:
mov.u64 %rd12, %rd191;
mad.lo.s32 %r71, %r60, %r44, %r46;
mul.wide.u32 %rd63, %r71, 8;
mov.u64 %rd64, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd65, %rd64, %rd63;
st.shared.u64 [%rd65], %rd12;
clz.b32 %r72, %r7;
mov.u32 %r73, 31;
sub.s32 %r74, %r73, %r72;
mov.u32 %r75, 1;
shl.b32 %r76, %r75, %r74;
setp.eq.s32	%p9, %r7, %r76;
selp.u32	%r77, 1, 0, %p9;
shr.s32 %r209, %r76, %r77;
setp.lt.s32	%p10, %r209, 1;
@%p10 bra BB35_14;

BB35_11:
bar.sync 0;
add.s32 %r78, %r209, %r60;
setp.lt.u32	%p11, %r78, %r7;
setp.lt.u32	%p12, %r60, %r209;
and.pred %p13, %p12, %p11;
@!%p13 bra BB35_13;
bra.uni BB35_12;

BB35_12:
cvt.u64.u32	%rd66, %r71;
mul.lo.s32 %r83, %r209, %r44;
cvt.u64.u32	%rd70, %r83;
add.s64 %rd71, %rd70, %rd66;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd73, %rd64, %rd72;
ld.shared.u64 %rd74, [%rd73];
ld.shared.u64 %rd75, [%rd65];
mul.lo.s64 %rd76, %rd74, %rd75;
st.shared.u64 [%rd65], %rd76;

BB35_13:
shr.s32 %r209, %r209, 1;
setp.gt.s32	%p14, %r209, 0;
@%p14 bra BB35_11;

BB35_14:
setp.eq.s32	%p16, %r60, 0;
and.pred %p17, %p16, %p2;
@!%p17 bra BB35_16;
bra.uni BB35_15;

BB35_15:
mov.u32 %r89, %tid.y;
mad.lo.s32 %r92, %r89, %r44, %r46;
mul.wide.u32 %rd77, %r92, 8;
add.s64 %rd79, %rd64, %rd77;
ld.shared.u64 %rd80, [%rd79];
add.u64 %rd81, %SP, 8;
cvta.to.local.u64 %rd82, %rd81;
st.local.u64 [%rd82], %rd80;
ld.local.u64 %rd83, [%rd82];
add.u64 %rd84, %SP, 0;
cvta.to.local.u64 %rd85, %rd84;
st.local.u64 [%rd85], %rd83;
ld.local.u64 %rd86, [%rd85];
mad.lo.s32 %r96, %r55, %r43, %r1;
cvta.to.global.u64 %rd87, %rd36;
mul.wide.u32 %rd88, %r96, 8;
add.s64 %rd89, %rd87, %rd88;
st.volatile.global.u64 [%rd89], %rd86;

BB35_16:
membar.gl;
bar.sync 0;
or.b32 %r99, %r60, %r46;
setp.ne.s32	%p18, %r99, 0;
@%p18 bra BB35_18;

cvta.to.global.u64 %rd90, %rd37;
mul.wide.u32 %rd91, %r45, 4;
add.s64 %rd92, %rd90, %rd91;
atom.global.add.u32 %r101, [%rd92], 1;
add.s32 %r103, %r50, -1;
setp.eq.s32	%p19, %r101, %r103;
selp.u32	%r104, 1, 0, %p19;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r104;

BB35_18:
bar.sync 0;
ld.shared.u32 %r105, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p20, %r105, 0;
@%p20 bra BB35_51;

setp.ge.u32	%p21, %r60, %r50;
mov.u64 %rd190, %rd35;
@%p21 bra BB35_21;

mov.u32 %r108, %tid.y;
mad.lo.s32 %r113, %r108, %r43, %r1;
cvta.to.global.u64 %rd93, %rd36;
mul.wide.u32 %rd94, %r113, 8;
add.s64 %rd95, %rd93, %rd94;
ld.volatile.global.u64 %rd190, [%rd95];

BB35_21:
mov.u64 %rd187, %rd190;
setp.lt.u32	%p23, %r50, %r4;
sub.s32 %r120, %r50, %r4;
selp.b32	%r121, 0, %r120, %p23;
min.u32 %r18, %r50, %r4;
setp.lt.u32	%p24, %r60, %r121;
and.pred %p25, %p2, %p24;
@!%p25 bra BB35_30;
bra.uni BB35_22;

BB35_22:
mov.u32 %r210, %r60;
mov.u64 %rd188, %rd187;

BB35_23:
mov.u32 %r20, %r210;
mad.lo.s32 %r21, %r4, 3, %r20;
setp.lt.u32	%p27, %r21, %r121;
add.s32 %r22, %r20, %r4;
shl.b32 %r127, %r4, 1;
add.s32 %r23, %r20, %r127;
mad.lo.s32 %r132, %r4, %r43, %r1;
mad.lo.s32 %r133, %r20, %r43, %r132;
cvta.to.global.u64 %rd96, %rd36;
mul.wide.u32 %rd97, %r133, 8;
add.s64 %rd16, %rd96, %rd97;
mad.lo.s32 %r134, %r22, %r43, %r132;
mul.wide.u32 %rd98, %r134, 8;
add.s64 %rd17, %rd96, %rd98;
mad.lo.s32 %r135, %r23, %r43, %r132;
mul.wide.u32 %rd99, %r135, 8;
add.s64 %rd18, %rd96, %rd99;
@%p27 bra BB35_28;
bra.uni BB35_24;

BB35_28:
ld.volatile.global.u64 %rd107, [%rd16];
mad.lo.s32 %r150, %r21, %r43, %r132;
mul.wide.u32 %rd109, %r150, 8;
add.s64 %rd110, %rd96, %rd109;
mul.lo.s64 %rd111, %rd107, %rd188;
ld.volatile.global.u64 %rd112, [%rd17];
mul.lo.s64 %rd113, %rd111, %rd112;
ld.volatile.global.u64 %rd114, [%rd18];
mul.lo.s64 %rd115, %rd113, %rd114;
ld.volatile.global.u64 %rd116, [%rd110];
mul.lo.s64 %rd189, %rd115, %rd116;
bra.uni BB35_29;

BB35_24:
setp.lt.u32	%p29, %r23, %r121;
@%p29 bra BB35_27;
bra.uni BB35_25;

BB35_27:
ld.volatile.global.u64 %rd102, [%rd16];
mul.lo.s64 %rd103, %rd102, %rd188;
ld.volatile.global.u64 %rd104, [%rd17];
mul.lo.s64 %rd105, %rd103, %rd104;
ld.volatile.global.u64 %rd106, [%rd18];
mul.lo.s64 %rd189, %rd105, %rd106;
bra.uni BB35_29;

BB35_25:
ld.volatile.global.u64 %rd100, [%rd16];
mul.lo.s64 %rd189, %rd100, %rd188;
setp.ge.u32	%p31, %r22, %r121;
@%p31 bra BB35_29;

ld.volatile.global.u64 %rd101, [%rd17];
mul.lo.s64 %rd189, %rd189, %rd101;

BB35_29:
mov.u64 %rd188, %rd189;
shl.b32 %r152, %r4, 2;
add.s32 %r24, %r20, %r152;
setp.lt.u32	%p33, %r24, %r121;
mov.u32 %r210, %r24;
mov.u64 %rd187, %rd188;
@%p33 bra BB35_23;

BB35_30:
st.shared.u64 [%rd65], %rd187;
clz.b32 %r159, %r18;
sub.s32 %r161, %r73, %r159;
shl.b32 %r163, %r75, %r161;
setp.eq.s32	%p34, %r18, %r163;
selp.u32	%r164, 1, 0, %p34;
shr.s32 %r211, %r163, %r164;
setp.lt.s32	%p35, %r211, 1;
@%p35 bra BB35_34;

BB35_31:
bar.sync 0;
add.s32 %r165, %r211, %r60;
setp.lt.u32	%p36, %r165, %r18;
setp.lt.u32	%p37, %r60, %r211;
and.pred %p38, %p37, %p36;
@!%p38 bra BB35_33;
bra.uni BB35_32;

BB35_32:
cvt.u64.u32	%rd120, %r71;
mul.lo.s32 %r170, %r211, %r44;
cvt.u64.u32	%rd124, %r170;
add.s64 %rd125, %rd124, %rd120;
shl.b64 %rd126, %rd125, 3;
add.s64 %rd127, %rd64, %rd126;
ld.shared.u64 %rd128, [%rd127];
ld.shared.u64 %rd129, [%rd65];
mul.lo.s64 %rd130, %rd128, %rd129;
st.shared.u64 [%rd65], %rd130;

BB35_33:
shr.s32 %r211, %r211, 1;
setp.gt.s32	%p39, %r211, 0;
@%p39 bra BB35_31;

BB35_34:
@!%p17 bra BB35_51;
bra.uni BB35_35;

BB35_35:
ld.shared.u64 %rd134, [%rd65];
st.global.u8 [%rd2], %rd134;

BB35_51:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<16>;
.reg .b32 %r<36>;
.reg .b64 %rd<118>;


ld.param.u32 %r14, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r15, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd19, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r16, %nctaid.y;
mov.u32 %r17, %ctaid.z;
mov.u32 %r18, %ctaid.y;
mad.lo.s32 %r19, %r16, %r17, %r18;
mov.u32 %r20, %nctaid.x;
mov.u32 %r21, %ctaid.x;
mad.lo.s32 %r1, %r19, %r20, %r21;
setp.ge.u32	%p1, %r1, %r15;
@%p1 bra BB36_21;

mov.u32 %r2, %tid.x;
mov.u32 %r3, %ntid.x;
setp.ge.u32	%p2, %r2, %r14;
mov.u64 %rd116, %rd19;
@%p2 bra BB36_4;

ld.param.u64 %rd20, [%rd2];
ld.param.u32 %r22, [%rd2+12];
ld.param.u32 %r23, [%rd2+112];
rem.u32 %r24, %r1, %r22;
mul.lo.s32 %r25, %r23, %r24;
div.u32 %r26, %r1, %r22;
ld.param.u32 %r27, [%rd2+108];
mad.lo.s32 %r4, %r27, %r26, %r25;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r33, %r2;
mov.u64 %rd117, %rd19;

BB36_3:
mov.u32 %r5, %r33;
add.s32 %r28, %r4, %r5;
cvt.u64.u32	%rd21, %r28;
add.s64 %rd22, %rd3, %rd21;
ld.global.s8 %rd23, [%rd22];
mul.lo.s64 %rd117, %rd23, %rd117;
add.s32 %r6, %r3, %r5;
setp.lt.u32	%p3, %r6, %r14;
mov.u32 %r33, %r6;
mov.u64 %rd101, %rd117;
mov.u64 %rd116, %rd101;
@%p3 bra BB36_3;

BB36_4:
mov.u64 %rd102, %rd116;
mov.u64 %rd6, %rd102;
setp.eq.s32	%p4, %r3, 0;
mov.u64 %rd111, %rd19;
@%p4 bra BB36_19;

mul.wide.u32 %rd24, %r2, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd7, %rd25, %rd24;
setp.ge.u32	%p5, %r2, %r3;
@%p5 bra BB36_7;

st.shared.u64 [%rd7], %rd6;

BB36_7:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r3, %r7;
setp.ge.u32	%p6, %r7, %r3;
mov.u64 %rd113, %rd6;
@%p6 bra BB36_13;

div.u32 %r29, %r2, %r7;
setp.ne.s32	%p7, %r29, 0;
mov.u64 %rd103, %rd6;
mov.u64 %rd113, %rd103;
@%p7 bra BB36_13;

setp.lt.u32	%p8, %r2, %r3;
selp.b64	%rd114, %rd6, %rd19, %p8;
add.s32 %r34, %r7, %r2;
setp.ge.u32	%p9, %r34, %r3;
@%p9 bra BB36_12;

mov.u64 %rd115, %rd114;

BB36_11:
mul.wide.u32 %rd26, %r34, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
mul.lo.s64 %rd115, %rd29, %rd115;
add.s32 %r34, %r34, %r7;
setp.lt.u32	%p10, %r34, %r3;
mov.u64 %rd114, %rd115;
@%p10 bra BB36_11;

BB36_12:
mov.u64 %rd113, %rd114;
st.shared.u64 [%rd7], %rd113;

BB36_13:
mov.u64 %rd12, %rd113;
bar.sync 0;
setp.ne.s32	%p11, %r2, 0;
mov.u64 %rd111, %rd12;
@%p11 bra BB36_19;

setp.eq.s32	%p12, %r8, 32;
@%p12 bra BB36_18;
bra.uni BB36_15;

BB36_18:
ld.shared.u64 %rd33, [smemChar+8];
mul.lo.s64 %rd34, %rd33, %rd12;
ld.shared.u64 %rd35, [smemChar+16];
mul.lo.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
mul.lo.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
mul.lo.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
mul.lo.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
mul.lo.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
mul.lo.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
mul.lo.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
mul.lo.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
mul.lo.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
mul.lo.s64 %rd111, %rd93, %rd92;
bra.uni BB36_19;

BB36_15:
add.s64 %rd98, %rd25, 8;
mov.u32 %r35, 1;
setp.lt.u32	%p13, %r8, 2;
mov.u64 %rd109, %rd12;
mov.u64 %rd111, %rd109;
@%p13 bra BB36_19;

mov.u64 %rd112, %rd12;

BB36_17:
ld.shared.u64 %rd32, [%rd98];
mul.lo.s64 %rd112, %rd32, %rd112;
add.s64 %rd98, %rd98, 8;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p14, %r35, %r8;
mov.u64 %rd111, %rd112;
@%p14 bra BB36_17;

BB36_19:
setp.ne.s32	%p15, %r2, 0;
@%p15 bra BB36_21;

ld.param.u64 %rd94, [%rd1];
cvta.to.global.u64 %rd95, %rd94;
ld.param.u32 %r31, [%rd1+108];
mul.lo.s32 %r32, %r1, %r31;
cvt.u64.u32	%rd96, %r32;
add.s64 %rd97, %rd95, %rd96;
st.global.u8 [%rd97], %rd111;

BB36_21:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<4>;
.reg .b32 %r<30>;
.reg .b64 %rd<17>;


ld.param.u32 %r7, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r8, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd16, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
shl.b32 %r17, %r16, 9;
mov.u32 %r18, %tid.x;
add.s32 %r1, %r17, %r18;
setp.ge.u32	%p1, %r1, %r9;
@%p1 bra BB37_5;

setp.eq.s32	%p2, %r8, 0;
@%p2 bra BB37_4;

ld.param.u64 %rd8, [%rd2];
ld.param.u32 %r20, [%rd2+12];
ld.param.u32 %r21, [%rd2+112];
rem.u32 %r22, %r1, %r20;
mul.lo.s32 %r23, %r21, %r22;
div.u32 %r24, %r1, %r20;
ld.param.u32 %r25, [%rd2+108];
mad.lo.s32 %r29, %r25, %r24, %r23;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r28, 0;

BB37_3:
cvt.u64.u32	%rd9, %r29;
add.s64 %rd10, %rd3, %rd9;
ld.global.s8 %rd11, [%rd10];
mul.lo.s64 %rd16, %rd11, %rd16;
add.s32 %r29, %r29, %r7;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p3, %r28, %r8;
@%p3 bra BB37_3;

BB37_4:
ld.param.u64 %rd12, [%rd1];
cvta.to.global.u64 %rd13, %rd12;
ld.param.u32 %r26, [%rd1+108];
mul.lo.s32 %r27, %r1, %r26;
cvt.u64.u32	%rd14, %r27;
add.s64 %rd15, %rd13, %rd14;
st.global.u8 [%rd15], %rd16;

BB37_5:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot38[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b32 %r<219>;
.reg .b64 %rd<195>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd194, __local_depot38;
cvta.local.u64 %SP, %rd194;
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd35, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd36, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd37, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd38, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd39, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
ld.param.u64 %rd40, [%rd39];
cvta.to.global.u64 %rd1, %rd40;
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r1, %r44, %r45, %r46;
mov.u32 %r2, %tid.y;
ld.param.u32 %r47, [%rd39+12];
rem.u32 %r48, %r1, %r47;
ld.param.u32 %r49, [%rd39+112];
mul.lo.s32 %r50, %r49, %r48;
div.u32 %r51, %r1, %r47;
ld.param.u32 %r52, [%rd38+108];
mul.lo.s32 %r53, %r1, %r52;
ld.param.u64 %rd41, [%rd38];
cvta.to.global.u64 %rd42, %rd41;
ld.param.u32 %r54, [%rd39+108];
mad.lo.s32 %r3, %r54, %r51, %r50;
mov.u32 %r55, %nctaid.y;
setp.eq.s32	%p1, %r55, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd43, %r53;
add.s64 %rd2, %rd42, %rd43;
@%p1 bra BB38_36;
bra.uni BB38_1;

BB38_36:
setp.lt.u32	%p43, %r1, %r43;
min.u32 %r29, %r42, %r4;
setp.lt.u32	%p44, %r2, %r42;
and.pred %p45, %p43, %p44;
mov.u64 %rd184, %rd35;
@!%p45 bra BB38_45;
bra.uni BB38_37;

BB38_37:
mul.lo.s32 %r30, %r4, 3;
shl.b32 %r31, %r4, 1;
shl.b32 %r32, %r4, 2;
mov.u32 %r217, %r2;
mov.u64 %rd185, %rd35;

BB38_38:
mov.u32 %r33, %r217;
add.s32 %r34, %r33, %r30;
setp.lt.u32	%p46, %r34, %r42;
mad.lo.s32 %r185, %r33, %r41, %r3;
cvt.u64.u32	%rd135, %r185;
add.s64 %rd26, %rd1, %rd135;
add.s32 %r35, %r33, %r4;
mad.lo.s32 %r186, %r35, %r41, %r3;
cvt.u64.u32	%rd136, %r186;
add.s64 %rd27, %rd1, %rd136;
add.s32 %r36, %r33, %r31;
mad.lo.s32 %r187, %r36, %r41, %r3;
cvt.u64.u32	%rd137, %r187;
add.s64 %rd28, %rd1, %rd137;
@%p46 bra BB38_43;
bra.uni BB38_39;

BB38_43:
ld.global.s8 %rd145, [%rd26];
ld.global.s8 %rd146, [%rd27];
ld.global.s8 %rd147, [%rd28];
mad.lo.s32 %r188, %r34, %r41, %r3;
cvt.u64.u32	%rd148, %r188;
add.s64 %rd149, %rd1, %rd148;
ld.global.s8 %rd150, [%rd149];
mul.lo.s64 %rd151, %rd145, %rd185;
mul.lo.s64 %rd152, %rd151, %rd146;
mul.lo.s64 %rd153, %rd152, %rd147;
mul.lo.s64 %rd186, %rd153, %rd150;
bra.uni BB38_44;

BB38_39:
setp.lt.u32	%p47, %r36, %r42;
@%p47 bra BB38_42;
bra.uni BB38_40;

BB38_42:
ld.global.s8 %rd140, [%rd26];
ld.global.s8 %rd141, [%rd27];
ld.global.s8 %rd142, [%rd28];
mul.lo.s64 %rd143, %rd140, %rd185;
mul.lo.s64 %rd144, %rd143, %rd141;
mul.lo.s64 %rd186, %rd144, %rd142;
bra.uni BB38_44;

BB38_40:
ld.global.s8 %rd138, [%rd26];
mul.lo.s64 %rd186, %rd138, %rd185;
setp.ge.u32	%p48, %r35, %r42;
@%p48 bra BB38_44;

ld.global.s8 %rd139, [%rd27];
mul.lo.s64 %rd186, %rd186, %rd139;

BB38_44:
mov.u64 %rd185, %rd186;
add.s32 %r37, %r33, %r32;
setp.lt.u32	%p49, %r37, %r42;
mov.u32 %r217, %r37;
mov.u64 %rd184, %rd185;
@%p49 bra BB38_38;

BB38_45:
mov.u32 %r190, %tid.y;
mad.lo.s32 %r192, %r190, %r44, %r46;
mul.wide.u32 %rd154, %r192, 8;
mov.u64 %rd155, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd156, %rd155, %rd154;
st.shared.u64 [%rd156], %rd184;
clz.b32 %r193, %r29;
mov.u32 %r194, 31;
sub.s32 %r195, %r194, %r193;
mov.u32 %r196, 1;
shl.b32 %r197, %r196, %r195;
setp.eq.s32	%p50, %r29, %r197;
selp.u32	%r198, 1, 0, %p50;
shr.s32 %r218, %r197, %r198;
setp.lt.s32	%p51, %r218, 1;
@%p51 bra BB38_49;

BB38_46:
bar.sync 0;
add.s32 %r199, %r218, %r2;
setp.lt.u32	%p52, %r199, %r29;
setp.lt.u32	%p53, %r2, %r218;
and.pred %p54, %p53, %p52;
@!%p54 bra BB38_48;
bra.uni BB38_47;

BB38_47:
cvt.u64.u32	%rd157, %r192;
mul.lo.s32 %r204, %r218, %r44;
cvt.u64.u32	%rd161, %r204;
add.s64 %rd162, %rd161, %rd157;
shl.b64 %rd163, %rd162, 3;
add.s64 %rd164, %rd155, %rd163;
ld.shared.u64 %rd165, [%rd164];
ld.shared.u64 %rd166, [%rd156];
mul.lo.s64 %rd167, %rd165, %rd166;
st.shared.u64 [%rd156], %rd167;

BB38_48:
shr.s32 %r218, %r218, 1;
setp.gt.s32	%p55, %r218, 0;
@%p55 bra BB38_46;

BB38_49:
setp.eq.s32	%p57, %r2, 0;
and.pred %p58, %p57, %p43;
@!%p58 bra BB38_51;
bra.uni BB38_50;

BB38_50:
ld.shared.u64 %rd171, [%rd156];
st.global.u8 [%rd2], %rd171;
bra.uni BB38_51;

BB38_1:
setp.lt.u32	%p2, %r1, %r43;
mov.u32 %r60, %ctaid.y;
shl.b32 %r61, %r60, 8;
sub.s32 %r62, %r42, %r61;
mov.u32 %r63, 256;
min.u32 %r5, %r62, %r63;
mad.lo.s32 %r6, %r61, %r41, %r3;
min.u32 %r7, %r5, %r4;
mov.u32 %r65, %tid.y;
setp.lt.u32	%p3, %r65, %r5;
and.pred %p4, %p2, %p3;
mov.u64 %rd191, %rd35;
@!%p4 bra BB38_10;
bra.uni BB38_2;

BB38_2:
mov.u32 %r213, %tid.y;
mov.u64 %rd192, %rd35;

BB38_3:
mad.lo.s32 %r10, %r4, 3, %r213;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r213, %r4;
shl.b32 %r67, %r4, 1;
add.s32 %r12, %r213, %r67;
mad.lo.s32 %r68, %r213, %r41, %r6;
cvt.u64.u32	%rd44, %r68;
add.s64 %rd4, %rd1, %rd44;
mad.lo.s32 %r69, %r11, %r41, %r6;
cvt.u64.u32	%rd45, %r69;
add.s64 %rd5, %rd1, %rd45;
mad.lo.s32 %r70, %r12, %r41, %r6;
cvt.u64.u32	%rd46, %r70;
add.s64 %rd6, %rd1, %rd46;
@%p5 bra BB38_8;
bra.uni BB38_4;

BB38_8:
ld.global.s8 %rd54, [%rd4];
ld.global.s8 %rd55, [%rd5];
ld.global.s8 %rd56, [%rd6];
mad.lo.s32 %r71, %r10, %r41, %r6;
cvt.u64.u32	%rd57, %r71;
add.s64 %rd58, %rd1, %rd57;
ld.global.s8 %rd59, [%rd58];
mul.lo.s64 %rd60, %rd54, %rd192;
mul.lo.s64 %rd61, %rd60, %rd55;
mul.lo.s64 %rd62, %rd61, %rd56;
mul.lo.s64 %rd193, %rd62, %rd59;
bra.uni BB38_9;

BB38_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB38_7;
bra.uni BB38_5;

BB38_7:
ld.global.s8 %rd49, [%rd4];
ld.global.s8 %rd50, [%rd5];
ld.global.s8 %rd51, [%rd6];
mul.lo.s64 %rd52, %rd49, %rd192;
mul.lo.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd193, %rd53, %rd51;
bra.uni BB38_9;

BB38_5:
ld.global.s8 %rd47, [%rd4];
mul.lo.s64 %rd193, %rd47, %rd192;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB38_9;

ld.global.s8 %rd48, [%rd5];
mul.lo.s64 %rd193, %rd193, %rd48;

BB38_9:
mov.u64 %rd192, %rd193;
shl.b32 %r73, %r4, 2;
add.s32 %r213, %r213, %r73;
setp.lt.u32	%p8, %r213, %r5;
mov.u64 %rd177, %rd192;
mov.u64 %rd191, %rd177;
@%p8 bra BB38_3;

BB38_10:
mov.u64 %rd12, %rd191;
mad.lo.s32 %r76, %r65, %r44, %r46;
mul.wide.u32 %rd63, %r76, 8;
mov.u64 %rd64, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd65, %rd64, %rd63;
st.shared.u64 [%rd65], %rd12;
clz.b32 %r77, %r7;
mov.u32 %r78, 31;
sub.s32 %r79, %r78, %r77;
mov.u32 %r80, 1;
shl.b32 %r81, %r80, %r79;
setp.eq.s32	%p9, %r7, %r81;
selp.u32	%r82, 1, 0, %p9;
shr.s32 %r214, %r81, %r82;
setp.lt.s32	%p10, %r214, 1;
@%p10 bra BB38_14;

BB38_11:
bar.sync 0;
add.s32 %r83, %r214, %r65;
setp.lt.u32	%p11, %r83, %r7;
setp.lt.u32	%p12, %r65, %r214;
and.pred %p13, %p12, %p11;
@!%p13 bra BB38_13;
bra.uni BB38_12;

BB38_12:
cvt.u64.u32	%rd66, %r76;
mul.lo.s32 %r88, %r214, %r44;
cvt.u64.u32	%rd70, %r88;
add.s64 %rd71, %rd70, %rd66;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd73, %rd64, %rd72;
ld.shared.u64 %rd74, [%rd73];
ld.shared.u64 %rd75, [%rd65];
mul.lo.s64 %rd76, %rd74, %rd75;
st.shared.u64 [%rd65], %rd76;

BB38_13:
shr.s32 %r214, %r214, 1;
setp.gt.s32	%p14, %r214, 0;
@%p14 bra BB38_11;

BB38_14:
setp.eq.s32	%p16, %r65, 0;
and.pred %p17, %p16, %p2;
@!%p17 bra BB38_16;
bra.uni BB38_15;

BB38_15:
mov.u32 %r94, %tid.y;
mad.lo.s32 %r97, %r94, %r44, %r46;
mul.wide.u32 %rd77, %r97, 8;
add.s64 %rd79, %rd64, %rd77;
ld.shared.u64 %rd80, [%rd79];
add.u64 %rd81, %SP, 8;
cvta.to.local.u64 %rd82, %rd81;
st.local.u64 [%rd82], %rd80;
ld.local.u64 %rd83, [%rd82];
add.u64 %rd84, %SP, 0;
cvta.to.local.u64 %rd85, %rd84;
st.local.u64 [%rd85], %rd83;
ld.local.u64 %rd86, [%rd85];
mad.lo.s32 %r101, %r60, %r43, %r1;
cvta.to.global.u64 %rd87, %rd36;
mul.wide.u32 %rd88, %r101, 8;
add.s64 %rd89, %rd87, %rd88;
st.volatile.global.u64 [%rd89], %rd86;

BB38_16:
membar.gl;
bar.sync 0;
or.b32 %r104, %r65, %r46;
setp.ne.s32	%p18, %r104, 0;
@%p18 bra BB38_18;

cvta.to.global.u64 %rd90, %rd37;
mul.wide.u32 %rd91, %r45, 4;
add.s64 %rd92, %rd90, %rd91;
atom.global.add.u32 %r106, [%rd92], 1;
add.s32 %r108, %r55, -1;
setp.eq.s32	%p19, %r106, %r108;
selp.u32	%r109, 1, 0, %p19;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r109;

BB38_18:
bar.sync 0;
ld.shared.u32 %r110, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p20, %r110, 0;
@%p20 bra BB38_51;

setp.ge.u32	%p21, %r65, %r55;
mov.u64 %rd190, %rd35;
@%p21 bra BB38_21;

mov.u32 %r113, %tid.y;
mad.lo.s32 %r118, %r113, %r43, %r1;
cvta.to.global.u64 %rd93, %rd36;
mul.wide.u32 %rd94, %r118, 8;
add.s64 %rd95, %rd93, %rd94;
ld.volatile.global.u64 %rd190, [%rd95];

BB38_21:
mov.u64 %rd187, %rd190;
setp.lt.u32	%p23, %r55, %r4;
sub.s32 %r125, %r55, %r4;
selp.b32	%r126, 0, %r125, %p23;
min.u32 %r18, %r55, %r4;
setp.lt.u32	%p24, %r65, %r126;
and.pred %p25, %p2, %p24;
@!%p25 bra BB38_30;
bra.uni BB38_22;

BB38_22:
mov.u32 %r215, %r65;
mov.u64 %rd188, %rd187;

BB38_23:
mov.u32 %r20, %r215;
mad.lo.s32 %r21, %r4, 3, %r20;
setp.lt.u32	%p27, %r21, %r126;
add.s32 %r22, %r20, %r4;
shl.b32 %r132, %r4, 1;
add.s32 %r23, %r20, %r132;
mad.lo.s32 %r137, %r4, %r43, %r1;
mad.lo.s32 %r138, %r20, %r43, %r137;
cvta.to.global.u64 %rd96, %rd36;
mul.wide.u32 %rd97, %r138, 8;
add.s64 %rd16, %rd96, %rd97;
mad.lo.s32 %r139, %r22, %r43, %r137;
mul.wide.u32 %rd98, %r139, 8;
add.s64 %rd17, %rd96, %rd98;
mad.lo.s32 %r140, %r23, %r43, %r137;
mul.wide.u32 %rd99, %r140, 8;
add.s64 %rd18, %rd96, %rd99;
@%p27 bra BB38_28;
bra.uni BB38_24;

BB38_28:
ld.volatile.global.u64 %rd107, [%rd16];
mad.lo.s32 %r155, %r21, %r43, %r137;
mul.wide.u32 %rd109, %r155, 8;
add.s64 %rd110, %rd96, %rd109;
mul.lo.s64 %rd111, %rd107, %rd188;
ld.volatile.global.u64 %rd112, [%rd17];
mul.lo.s64 %rd113, %rd111, %rd112;
ld.volatile.global.u64 %rd114, [%rd18];
mul.lo.s64 %rd115, %rd113, %rd114;
ld.volatile.global.u64 %rd116, [%rd110];
mul.lo.s64 %rd189, %rd115, %rd116;
bra.uni BB38_29;

BB38_24:
setp.lt.u32	%p29, %r23, %r126;
@%p29 bra BB38_27;
bra.uni BB38_25;

BB38_27:
ld.volatile.global.u64 %rd102, [%rd16];
mul.lo.s64 %rd103, %rd102, %rd188;
ld.volatile.global.u64 %rd104, [%rd17];
mul.lo.s64 %rd105, %rd103, %rd104;
ld.volatile.global.u64 %rd106, [%rd18];
mul.lo.s64 %rd189, %rd105, %rd106;
bra.uni BB38_29;

BB38_25:
ld.volatile.global.u64 %rd100, [%rd16];
mul.lo.s64 %rd189, %rd100, %rd188;
setp.ge.u32	%p31, %r22, %r126;
@%p31 bra BB38_29;

ld.volatile.global.u64 %rd101, [%rd17];
mul.lo.s64 %rd189, %rd189, %rd101;

BB38_29:
mov.u64 %rd188, %rd189;
shl.b32 %r157, %r4, 2;
add.s32 %r24, %r20, %r157;
setp.lt.u32	%p33, %r24, %r126;
mov.u32 %r215, %r24;
mov.u64 %rd187, %rd188;
@%p33 bra BB38_23;

BB38_30:
st.shared.u64 [%rd65], %rd187;
clz.b32 %r164, %r18;
sub.s32 %r166, %r78, %r164;
shl.b32 %r168, %r80, %r166;
setp.eq.s32	%p34, %r18, %r168;
selp.u32	%r169, 1, 0, %p34;
shr.s32 %r216, %r168, %r169;
setp.lt.s32	%p35, %r216, 1;
@%p35 bra BB38_34;

BB38_31:
bar.sync 0;
add.s32 %r170, %r216, %r65;
setp.lt.u32	%p36, %r170, %r18;
setp.lt.u32	%p37, %r65, %r216;
and.pred %p38, %p37, %p36;
@!%p38 bra BB38_33;
bra.uni BB38_32;

BB38_32:
cvt.u64.u32	%rd120, %r76;
mul.lo.s32 %r175, %r216, %r44;
cvt.u64.u32	%rd124, %r175;
add.s64 %rd125, %rd124, %rd120;
shl.b64 %rd126, %rd125, 3;
add.s64 %rd127, %rd64, %rd126;
ld.shared.u64 %rd128, [%rd127];
ld.shared.u64 %rd129, [%rd65];
mul.lo.s64 %rd130, %rd128, %rd129;
st.shared.u64 [%rd65], %rd130;

BB38_33:
shr.s32 %r216, %r216, 1;
setp.gt.s32	%p39, %r216, 0;
@%p39 bra BB38_31;

BB38_34:
@!%p17 bra BB38_51;
bra.uni BB38_35;

BB38_35:
ld.shared.u64 %rd134, [%rd65];
st.global.u8 [%rd2], %rd134;

BB38_51:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot39[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<56>;
.reg .b64 %rd<131>;


mov.u64 %rd130, __local_depot39;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r26, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r27, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd24, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd2, %rd25;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB39_2;

BB39_1:
mul.wide.s32 %rd26, %r46, 8;
add.s64 %rd27, %rd3, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd2, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB39_1;

BB39_2:
mov.u32 %r29, %nctaid.y;
mov.u32 %r30, %ctaid.z;
mov.u32 %r31, %ctaid.y;
mad.lo.s32 %r32, %r29, %r30, %r31;
mov.u32 %r33, %nctaid.x;
mov.u32 %r34, %ctaid.x;
mad.lo.s32 %r3, %r32, %r33, %r34;
setp.ge.u32	%p3, %r3, %r27;
@%p3 bra BB39_26;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r47, %r4, -1;
mov.u32 %r52, 0;
setp.lt.s32	%p4, %r47, 1;
mov.u32 %r50, %r3;
@%p4 bra BB39_6;

mul.wide.s32 %rd30, %r4, 4;
add.s64 %rd109, %rd2, %rd30;
mov.u32 %r52, 0;
mov.u32 %r51, %r3;

BB39_5:
ld.local.u32 %r37, [%rd109+4];
rem.u32 %r38, %r51, %r37;
ld.local.u32 %r39, [%rd109+104];
mad.lo.s32 %r52, %r39, %r38, %r52;
div.u32 %r51, %r51, %r37;
add.s64 %rd109, %rd109, -4;
add.s32 %r47, %r47, -1;
setp.gt.s32	%p5, %r47, 0;
mov.u32 %r49, %r51;
mov.u32 %r50, %r49;
@%p5 bra BB39_5;

BB39_6:
mov.u32 %r12, %r50;
mov.u32 %r14, %tid.x;
mov.u32 %r15, %ntid.x;
setp.ge.u32	%p6, %r14, %r26;
mov.u64 %rd128, %rd24;
@%p6 bra BB39_9;

ld.local.u32 %r40, [%rd2+108];
mad.lo.s32 %r16, %r40, %r12, %r52;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd8, %rd31;
mov.u32 %r53, %r14;
mov.u64 %rd129, %rd24;

BB39_8:
mov.u32 %r17, %r53;
add.s32 %r41, %r16, %r17;
cvt.u64.u32	%rd32, %r41;
add.s64 %rd33, %rd8, %rd32;
ld.global.s8 %rd34, [%rd33];
mul.lo.s64 %rd129, %rd34, %rd129;
add.s32 %r18, %r15, %r17;
setp.lt.u32	%p7, %r18, %r26;
mov.u32 %r53, %r18;
mov.u64 %rd113, %rd129;
mov.u64 %rd128, %rd113;
@%p7 bra BB39_8;

BB39_9:
mov.u64 %rd114, %rd128;
mov.u64 %rd11, %rd114;
setp.eq.s32	%p8, %r15, 0;
mov.u64 %rd123, %rd24;
@%p8 bra BB39_24;

mul.wide.u32 %rd35, %r14, 8;
mov.u64 %rd36, smemChar;
add.s64 %rd12, %rd36, %rd35;
setp.ge.u32	%p9, %r14, %r15;
@%p9 bra BB39_12;

st.shared.u64 [%rd12], %rd11;

BB39_12:
bar.sync 0;
mov.u32 %r19, WARP_SZ;
min.u32 %r20, %r15, %r19;
setp.ge.u32	%p10, %r19, %r15;
mov.u64 %rd125, %rd11;
@%p10 bra BB39_18;

div.u32 %r42, %r14, %r19;
setp.ne.s32	%p11, %r42, 0;
mov.u64 %rd115, %rd11;
mov.u64 %rd125, %rd115;
@%p11 bra BB39_18;

setp.lt.u32	%p12, %r14, %r15;
selp.b64	%rd126, %rd11, %rd24, %p12;
add.s32 %r54, %r19, %r14;
setp.ge.u32	%p13, %r54, %r15;
@%p13 bra BB39_17;

mov.u64 %rd127, %rd126;

BB39_16:
mul.wide.u32 %rd37, %r54, 8;
add.s64 %rd39, %rd36, %rd37;
ld.shared.u64 %rd40, [%rd39];
mul.lo.s64 %rd127, %rd40, %rd127;
add.s32 %r54, %r54, %r19;
setp.lt.u32	%p14, %r54, %r15;
mov.u64 %rd126, %rd127;
@%p14 bra BB39_16;

BB39_17:
mov.u64 %rd125, %rd126;
st.shared.u64 [%rd12], %rd125;

BB39_18:
mov.u64 %rd17, %rd125;
bar.sync 0;
setp.ne.s32	%p15, %r14, 0;
mov.u64 %rd123, %rd17;
@%p15 bra BB39_24;

setp.eq.s32	%p16, %r20, 32;
@%p16 bra BB39_23;
bra.uni BB39_20;

BB39_23:
ld.shared.u64 %rd44, [smemChar+8];
mul.lo.s64 %rd45, %rd44, %rd17;
ld.shared.u64 %rd46, [smemChar+16];
mul.lo.s64 %rd47, %rd46, %rd45;
ld.shared.u64 %rd48, [smemChar+24];
mul.lo.s64 %rd49, %rd48, %rd47;
ld.shared.u64 %rd50, [smemChar+32];
mul.lo.s64 %rd51, %rd50, %rd49;
ld.shared.u64 %rd52, [smemChar+40];
mul.lo.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd54, [smemChar+48];
mul.lo.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+56];
mul.lo.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+64];
mul.lo.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+72];
mul.lo.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+80];
mul.lo.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+88];
mul.lo.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+96];
mul.lo.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+104];
mul.lo.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+112];
mul.lo.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+120];
mul.lo.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+128];
mul.lo.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+136];
mul.lo.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+144];
mul.lo.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+152];
mul.lo.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+160];
mul.lo.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+168];
mul.lo.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+176];
mul.lo.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+184];
mul.lo.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+192];
mul.lo.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+200];
mul.lo.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+208];
mul.lo.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+216];
mul.lo.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+224];
mul.lo.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+232];
mul.lo.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+240];
mul.lo.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+248];
mul.lo.s64 %rd123, %rd104, %rd103;
bra.uni BB39_24;

BB39_20:
add.s64 %rd110, %rd36, 8;
mov.u32 %r55, 1;
setp.lt.u32	%p17, %r20, 2;
mov.u64 %rd121, %rd17;
mov.u64 %rd123, %rd121;
@%p17 bra BB39_24;

mov.u64 %rd124, %rd17;

BB39_22:
ld.shared.u64 %rd43, [%rd110];
mul.lo.s64 %rd124, %rd43, %rd124;
add.s64 %rd110, %rd110, 8;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p18, %r55, %r20;
mov.u64 %rd123, %rd124;
@%p18 bra BB39_22;

BB39_24:
setp.ne.s32	%p19, %r14, 0;
@%p19 bra BB39_26;

ld.param.u64 %rd105, [%rd1];
cvta.to.global.u64 %rd106, %rd105;
ld.param.u32 %r44, [%rd1+108];
mul.lo.s32 %r45, %r3, %r44;
cvt.u64.u32	%rd107, %r45;
add.s64 %rd108, %rd106, %rd107;
st.global.u8 [%rd108], %rd123;

BB39_26:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot40[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<50>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot40;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r19, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd28, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd2, %rd13;
mov.u32 %r41, 0;
mov.pred %p1, 0;
@%p1 bra BB40_2;

BB40_1:
mul.wide.s32 %rd14, %r41, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd2, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p2, %r41, 27;
@%p2 bra BB40_1;

BB40_2:
mov.u32 %r23, %nctaid.y;
mov.u32 %r24, %ctaid.z;
mov.u32 %r25, %ctaid.y;
mad.lo.s32 %r26, %r23, %r24, %r25;
mov.u32 %r27, %nctaid.x;
mov.u32 %r28, %ctaid.x;
mad.lo.s32 %r29, %r26, %r27, %r28;
shl.b32 %r30, %r29, 9;
mov.u32 %r31, %tid.x;
add.s32 %r3, %r30, %r31;
setp.ge.u32	%p3, %r3, %r21;
@%p3 bra BB40_10;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r42, %r4, -1;
mov.u32 %r47, 0;
setp.lt.s32	%p4, %r42, 1;
mov.u32 %r45, %r3;
@%p4 bra BB40_6;

mul.wide.s32 %rd18, %r4, 4;
add.s64 %rd27, %rd2, %rd18;
mov.u32 %r47, 0;
mov.u32 %r46, %r3;

BB40_5:
ld.local.u32 %r34, [%rd27+4];
rem.u32 %r35, %r46, %r34;
ld.local.u32 %r36, [%rd27+104];
mad.lo.s32 %r47, %r36, %r35, %r47;
div.u32 %r46, %r46, %r34;
add.s64 %rd27, %rd27, -4;
add.s32 %r42, %r42, -1;
setp.gt.s32	%p5, %r42, 0;
mov.u32 %r44, %r46;
mov.u32 %r45, %r44;
@%p5 bra BB40_5;

BB40_6:
mov.u32 %r12, %r45;
setp.eq.s32	%p6, %r20, 0;
@%p6 bra BB40_9;

ld.local.u32 %r38, [%rd2+108];
mad.lo.s32 %r49, %r38, %r12, %r47;
ld.local.u64 %rd19, [%rd2];
cvta.to.global.u64 %rd8, %rd19;
mov.u32 %r48, 0;

BB40_8:
cvt.u64.u32	%rd20, %r49;
add.s64 %rd21, %rd8, %rd20;
ld.global.s8 %rd22, [%rd21];
mul.lo.s64 %rd28, %rd22, %rd28;
add.s32 %r49, %r49, %r19;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p7, %r48, %r20;
@%p7 bra BB40_8;

BB40_9:
ld.param.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
ld.param.u32 %r39, [%rd1+108];
mul.lo.s32 %r40, %r3, %r39;
cvt.u64.u32	%rd25, %r40;
add.s64 %rd26, %rd24, %rd25;
st.global.u8 [%rd26], %rd28;

BB40_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot41[232];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<63>;
.reg .b32 %r<253>;
.reg .b64 %rd<216>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd215, __local_depot41;
cvta.local.u64 %SP, %rd215;
ld.param.u32 %r52, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r53, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r54, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd44, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
add.u64 %rd45, %SP, 16;
cvta.to.local.u64 %rd3, %rd45;
mov.u32 %r241, 0;
mov.pred %p1, 0;
@%p1 bra BB41_2;

BB41_1:
mul.wide.s32 %rd46, %r241, 8;
add.s64 %rd47, %rd2, %rd46;
ld.param.u64 %rd48, [%rd47];
add.s64 %rd49, %rd3, %rd46;
st.local.u64 [%rd49], %rd48;
add.s32 %r241, %r241, 1;
setp.lt.u32	%p2, %r241, 27;
@%p2 bra BB41_1;

BB41_2:
mov.u32 %r57, %ntid.x;
mov.u32 %r58, %ctaid.x;
mov.u32 %r59, %tid.x;
mad.lo.s32 %r3, %r57, %r58, %r59;
ld.param.u32 %r4, [%rd2+208];
add.s32 %r242, %r4, -1;
mov.u32 %r246, 0;
setp.lt.s32	%p3, %r242, 1;
mov.u32 %r244, %r3;
@%p3 bra BB41_5;

mul.wide.s32 %rd50, %r4, 4;
add.s64 %rd192, %rd3, %rd50;
mad.lo.s32 %r245, %r57, %r58, %r59;
mov.u32 %r246, 0;

BB41_4:
ld.local.u32 %r65, [%rd192+4];
rem.u32 %r66, %r245, %r65;
ld.local.u32 %r67, [%rd192+104];
mad.lo.s32 %r246, %r67, %r66, %r246;
div.u32 %r245, %r245, %r65;
add.s64 %rd192, %rd192, -4;
add.s32 %r242, %r242, -1;
setp.gt.s32	%p4, %r242, 0;
mov.u32 %r243, %r245;
mov.u32 %r244, %r243;
@%p4 bra BB41_4;

BB41_5:
mov.u32 %r13, %r244;
ld.param.u64 %rd51, [%rd1];
cvta.to.global.u64 %rd52, %rd51;
ld.param.u32 %r68, [%rd1+108];
mul.lo.s32 %r69, %r3, %r68;
ld.local.u32 %r70, [%rd3+108];
mad.lo.s32 %r15, %r70, %r13, %r246;
mov.u32 %r71, %nctaid.y;
setp.eq.s32	%p5, %r71, 1;
mov.u32 %r16, %ntid.y;
cvt.u64.u32	%rd53, %r69;
add.s64 %rd9, %rd52, %rd53;
@%p5 bra BB41_41;
bra.uni BB41_6;

BB41_41:
mad.lo.s32 %r205, %r57, %r58, %r59;
setp.lt.u32	%p47, %r205, %r54;
ld.local.u64 %rd32, [%rd3];
min.u32 %r41, %r53, %r16;
mov.u32 %r206, %tid.y;
setp.lt.u32	%p48, %r206, %r53;
and.pred %p49, %p47, %p48;
mov.u64 %rd205, %rd42;
@!%p49 bra BB41_50;
bra.uni BB41_42;

BB41_42:
mov.u32 %r251, %r206;
mov.u64 %rd206, %rd42;

BB41_43:
mov.u32 %r43, %r251;
mad.lo.s32 %r44, %r16, 3, %r43;
setp.lt.u32	%p50, %r44, %r53;
add.s32 %r45, %r43, %r16;
shl.b32 %r208, %r16, 1;
add.s32 %r46, %r43, %r208;
mad.lo.s32 %r209, %r45, %r52, %r15;
cvt.u64.u32	%rd150, %r209;
add.s64 %rd34, %rd32, %rd150;
mad.lo.s32 %r210, %r46, %r52, %r15;
cvt.u64.u32	%rd151, %r210;
add.s64 %rd35, %rd32, %rd151;
@%p50 bra BB41_48;
bra.uni BB41_44;

BB41_48:
mad.lo.s32 %r213, %r43, %r52, %r15;
cvt.u64.u32	%rd163, %r213;
add.s64 %rd164, %rd32, %rd163;
ld.s8 %rd165, [%rd164];
ld.s8 %rd166, [%rd34];
ld.s8 %rd167, [%rd35];
mad.lo.s32 %r214, %r44, %r52, %r15;
cvt.u64.u32	%rd168, %r214;
add.s64 %rd169, %rd32, %rd168;
ld.s8 %rd170, [%rd169];
mul.lo.s64 %rd171, %rd165, %rd206;
mul.lo.s64 %rd172, %rd171, %rd166;
mul.lo.s64 %rd173, %rd172, %rd167;
mul.lo.s64 %rd207, %rd173, %rd170;
bra.uni BB41_49;

BB41_44:
setp.lt.u32	%p51, %r46, %r53;
@%p51 bra BB41_47;
bra.uni BB41_45;

BB41_47:
mad.lo.s32 %r212, %r43, %r52, %r15;
cvt.u64.u32	%rd156, %r212;
add.s64 %rd157, %rd32, %rd156;
ld.s8 %rd158, [%rd157];
ld.s8 %rd159, [%rd34];
ld.s8 %rd160, [%rd35];
mul.lo.s64 %rd161, %rd158, %rd206;
mul.lo.s64 %rd162, %rd161, %rd159;
mul.lo.s64 %rd207, %rd162, %rd160;
bra.uni BB41_49;

BB41_45:
mad.lo.s32 %r211, %r43, %r52, %r15;
cvt.u64.u32	%rd152, %r211;
add.s64 %rd153, %rd32, %rd152;
ld.s8 %rd154, [%rd153];
mul.lo.s64 %rd207, %rd154, %rd206;
setp.ge.u32	%p52, %r45, %r53;
@%p52 bra BB41_49;

ld.s8 %rd155, [%rd34];
mul.lo.s64 %rd207, %rd207, %rd155;

BB41_49:
mov.u64 %rd206, %rd207;
shl.b32 %r216, %r16, 2;
add.s32 %r47, %r43, %r216;
setp.lt.u32	%p53, %r47, %r53;
mov.u32 %r251, %r47;
mov.u64 %rd205, %rd206;
@%p53 bra BB41_43;

BB41_50:
mad.lo.s32 %r219, %r206, %r57, %r59;
mul.wide.u32 %rd174, %r219, 8;
mov.u64 %rd175, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd176, %rd175, %rd174;
st.shared.u64 [%rd176], %rd205;
clz.b32 %r220, %r41;
mov.u32 %r221, 31;
sub.s32 %r222, %r221, %r220;
mov.u32 %r223, 1;
shl.b32 %r224, %r223, %r222;
setp.eq.s32	%p54, %r41, %r224;
selp.u32	%r225, 1, 0, %p54;
shr.s32 %r252, %r224, %r225;
setp.lt.s32	%p55, %r252, 1;
@%p55 bra BB41_54;

BB41_51:
bar.sync 0;
add.s32 %r226, %r252, %r206;
setp.lt.u32	%p56, %r226, %r41;
setp.lt.u32	%p57, %r206, %r252;
and.pred %p58, %p57, %p56;
@!%p58 bra BB41_53;
bra.uni BB41_52;

BB41_52:
cvt.u64.u32	%rd177, %r219;
mul.lo.s32 %r231, %r252, %r57;
cvt.u64.u32	%rd181, %r231;
add.s64 %rd182, %rd181, %rd177;
shl.b64 %rd183, %rd182, 3;
add.s64 %rd184, %rd175, %rd183;
ld.shared.u64 %rd185, [%rd184];
ld.shared.u64 %rd186, [%rd176];
mul.lo.s64 %rd187, %rd185, %rd186;
st.shared.u64 [%rd176], %rd187;

BB41_53:
shr.s32 %r252, %r252, 1;
setp.gt.s32	%p59, %r252, 0;
@%p59 bra BB41_51;

BB41_54:
setp.eq.s32	%p61, %r206, 0;
and.pred %p62, %p61, %p47;
@!%p62 bra BB41_56;
bra.uni BB41_55;

BB41_55:
ld.shared.u64 %rd191, [%rd176];
st.global.u8 [%rd9], %rd191;
bra.uni BB41_56;

BB41_6:
mad.lo.s32 %r75, %r57, %r58, %r59;
setp.lt.u32	%p6, %r75, %r54;
mov.u32 %r76, %ctaid.y;
shl.b32 %r77, %r76, 8;
sub.s32 %r78, %r53, %r77;
mov.u32 %r79, 256;
min.u32 %r17, %r78, %r79;
ld.local.u64 %rd10, [%rd3];
mad.lo.s32 %r18, %r77, %r52, %r15;
min.u32 %r19, %r17, %r16;
mov.u32 %r80, %tid.y;
setp.lt.u32	%p7, %r80, %r17;
and.pred %p8, %p6, %p7;
mov.u64 %rd212, %rd42;
@!%p8 bra BB41_15;
bra.uni BB41_7;

BB41_7:
mov.u32 %r247, %tid.y;
mov.u64 %rd213, %rd42;

BB41_8:
mad.lo.s32 %r22, %r16, 3, %r247;
setp.lt.u32	%p9, %r22, %r17;
add.s32 %r23, %r247, %r16;
shl.b32 %r82, %r16, 1;
add.s32 %r24, %r247, %r82;
mad.lo.s32 %r83, %r23, %r52, %r18;
cvt.u64.u32	%rd54, %r83;
add.s64 %rd12, %rd10, %rd54;
mad.lo.s32 %r84, %r24, %r52, %r18;
cvt.u64.u32	%rd55, %r84;
add.s64 %rd13, %rd10, %rd55;
@%p9 bra BB41_13;
bra.uni BB41_9;

BB41_13:
mad.lo.s32 %r87, %r247, %r52, %r18;
cvt.u64.u32	%rd67, %r87;
add.s64 %rd68, %rd10, %rd67;
ld.s8 %rd69, [%rd68];
ld.s8 %rd70, [%rd12];
ld.s8 %rd71, [%rd13];
mad.lo.s32 %r88, %r22, %r52, %r18;
cvt.u64.u32	%rd72, %r88;
add.s64 %rd73, %rd10, %rd72;
ld.s8 %rd74, [%rd73];
mul.lo.s64 %rd75, %rd69, %rd213;
mul.lo.s64 %rd76, %rd75, %rd70;
mul.lo.s64 %rd77, %rd76, %rd71;
mul.lo.s64 %rd214, %rd77, %rd74;
bra.uni BB41_14;

BB41_9:
setp.lt.u32	%p10, %r24, %r17;
@%p10 bra BB41_12;
bra.uni BB41_10;

BB41_12:
mad.lo.s32 %r86, %r247, %r52, %r18;
cvt.u64.u32	%rd60, %r86;
add.s64 %rd61, %rd10, %rd60;
ld.s8 %rd62, [%rd61];
ld.s8 %rd63, [%rd12];
ld.s8 %rd64, [%rd13];
mul.lo.s64 %rd65, %rd62, %rd213;
mul.lo.s64 %rd66, %rd65, %rd63;
mul.lo.s64 %rd214, %rd66, %rd64;
bra.uni BB41_14;

BB41_10:
mad.lo.s32 %r85, %r247, %r52, %r18;
cvt.u64.u32	%rd56, %r85;
add.s64 %rd57, %rd10, %rd56;
ld.s8 %rd58, [%rd57];
mul.lo.s64 %rd214, %rd58, %rd213;
setp.ge.u32	%p11, %r23, %r17;
@%p11 bra BB41_14;

ld.s8 %rd59, [%rd12];
mul.lo.s64 %rd214, %rd214, %rd59;

BB41_14:
mov.u64 %rd213, %rd214;
shl.b32 %r90, %r16, 2;
add.s32 %r247, %r247, %r90;
setp.lt.u32	%p12, %r247, %r17;
mov.u64 %rd198, %rd213;
mov.u64 %rd212, %rd198;
@%p12 bra BB41_8;

BB41_15:
mov.u64 %rd19, %rd212;
mad.lo.s32 %r93, %r80, %r57, %r59;
mul.wide.u32 %rd78, %r93, 8;
mov.u64 %rd79, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd80, %rd79, %rd78;
st.shared.u64 [%rd80], %rd19;
clz.b32 %r94, %r19;
mov.u32 %r95, 31;
sub.s32 %r96, %r95, %r94;
mov.u32 %r97, 1;
shl.b32 %r98, %r97, %r96;
setp.eq.s32	%p13, %r19, %r98;
selp.u32	%r99, 1, 0, %p13;
shr.s32 %r248, %r98, %r99;
setp.lt.s32	%p14, %r248, 1;
@%p14 bra BB41_19;

BB41_16:
bar.sync 0;
add.s32 %r100, %r248, %r80;
setp.lt.u32	%p15, %r100, %r19;
setp.lt.u32	%p16, %r80, %r248;
and.pred %p17, %p16, %p15;
@!%p17 bra BB41_18;
bra.uni BB41_17;

BB41_17:
cvt.u64.u32	%rd81, %r93;
mul.lo.s32 %r105, %r248, %r57;
cvt.u64.u32	%rd85, %r105;
add.s64 %rd86, %rd85, %rd81;
shl.b64 %rd87, %rd86, 3;
add.s64 %rd88, %rd79, %rd87;
ld.shared.u64 %rd89, [%rd88];
ld.shared.u64 %rd90, [%rd80];
mul.lo.s64 %rd91, %rd89, %rd90;
st.shared.u64 [%rd80], %rd91;

BB41_18:
shr.s32 %r248, %r248, 1;
setp.gt.s32	%p18, %r248, 0;
@%p18 bra BB41_16;

BB41_19:
setp.eq.s32	%p20, %r80, 0;
and.pred %p21, %p20, %p6;
@!%p21 bra BB41_21;
bra.uni BB41_20;

BB41_20:
mov.u32 %r111, %tid.y;
mad.lo.s32 %r114, %r111, %r57, %r59;
mul.wide.u32 %rd92, %r114, 8;
add.s64 %rd94, %rd79, %rd92;
ld.shared.u64 %rd95, [%rd94];
add.u64 %rd96, %SP, 8;
cvta.to.local.u64 %rd97, %rd96;
st.local.u64 [%rd97], %rd95;
ld.local.u64 %rd98, [%rd97];
add.u64 %rd99, %SP, 0;
cvta.to.local.u64 %rd100, %rd99;
st.local.u64 [%rd100], %rd98;
ld.local.u64 %rd101, [%rd100];
mad.lo.s32 %r118, %r76, %r54, %r75;
cvta.to.global.u64 %rd102, %rd43;
mul.wide.u32 %rd103, %r118, 8;
add.s64 %rd104, %rd102, %rd103;
st.volatile.global.u64 [%rd104], %rd101;

BB41_21:
membar.gl;
bar.sync 0;
or.b32 %r121, %r80, %r59;
setp.ne.s32	%p22, %r121, 0;
@%p22 bra BB41_23;

cvta.to.global.u64 %rd105, %rd44;
mul.wide.u32 %rd106, %r58, 4;
add.s64 %rd107, %rd105, %rd106;
atom.global.add.u32 %r123, [%rd107], 1;
add.s32 %r125, %r71, -1;
setp.eq.s32	%p23, %r123, %r125;
selp.u32	%r126, 1, 0, %p23;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r126;

BB41_23:
bar.sync 0;
ld.shared.u32 %r127, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p24, %r127, 0;
@%p24 bra BB41_56;

setp.ge.u32	%p25, %r80, %r71;
mov.u64 %rd211, %rd42;
@%p25 bra BB41_26;

mov.u32 %r130, %tid.y;
mad.lo.s32 %r135, %r130, %r54, %r75;
cvta.to.global.u64 %rd108, %rd43;
mul.wide.u32 %rd109, %r135, 8;
add.s64 %rd110, %rd108, %rd109;
ld.volatile.global.u64 %rd211, [%rd110];

BB41_26:
mov.u64 %rd208, %rd211;
setp.lt.u32	%p27, %r71, %r16;
sub.s32 %r142, %r71, %r16;
selp.b32	%r143, 0, %r142, %p27;
min.u32 %r30, %r71, %r16;
setp.lt.u32	%p28, %r80, %r143;
and.pred %p29, %p6, %p28;
@!%p29 bra BB41_35;
bra.uni BB41_27;

BB41_27:
mov.u32 %r249, %r80;
mov.u64 %rd209, %rd208;

BB41_28:
mov.u32 %r32, %r249;
mad.lo.s32 %r33, %r16, 3, %r32;
setp.lt.u32	%p31, %r33, %r143;
add.s32 %r34, %r32, %r16;
shl.b32 %r149, %r16, 1;
add.s32 %r35, %r32, %r149;
mad.lo.s32 %r154, %r16, %r54, %r75;
mad.lo.s32 %r155, %r32, %r54, %r154;
cvta.to.global.u64 %rd111, %rd43;
mul.wide.u32 %rd112, %r155, 8;
add.s64 %rd23, %rd111, %rd112;
mad.lo.s32 %r156, %r34, %r54, %r154;
mul.wide.u32 %rd113, %r156, 8;
add.s64 %rd24, %rd111, %rd113;
mad.lo.s32 %r157, %r35, %r54, %r154;
mul.wide.u32 %rd114, %r157, 8;
add.s64 %rd25, %rd111, %rd114;
@%p31 bra BB41_33;
bra.uni BB41_29;

BB41_33:
ld.volatile.global.u64 %rd122, [%rd23];
mad.lo.s32 %r172, %r33, %r54, %r154;
mul.wide.u32 %rd124, %r172, 8;
add.s64 %rd125, %rd111, %rd124;
mul.lo.s64 %rd126, %rd122, %rd209;
ld.volatile.global.u64 %rd127, [%rd24];
mul.lo.s64 %rd128, %rd126, %rd127;
ld.volatile.global.u64 %rd129, [%rd25];
mul.lo.s64 %rd130, %rd128, %rd129;
ld.volatile.global.u64 %rd131, [%rd125];
mul.lo.s64 %rd210, %rd130, %rd131;
bra.uni BB41_34;

BB41_29:
setp.lt.u32	%p33, %r35, %r143;
@%p33 bra BB41_32;
bra.uni BB41_30;

BB41_32:
ld.volatile.global.u64 %rd117, [%rd23];
mul.lo.s64 %rd118, %rd117, %rd209;
ld.volatile.global.u64 %rd119, [%rd24];
mul.lo.s64 %rd120, %rd118, %rd119;
ld.volatile.global.u64 %rd121, [%rd25];
mul.lo.s64 %rd210, %rd120, %rd121;
bra.uni BB41_34;

BB41_30:
ld.volatile.global.u64 %rd115, [%rd23];
mul.lo.s64 %rd210, %rd115, %rd209;
setp.ge.u32	%p35, %r34, %r143;
@%p35 bra BB41_34;

ld.volatile.global.u64 %rd116, [%rd24];
mul.lo.s64 %rd210, %rd210, %rd116;

BB41_34:
mov.u64 %rd209, %rd210;
shl.b32 %r174, %r16, 2;
add.s32 %r36, %r32, %r174;
setp.lt.u32	%p37, %r36, %r143;
mov.u32 %r249, %r36;
mov.u64 %rd208, %rd209;
@%p37 bra BB41_28;

BB41_35:
st.shared.u64 [%rd80], %rd208;
clz.b32 %r181, %r30;
sub.s32 %r183, %r95, %r181;
shl.b32 %r185, %r97, %r183;
setp.eq.s32	%p38, %r30, %r185;
selp.u32	%r186, 1, 0, %p38;
shr.s32 %r250, %r185, %r186;
setp.lt.s32	%p39, %r250, 1;
@%p39 bra BB41_39;

BB41_36:
bar.sync 0;
add.s32 %r187, %r250, %r80;
setp.lt.u32	%p40, %r187, %r30;
setp.lt.u32	%p41, %r80, %r250;
and.pred %p42, %p41, %p40;
@!%p42 bra BB41_38;
bra.uni BB41_37;

BB41_37:
cvt.u64.u32	%rd135, %r93;
mul.lo.s32 %r192, %r250, %r57;
cvt.u64.u32	%rd139, %r192;
add.s64 %rd140, %rd139, %rd135;
shl.b64 %rd141, %rd140, 3;
add.s64 %rd142, %rd79, %rd141;
ld.shared.u64 %rd143, [%rd142];
ld.shared.u64 %rd144, [%rd80];
mul.lo.s64 %rd145, %rd143, %rd144;
st.shared.u64 [%rd80], %rd145;

BB41_38:
shr.s32 %r250, %r250, 1;
setp.gt.s32	%p43, %r250, 0;
@%p43 bra BB41_36;

BB41_39:
@!%p21 bra BB41_56;
bra.uni BB41_40;

BB41_40:
ld.shared.u64 %rd149, [%rd80];
st.global.u8 [%rd9], %rd149;

BB41_56:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<16>;
.reg .b32 %r<36>;
.reg .b64 %rd<118>;


ld.param.u32 %r17, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r18, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd19, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r19, %nctaid.y;
mov.u32 %r20, %ctaid.z;
mov.u32 %r21, %ctaid.y;
mad.lo.s32 %r22, %r19, %r20, %r21;
mov.u32 %r23, %nctaid.x;
mov.u32 %r24, %ctaid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r18;
@%p1 bra BB42_21;

ld.param.u32 %r25, [%rd1+12];
ld.param.u64 %rd20, [%rd2];
cvta.to.global.u64 %rd3, %rd20;
ld.param.u32 %r26, [%rd2+108];
rem.u32 %r2, %r1, %r25;
div.u32 %r3, %r1, %r25;
mul.lo.s32 %r4, %r1, %r26;
mov.u32 %r5, %tid.x;
mov.u32 %r6, %ntid.x;
setp.ge.u32	%p2, %r5, %r17;
mov.u64 %rd116, %rd19;
@%p2 bra BB42_4;

mov.u32 %r33, %r5;
mov.u64 %rd117, %rd19;

BB42_3:
mov.u32 %r7, %r33;
add.s32 %r27, %r7, %r4;
cvt.u64.u32	%rd21, %r27;
add.s64 %rd22, %rd3, %rd21;
ld.global.s8 %rd23, [%rd22];
mul.lo.s64 %rd117, %rd23, %rd117;
add.s32 %r8, %r6, %r7;
setp.lt.u32	%p3, %r8, %r17;
mov.u32 %r33, %r8;
mov.u64 %rd101, %rd117;
mov.u64 %rd116, %rd101;
@%p3 bra BB42_3;

BB42_4:
mov.u64 %rd102, %rd116;
mov.u64 %rd6, %rd102;
ld.param.u32 %r28, [%rd1+112];
mul.lo.s32 %r29, %r28, %r2;
ld.param.u32 %r30, [%rd1+108];
mad.lo.s32 %r9, %r30, %r3, %r29;
setp.eq.s32	%p4, %r6, 0;
mov.u64 %rd111, %rd19;
@%p4 bra BB42_19;

mul.wide.u32 %rd24, %r5, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd7, %rd25, %rd24;
setp.ge.u32	%p5, %r5, %r6;
@%p5 bra BB42_7;

st.shared.u64 [%rd7], %rd6;

BB42_7:
bar.sync 0;
mov.u32 %r10, WARP_SZ;
min.u32 %r11, %r6, %r10;
setp.ge.u32	%p6, %r10, %r6;
mov.u64 %rd113, %rd6;
@%p6 bra BB42_13;

div.u32 %r31, %r5, %r10;
setp.ne.s32	%p7, %r31, 0;
mov.u64 %rd103, %rd6;
mov.u64 %rd113, %rd103;
@%p7 bra BB42_13;

setp.lt.u32	%p8, %r5, %r6;
selp.b64	%rd114, %rd6, %rd19, %p8;
add.s32 %r34, %r10, %r5;
setp.ge.u32	%p9, %r34, %r6;
@%p9 bra BB42_12;

mov.u64 %rd115, %rd114;

BB42_11:
mul.wide.u32 %rd26, %r34, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
mul.lo.s64 %rd115, %rd29, %rd115;
add.s32 %r34, %r34, %r10;
setp.lt.u32	%p10, %r34, %r6;
mov.u64 %rd114, %rd115;
@%p10 bra BB42_11;

BB42_12:
mov.u64 %rd113, %rd114;
st.shared.u64 [%rd7], %rd113;

BB42_13:
mov.u64 %rd12, %rd113;
bar.sync 0;
setp.ne.s32	%p11, %r5, 0;
mov.u64 %rd111, %rd12;
@%p11 bra BB42_19;

setp.eq.s32	%p12, %r11, 32;
@%p12 bra BB42_18;
bra.uni BB42_15;

BB42_18:
ld.shared.u64 %rd33, [smemChar+8];
mul.lo.s64 %rd34, %rd33, %rd12;
ld.shared.u64 %rd35, [smemChar+16];
mul.lo.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
mul.lo.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
mul.lo.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
mul.lo.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
mul.lo.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
mul.lo.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
mul.lo.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
mul.lo.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
mul.lo.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
mul.lo.s64 %rd111, %rd93, %rd92;
bra.uni BB42_19;

BB42_15:
add.s64 %rd98, %rd25, 8;
mov.u32 %r35, 1;
setp.lt.u32	%p13, %r11, 2;
mov.u64 %rd109, %rd12;
mov.u64 %rd111, %rd109;
@%p13 bra BB42_19;

mov.u64 %rd112, %rd12;

BB42_17:
ld.shared.u64 %rd32, [%rd98];
mul.lo.s64 %rd112, %rd32, %rd112;
add.s64 %rd98, %rd98, 8;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p14, %r35, %r11;
mov.u64 %rd111, %rd112;
@%p14 bra BB42_17;

BB42_19:
setp.ne.s32	%p15, %r5, 0;
@%p15 bra BB42_21;

ld.param.u64 %rd94, [%rd1];
cvt.u64.u32	%rd95, %r9;
cvta.to.global.u64 %rd96, %rd94;
add.s64 %rd97, %rd96, %rd95;
st.global.u8 [%rd97], %rd111;

BB42_21:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<4>;
.reg .b32 %r<30>;
.reg .b64 %rd<17>;


ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r10, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r11, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd16, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r12, %nctaid.y;
mov.u32 %r13, %ctaid.z;
mov.u32 %r14, %ctaid.y;
mad.lo.s32 %r15, %r12, %r13, %r14;
mov.u32 %r16, %nctaid.x;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r18, %r15, %r16, %r17;
shl.b32 %r19, %r18, 9;
mov.u32 %r20, %tid.x;
add.s32 %r1, %r19, %r20;
setp.ge.u32	%p1, %r1, %r11;
@%p1 bra BB43_4;

ld.param.u32 %r22, [%rd1+12];
ld.param.u64 %rd8, [%rd2];
cvta.to.global.u64 %rd3, %rd8;
ld.param.u32 %r23, [%rd2+108];
rem.u32 %r2, %r1, %r22;
div.u32 %r3, %r1, %r22;
mul.lo.s32 %r29, %r1, %r23;
setp.eq.s32	%p2, %r10, 0;
mov.u32 %r28, 0;
@%p2 bra BB43_3;

BB43_2:
cvt.u64.u32	%rd9, %r29;
add.s64 %rd10, %rd3, %rd9;
ld.global.s8 %rd11, [%rd10];
mul.lo.s64 %rd16, %rd11, %rd16;
add.s32 %r29, %r29, %r9;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p3, %r28, %r10;
@%p3 bra BB43_2;

BB43_3:
ld.param.u64 %rd12, [%rd1];
ld.param.u32 %r24, [%rd1+112];
mul.lo.s32 %r25, %r24, %r2;
ld.param.u32 %r26, [%rd1+108];
mad.lo.s32 %r27, %r26, %r3, %r25;
cvt.u64.u32	%rd13, %r27;
cvta.to.global.u64 %rd14, %rd12;
add.s64 %rd15, %rd14, %rd13;
st.global.u8 [%rd15], %rd16;

BB43_4:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot44[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b32 %r<219>;
.reg .b64 %rd<195>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd194, __local_depot44;
cvta.local.u64 %SP, %rd194;
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd35, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd36, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd37, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd38, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd39, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
ld.param.u64 %rd40, [%rd38];
cvta.to.global.u64 %rd41, %rd40;
ld.param.u64 %rd42, [%rd39];
cvta.to.global.u64 %rd1, %rd42;
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r1, %r44, %r45, %r46;
mov.u32 %r2, %tid.y;
ld.param.u32 %r47, [%rd38+12];
rem.u32 %r48, %r1, %r47;
ld.param.u32 %r49, [%rd38+112];
mul.lo.s32 %r50, %r49, %r48;
div.u32 %r51, %r1, %r47;
ld.param.u32 %r52, [%rd38+108];
mad.lo.s32 %r53, %r52, %r51, %r50;
ld.param.u32 %r54, [%rd39+108];
mul.lo.s32 %r3, %r1, %r54;
mov.u32 %r55, %nctaid.y;
setp.eq.s32	%p1, %r55, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd43, %r53;
add.s64 %rd2, %rd41, %rd43;
@%p1 bra BB44_36;
bra.uni BB44_1;

BB44_36:
setp.lt.u32	%p43, %r1, %r43;
min.u32 %r29, %r42, %r4;
setp.lt.u32	%p44, %r2, %r42;
and.pred %p45, %p43, %p44;
mov.u64 %rd184, %rd35;
@!%p45 bra BB44_45;
bra.uni BB44_37;

BB44_37:
mul.lo.s32 %r30, %r4, 3;
shl.b32 %r31, %r4, 1;
shl.b32 %r32, %r4, 2;
mov.u32 %r217, %r2;
mov.u64 %rd185, %rd35;

BB44_38:
mov.u32 %r33, %r217;
add.s32 %r34, %r33, %r30;
setp.lt.u32	%p46, %r34, %r42;
mad.lo.s32 %r185, %r33, %r41, %r3;
cvt.u64.u32	%rd135, %r185;
add.s64 %rd26, %rd1, %rd135;
add.s32 %r35, %r33, %r4;
mad.lo.s32 %r186, %r35, %r41, %r3;
cvt.u64.u32	%rd136, %r186;
add.s64 %rd27, %rd1, %rd136;
add.s32 %r36, %r33, %r31;
mad.lo.s32 %r187, %r36, %r41, %r3;
cvt.u64.u32	%rd137, %r187;
add.s64 %rd28, %rd1, %rd137;
@%p46 bra BB44_43;
bra.uni BB44_39;

BB44_43:
ld.global.s8 %rd145, [%rd26];
ld.global.s8 %rd146, [%rd27];
ld.global.s8 %rd147, [%rd28];
mad.lo.s32 %r188, %r34, %r41, %r3;
cvt.u64.u32	%rd148, %r188;
add.s64 %rd149, %rd1, %rd148;
ld.global.s8 %rd150, [%rd149];
mul.lo.s64 %rd151, %rd145, %rd185;
mul.lo.s64 %rd152, %rd151, %rd146;
mul.lo.s64 %rd153, %rd152, %rd147;
mul.lo.s64 %rd186, %rd153, %rd150;
bra.uni BB44_44;

BB44_39:
setp.lt.u32	%p47, %r36, %r42;
@%p47 bra BB44_42;
bra.uni BB44_40;

BB44_42:
ld.global.s8 %rd140, [%rd26];
ld.global.s8 %rd141, [%rd27];
ld.global.s8 %rd142, [%rd28];
mul.lo.s64 %rd143, %rd140, %rd185;
mul.lo.s64 %rd144, %rd143, %rd141;
mul.lo.s64 %rd186, %rd144, %rd142;
bra.uni BB44_44;

BB44_40:
ld.global.s8 %rd138, [%rd26];
mul.lo.s64 %rd186, %rd138, %rd185;
setp.ge.u32	%p48, %r35, %r42;
@%p48 bra BB44_44;

ld.global.s8 %rd139, [%rd27];
mul.lo.s64 %rd186, %rd186, %rd139;

BB44_44:
mov.u64 %rd185, %rd186;
add.s32 %r37, %r33, %r32;
setp.lt.u32	%p49, %r37, %r42;
mov.u32 %r217, %r37;
mov.u64 %rd184, %rd185;
@%p49 bra BB44_38;

BB44_45:
mov.u32 %r190, %tid.y;
mad.lo.s32 %r192, %r190, %r44, %r46;
mul.wide.u32 %rd154, %r192, 8;
mov.u64 %rd155, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd156, %rd155, %rd154;
st.shared.u64 [%rd156], %rd184;
clz.b32 %r193, %r29;
mov.u32 %r194, 31;
sub.s32 %r195, %r194, %r193;
mov.u32 %r196, 1;
shl.b32 %r197, %r196, %r195;
setp.eq.s32	%p50, %r29, %r197;
selp.u32	%r198, 1, 0, %p50;
shr.s32 %r218, %r197, %r198;
setp.lt.s32	%p51, %r218, 1;
@%p51 bra BB44_49;

BB44_46:
bar.sync 0;
add.s32 %r199, %r218, %r2;
setp.lt.u32	%p52, %r199, %r29;
setp.lt.u32	%p53, %r2, %r218;
and.pred %p54, %p53, %p52;
@!%p54 bra BB44_48;
bra.uni BB44_47;

BB44_47:
cvt.u64.u32	%rd157, %r192;
mul.lo.s32 %r204, %r218, %r44;
cvt.u64.u32	%rd161, %r204;
add.s64 %rd162, %rd161, %rd157;
shl.b64 %rd163, %rd162, 3;
add.s64 %rd164, %rd155, %rd163;
ld.shared.u64 %rd165, [%rd164];
ld.shared.u64 %rd166, [%rd156];
mul.lo.s64 %rd167, %rd165, %rd166;
st.shared.u64 [%rd156], %rd167;

BB44_48:
shr.s32 %r218, %r218, 1;
setp.gt.s32	%p55, %r218, 0;
@%p55 bra BB44_46;

BB44_49:
setp.eq.s32	%p57, %r2, 0;
and.pred %p58, %p57, %p43;
@!%p58 bra BB44_51;
bra.uni BB44_50;

BB44_50:
ld.shared.u64 %rd171, [%rd156];
st.global.u8 [%rd2], %rd171;
bra.uni BB44_51;

BB44_1:
setp.lt.u32	%p2, %r1, %r43;
mov.u32 %r60, %ctaid.y;
shl.b32 %r61, %r60, 8;
sub.s32 %r62, %r42, %r61;
mov.u32 %r63, 256;
min.u32 %r5, %r62, %r63;
mad.lo.s32 %r6, %r61, %r41, %r3;
min.u32 %r7, %r5, %r4;
mov.u32 %r65, %tid.y;
setp.lt.u32	%p3, %r65, %r5;
and.pred %p4, %p2, %p3;
mov.u64 %rd191, %rd35;
@!%p4 bra BB44_10;
bra.uni BB44_2;

BB44_2:
mov.u32 %r213, %tid.y;
mov.u64 %rd192, %rd35;

BB44_3:
mad.lo.s32 %r10, %r4, 3, %r213;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r213, %r4;
shl.b32 %r67, %r4, 1;
add.s32 %r12, %r213, %r67;
mad.lo.s32 %r68, %r213, %r41, %r6;
cvt.u64.u32	%rd44, %r68;
add.s64 %rd4, %rd1, %rd44;
mad.lo.s32 %r69, %r11, %r41, %r6;
cvt.u64.u32	%rd45, %r69;
add.s64 %rd5, %rd1, %rd45;
mad.lo.s32 %r70, %r12, %r41, %r6;
cvt.u64.u32	%rd46, %r70;
add.s64 %rd6, %rd1, %rd46;
@%p5 bra BB44_8;
bra.uni BB44_4;

BB44_8:
ld.global.s8 %rd54, [%rd4];
ld.global.s8 %rd55, [%rd5];
ld.global.s8 %rd56, [%rd6];
mad.lo.s32 %r71, %r10, %r41, %r6;
cvt.u64.u32	%rd57, %r71;
add.s64 %rd58, %rd1, %rd57;
ld.global.s8 %rd59, [%rd58];
mul.lo.s64 %rd60, %rd54, %rd192;
mul.lo.s64 %rd61, %rd60, %rd55;
mul.lo.s64 %rd62, %rd61, %rd56;
mul.lo.s64 %rd193, %rd62, %rd59;
bra.uni BB44_9;

BB44_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB44_7;
bra.uni BB44_5;

BB44_7:
ld.global.s8 %rd49, [%rd4];
ld.global.s8 %rd50, [%rd5];
ld.global.s8 %rd51, [%rd6];
mul.lo.s64 %rd52, %rd49, %rd192;
mul.lo.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd193, %rd53, %rd51;
bra.uni BB44_9;

BB44_5:
ld.global.s8 %rd47, [%rd4];
mul.lo.s64 %rd193, %rd47, %rd192;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB44_9;

ld.global.s8 %rd48, [%rd5];
mul.lo.s64 %rd193, %rd193, %rd48;

BB44_9:
mov.u64 %rd192, %rd193;
shl.b32 %r73, %r4, 2;
add.s32 %r213, %r213, %r73;
setp.lt.u32	%p8, %r213, %r5;
mov.u64 %rd177, %rd192;
mov.u64 %rd191, %rd177;
@%p8 bra BB44_3;

BB44_10:
mov.u64 %rd12, %rd191;
mad.lo.s32 %r76, %r65, %r44, %r46;
mul.wide.u32 %rd63, %r76, 8;
mov.u64 %rd64, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd65, %rd64, %rd63;
st.shared.u64 [%rd65], %rd12;
clz.b32 %r77, %r7;
mov.u32 %r78, 31;
sub.s32 %r79, %r78, %r77;
mov.u32 %r80, 1;
shl.b32 %r81, %r80, %r79;
setp.eq.s32	%p9, %r7, %r81;
selp.u32	%r82, 1, 0, %p9;
shr.s32 %r214, %r81, %r82;
setp.lt.s32	%p10, %r214, 1;
@%p10 bra BB44_14;

BB44_11:
bar.sync 0;
add.s32 %r83, %r214, %r65;
setp.lt.u32	%p11, %r83, %r7;
setp.lt.u32	%p12, %r65, %r214;
and.pred %p13, %p12, %p11;
@!%p13 bra BB44_13;
bra.uni BB44_12;

BB44_12:
cvt.u64.u32	%rd66, %r76;
mul.lo.s32 %r88, %r214, %r44;
cvt.u64.u32	%rd70, %r88;
add.s64 %rd71, %rd70, %rd66;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd73, %rd64, %rd72;
ld.shared.u64 %rd74, [%rd73];
ld.shared.u64 %rd75, [%rd65];
mul.lo.s64 %rd76, %rd74, %rd75;
st.shared.u64 [%rd65], %rd76;

BB44_13:
shr.s32 %r214, %r214, 1;
setp.gt.s32	%p14, %r214, 0;
@%p14 bra BB44_11;

BB44_14:
setp.eq.s32	%p16, %r65, 0;
and.pred %p17, %p16, %p2;
@!%p17 bra BB44_16;
bra.uni BB44_15;

BB44_15:
mov.u32 %r94, %tid.y;
mad.lo.s32 %r97, %r94, %r44, %r46;
mul.wide.u32 %rd77, %r97, 8;
add.s64 %rd79, %rd64, %rd77;
ld.shared.u64 %rd80, [%rd79];
add.u64 %rd81, %SP, 8;
cvta.to.local.u64 %rd82, %rd81;
st.local.u64 [%rd82], %rd80;
ld.local.u64 %rd83, [%rd82];
add.u64 %rd84, %SP, 0;
cvta.to.local.u64 %rd85, %rd84;
st.local.u64 [%rd85], %rd83;
ld.local.u64 %rd86, [%rd85];
mad.lo.s32 %r101, %r60, %r43, %r1;
cvta.to.global.u64 %rd87, %rd36;
mul.wide.u32 %rd88, %r101, 8;
add.s64 %rd89, %rd87, %rd88;
st.volatile.global.u64 [%rd89], %rd86;

BB44_16:
membar.gl;
bar.sync 0;
or.b32 %r104, %r65, %r46;
setp.ne.s32	%p18, %r104, 0;
@%p18 bra BB44_18;

cvta.to.global.u64 %rd90, %rd37;
mul.wide.u32 %rd91, %r45, 4;
add.s64 %rd92, %rd90, %rd91;
atom.global.add.u32 %r106, [%rd92], 1;
add.s32 %r108, %r55, -1;
setp.eq.s32	%p19, %r106, %r108;
selp.u32	%r109, 1, 0, %p19;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r109;

BB44_18:
bar.sync 0;
ld.shared.u32 %r110, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p20, %r110, 0;
@%p20 bra BB44_51;

setp.ge.u32	%p21, %r65, %r55;
mov.u64 %rd190, %rd35;
@%p21 bra BB44_21;

mov.u32 %r113, %tid.y;
mad.lo.s32 %r118, %r113, %r43, %r1;
cvta.to.global.u64 %rd93, %rd36;
mul.wide.u32 %rd94, %r118, 8;
add.s64 %rd95, %rd93, %rd94;
ld.volatile.global.u64 %rd190, [%rd95];

BB44_21:
mov.u64 %rd187, %rd190;
setp.lt.u32	%p23, %r55, %r4;
sub.s32 %r125, %r55, %r4;
selp.b32	%r126, 0, %r125, %p23;
min.u32 %r18, %r55, %r4;
setp.lt.u32	%p24, %r65, %r126;
and.pred %p25, %p2, %p24;
@!%p25 bra BB44_30;
bra.uni BB44_22;

BB44_22:
mov.u32 %r215, %r65;
mov.u64 %rd188, %rd187;

BB44_23:
mov.u32 %r20, %r215;
mad.lo.s32 %r21, %r4, 3, %r20;
setp.lt.u32	%p27, %r21, %r126;
add.s32 %r22, %r20, %r4;
shl.b32 %r132, %r4, 1;
add.s32 %r23, %r20, %r132;
mad.lo.s32 %r137, %r4, %r43, %r1;
mad.lo.s32 %r138, %r20, %r43, %r137;
cvta.to.global.u64 %rd96, %rd36;
mul.wide.u32 %rd97, %r138, 8;
add.s64 %rd16, %rd96, %rd97;
mad.lo.s32 %r139, %r22, %r43, %r137;
mul.wide.u32 %rd98, %r139, 8;
add.s64 %rd17, %rd96, %rd98;
mad.lo.s32 %r140, %r23, %r43, %r137;
mul.wide.u32 %rd99, %r140, 8;
add.s64 %rd18, %rd96, %rd99;
@%p27 bra BB44_28;
bra.uni BB44_24;

BB44_28:
ld.volatile.global.u64 %rd107, [%rd16];
mad.lo.s32 %r155, %r21, %r43, %r137;
mul.wide.u32 %rd109, %r155, 8;
add.s64 %rd110, %rd96, %rd109;
mul.lo.s64 %rd111, %rd107, %rd188;
ld.volatile.global.u64 %rd112, [%rd17];
mul.lo.s64 %rd113, %rd111, %rd112;
ld.volatile.global.u64 %rd114, [%rd18];
mul.lo.s64 %rd115, %rd113, %rd114;
ld.volatile.global.u64 %rd116, [%rd110];
mul.lo.s64 %rd189, %rd115, %rd116;
bra.uni BB44_29;

BB44_24:
setp.lt.u32	%p29, %r23, %r126;
@%p29 bra BB44_27;
bra.uni BB44_25;

BB44_27:
ld.volatile.global.u64 %rd102, [%rd16];
mul.lo.s64 %rd103, %rd102, %rd188;
ld.volatile.global.u64 %rd104, [%rd17];
mul.lo.s64 %rd105, %rd103, %rd104;
ld.volatile.global.u64 %rd106, [%rd18];
mul.lo.s64 %rd189, %rd105, %rd106;
bra.uni BB44_29;

BB44_25:
ld.volatile.global.u64 %rd100, [%rd16];
mul.lo.s64 %rd189, %rd100, %rd188;
setp.ge.u32	%p31, %r22, %r126;
@%p31 bra BB44_29;

ld.volatile.global.u64 %rd101, [%rd17];
mul.lo.s64 %rd189, %rd189, %rd101;

BB44_29:
mov.u64 %rd188, %rd189;
shl.b32 %r157, %r4, 2;
add.s32 %r24, %r20, %r157;
setp.lt.u32	%p33, %r24, %r126;
mov.u32 %r215, %r24;
mov.u64 %rd187, %rd188;
@%p33 bra BB44_23;

BB44_30:
st.shared.u64 [%rd65], %rd187;
clz.b32 %r164, %r18;
sub.s32 %r166, %r78, %r164;
shl.b32 %r168, %r80, %r166;
setp.eq.s32	%p34, %r18, %r168;
selp.u32	%r169, 1, 0, %p34;
shr.s32 %r216, %r168, %r169;
setp.lt.s32	%p35, %r216, 1;
@%p35 bra BB44_34;

BB44_31:
bar.sync 0;
add.s32 %r170, %r216, %r65;
setp.lt.u32	%p36, %r170, %r18;
setp.lt.u32	%p37, %r65, %r216;
and.pred %p38, %p37, %p36;
@!%p38 bra BB44_33;
bra.uni BB44_32;

BB44_32:
cvt.u64.u32	%rd120, %r76;
mul.lo.s32 %r175, %r216, %r44;
cvt.u64.u32	%rd124, %r175;
add.s64 %rd125, %rd124, %rd120;
shl.b64 %rd126, %rd125, 3;
add.s64 %rd127, %rd64, %rd126;
ld.shared.u64 %rd128, [%rd127];
ld.shared.u64 %rd129, [%rd65];
mul.lo.s64 %rd130, %rd128, %rd129;
st.shared.u64 [%rd65], %rd130;

BB44_33:
shr.s32 %r216, %r216, 1;
setp.gt.s32	%p39, %r216, 0;
@%p39 bra BB44_31;

BB44_34:
@!%p17 bra BB44_51;
bra.uni BB44_35;

BB44_35:
ld.shared.u64 %rd134, [%rd65];
st.global.u8 [%rd2], %rd134;

BB44_51:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<16>;
.reg .b32 %r<41>;
.reg .b64 %rd<118>;


ld.param.u32 %r17, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r18, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd19, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r19, %nctaid.y;
mov.u32 %r20, %ctaid.z;
mov.u32 %r21, %ctaid.y;
mad.lo.s32 %r22, %r19, %r20, %r21;
mov.u32 %r23, %nctaid.x;
mov.u32 %r24, %ctaid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r18;
@%p1 bra BB45_21;

ld.param.u32 %r25, [%rd1+12];
rem.u32 %r2, %r1, %r25;
div.u32 %r3, %r1, %r25;
mov.u32 %r4, %tid.x;
mov.u32 %r5, %ntid.x;
setp.ge.u32	%p2, %r4, %r17;
mov.u64 %rd116, %rd19;
@%p2 bra BB45_4;

ld.param.u64 %rd20, [%rd2];
ld.param.u32 %r26, [%rd2+12];
ld.param.u32 %r27, [%rd2+112];
rem.u32 %r28, %r1, %r26;
mul.lo.s32 %r29, %r27, %r28;
div.u32 %r30, %r1, %r26;
ld.param.u32 %r31, [%rd2+108];
mad.lo.s32 %r6, %r31, %r30, %r29;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r38, %r4;
mov.u64 %rd117, %rd19;

BB45_3:
mov.u32 %r7, %r38;
add.s32 %r32, %r6, %r7;
cvt.u64.u32	%rd21, %r32;
add.s64 %rd22, %rd3, %rd21;
ld.global.s8 %rd23, [%rd22];
mul.lo.s64 %rd117, %rd23, %rd117;
add.s32 %r8, %r5, %r7;
setp.lt.u32	%p3, %r8, %r17;
mov.u32 %r38, %r8;
mov.u64 %rd101, %rd117;
mov.u64 %rd116, %rd101;
@%p3 bra BB45_3;

BB45_4:
mov.u64 %rd102, %rd116;
mov.u64 %rd6, %rd102;
ld.param.u32 %r33, [%rd1+112];
mul.lo.s32 %r34, %r33, %r2;
ld.param.u32 %r35, [%rd1+108];
mad.lo.s32 %r9, %r35, %r3, %r34;
setp.eq.s32	%p4, %r5, 0;
mov.u64 %rd111, %rd19;
@%p4 bra BB45_19;

mul.wide.u32 %rd24, %r4, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd7, %rd25, %rd24;
setp.ge.u32	%p5, %r4, %r5;
@%p5 bra BB45_7;

st.shared.u64 [%rd7], %rd6;

BB45_7:
bar.sync 0;
mov.u32 %r10, WARP_SZ;
min.u32 %r11, %r5, %r10;
setp.ge.u32	%p6, %r10, %r5;
mov.u64 %rd113, %rd6;
@%p6 bra BB45_13;

div.u32 %r36, %r4, %r10;
setp.ne.s32	%p7, %r36, 0;
mov.u64 %rd103, %rd6;
mov.u64 %rd113, %rd103;
@%p7 bra BB45_13;

setp.lt.u32	%p8, %r4, %r5;
selp.b64	%rd114, %rd6, %rd19, %p8;
add.s32 %r39, %r10, %r4;
setp.ge.u32	%p9, %r39, %r5;
@%p9 bra BB45_12;

mov.u64 %rd115, %rd114;

BB45_11:
mul.wide.u32 %rd26, %r39, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
mul.lo.s64 %rd115, %rd29, %rd115;
add.s32 %r39, %r39, %r10;
setp.lt.u32	%p10, %r39, %r5;
mov.u64 %rd114, %rd115;
@%p10 bra BB45_11;

BB45_12:
mov.u64 %rd113, %rd114;
st.shared.u64 [%rd7], %rd113;

BB45_13:
mov.u64 %rd12, %rd113;
bar.sync 0;
setp.ne.s32	%p11, %r4, 0;
mov.u64 %rd111, %rd12;
@%p11 bra BB45_19;

setp.eq.s32	%p12, %r11, 32;
@%p12 bra BB45_18;
bra.uni BB45_15;

BB45_18:
ld.shared.u64 %rd33, [smemChar+8];
mul.lo.s64 %rd34, %rd33, %rd12;
ld.shared.u64 %rd35, [smemChar+16];
mul.lo.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
mul.lo.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
mul.lo.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
mul.lo.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
mul.lo.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
mul.lo.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
mul.lo.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
mul.lo.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
mul.lo.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
mul.lo.s64 %rd111, %rd93, %rd92;
bra.uni BB45_19;

BB45_15:
add.s64 %rd98, %rd25, 8;
mov.u32 %r40, 1;
setp.lt.u32	%p13, %r11, 2;
mov.u64 %rd109, %rd12;
mov.u64 %rd111, %rd109;
@%p13 bra BB45_19;

mov.u64 %rd112, %rd12;

BB45_17:
ld.shared.u64 %rd32, [%rd98];
mul.lo.s64 %rd112, %rd32, %rd112;
add.s64 %rd98, %rd98, 8;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p14, %r40, %r11;
mov.u64 %rd111, %rd112;
@%p14 bra BB45_17;

BB45_19:
setp.ne.s32	%p15, %r4, 0;
@%p15 bra BB45_21;

ld.param.u64 %rd94, [%rd1];
cvt.u64.u32	%rd95, %r9;
cvta.to.global.u64 %rd96, %rd94;
add.s64 %rd97, %rd96, %rd95;
st.global.u8 [%rd97], %rd111;

BB45_21:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<4>;
.reg .b32 %r<35>;
.reg .b64 %rd<17>;


ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r10, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r11, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd16, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r12, %nctaid.y;
mov.u32 %r13, %ctaid.z;
mov.u32 %r14, %ctaid.y;
mad.lo.s32 %r15, %r12, %r13, %r14;
mov.u32 %r16, %nctaid.x;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r18, %r15, %r16, %r17;
shl.b32 %r19, %r18, 9;
mov.u32 %r20, %tid.x;
add.s32 %r1, %r19, %r20;
setp.ge.u32	%p1, %r1, %r11;
@%p1 bra BB46_5;

ld.param.u32 %r21, [%rd1+12];
rem.u32 %r2, %r1, %r21;
div.u32 %r3, %r1, %r21;
setp.eq.s32	%p2, %r10, 0;
@%p2 bra BB46_4;

ld.param.u64 %rd8, [%rd2];
ld.param.u32 %r23, [%rd2+12];
ld.param.u32 %r24, [%rd2+112];
rem.u32 %r25, %r1, %r23;
mul.lo.s32 %r26, %r24, %r25;
div.u32 %r27, %r1, %r23;
ld.param.u32 %r28, [%rd2+108];
mad.lo.s32 %r34, %r28, %r27, %r26;
cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r33, 0;

BB46_3:
cvt.u64.u32	%rd9, %r34;
add.s64 %rd10, %rd3, %rd9;
ld.global.s8 %rd11, [%rd10];
mul.lo.s64 %rd16, %rd11, %rd16;
add.s32 %r34, %r34, %r9;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p3, %r33, %r10;
@%p3 bra BB46_3;

BB46_4:
ld.param.u64 %rd12, [%rd1];
ld.param.u32 %r29, [%rd1+112];
mul.lo.s32 %r30, %r29, %r2;
ld.param.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r3, %r30;
cvt.u64.u32	%rd13, %r32;
cvta.to.global.u64 %rd14, %rd12;
add.s64 %rd15, %rd14, %rd13;
st.global.u8 [%rd15], %rd16;

BB46_5:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot47[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<59>;
.reg .b32 %r<224>;
.reg .b64 %rd<195>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd194, __local_depot47;
cvta.local.u64 %SP, %rd194;
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd35, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd36, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd37, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd38, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd39, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
ld.param.u64 %rd40, [%rd38];
cvta.to.global.u64 %rd41, %rd40;
ld.param.u64 %rd42, [%rd39];
cvta.to.global.u64 %rd1, %rd42;
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r1, %r44, %r45, %r46;
mov.u32 %r2, %tid.y;
ld.param.u32 %r47, [%rd38+12];
rem.u32 %r48, %r1, %r47;
ld.param.u32 %r49, [%rd38+112];
mul.lo.s32 %r50, %r49, %r48;
div.u32 %r51, %r1, %r47;
ld.param.u32 %r52, [%rd39+12];
rem.u32 %r53, %r1, %r52;
ld.param.u32 %r54, [%rd39+112];
mul.lo.s32 %r55, %r54, %r53;
div.u32 %r56, %r1, %r52;
ld.param.u32 %r57, [%rd38+108];
mad.lo.s32 %r58, %r57, %r51, %r50;
ld.param.u32 %r59, [%rd39+108];
mad.lo.s32 %r3, %r59, %r56, %r55;
mov.u32 %r60, %nctaid.y;
setp.eq.s32	%p1, %r60, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd43, %r58;
add.s64 %rd2, %rd41, %rd43;
@%p1 bra BB47_36;
bra.uni BB47_1;

BB47_36:
setp.lt.u32	%p43, %r1, %r43;
min.u32 %r29, %r42, %r4;
setp.lt.u32	%p44, %r2, %r42;
and.pred %p45, %p43, %p44;
mov.u64 %rd184, %rd35;
@!%p45 bra BB47_45;
bra.uni BB47_37;

BB47_37:
mul.lo.s32 %r30, %r4, 3;
shl.b32 %r31, %r4, 1;
shl.b32 %r32, %r4, 2;
mov.u32 %r222, %r2;
mov.u64 %rd185, %rd35;

BB47_38:
mov.u32 %r33, %r222;
add.s32 %r34, %r33, %r30;
setp.lt.u32	%p46, %r34, %r42;
mad.lo.s32 %r190, %r33, %r41, %r3;
cvt.u64.u32	%rd135, %r190;
add.s64 %rd26, %rd1, %rd135;
add.s32 %r35, %r33, %r4;
mad.lo.s32 %r191, %r35, %r41, %r3;
cvt.u64.u32	%rd136, %r191;
add.s64 %rd27, %rd1, %rd136;
add.s32 %r36, %r33, %r31;
mad.lo.s32 %r192, %r36, %r41, %r3;
cvt.u64.u32	%rd137, %r192;
add.s64 %rd28, %rd1, %rd137;
@%p46 bra BB47_43;
bra.uni BB47_39;

BB47_43:
ld.global.s8 %rd145, [%rd26];
ld.global.s8 %rd146, [%rd27];
ld.global.s8 %rd147, [%rd28];
mad.lo.s32 %r193, %r34, %r41, %r3;
cvt.u64.u32	%rd148, %r193;
add.s64 %rd149, %rd1, %rd148;
ld.global.s8 %rd150, [%rd149];
mul.lo.s64 %rd151, %rd145, %rd185;
mul.lo.s64 %rd152, %rd151, %rd146;
mul.lo.s64 %rd153, %rd152, %rd147;
mul.lo.s64 %rd186, %rd153, %rd150;
bra.uni BB47_44;

BB47_39:
setp.lt.u32	%p47, %r36, %r42;
@%p47 bra BB47_42;
bra.uni BB47_40;

BB47_42:
ld.global.s8 %rd140, [%rd26];
ld.global.s8 %rd141, [%rd27];
ld.global.s8 %rd142, [%rd28];
mul.lo.s64 %rd143, %rd140, %rd185;
mul.lo.s64 %rd144, %rd143, %rd141;
mul.lo.s64 %rd186, %rd144, %rd142;
bra.uni BB47_44;

BB47_40:
ld.global.s8 %rd138, [%rd26];
mul.lo.s64 %rd186, %rd138, %rd185;
setp.ge.u32	%p48, %r35, %r42;
@%p48 bra BB47_44;

ld.global.s8 %rd139, [%rd27];
mul.lo.s64 %rd186, %rd186, %rd139;

BB47_44:
mov.u64 %rd185, %rd186;
add.s32 %r37, %r33, %r32;
setp.lt.u32	%p49, %r37, %r42;
mov.u32 %r222, %r37;
mov.u64 %rd184, %rd185;
@%p49 bra BB47_38;

BB47_45:
mov.u32 %r195, %tid.y;
mad.lo.s32 %r197, %r195, %r44, %r46;
mul.wide.u32 %rd154, %r197, 8;
mov.u64 %rd155, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd156, %rd155, %rd154;
st.shared.u64 [%rd156], %rd184;
clz.b32 %r198, %r29;
mov.u32 %r199, 31;
sub.s32 %r200, %r199, %r198;
mov.u32 %r201, 1;
shl.b32 %r202, %r201, %r200;
setp.eq.s32	%p50, %r29, %r202;
selp.u32	%r203, 1, 0, %p50;
shr.s32 %r223, %r202, %r203;
setp.lt.s32	%p51, %r223, 1;
@%p51 bra BB47_49;

BB47_46:
bar.sync 0;
add.s32 %r204, %r223, %r2;
setp.lt.u32	%p52, %r204, %r29;
setp.lt.u32	%p53, %r2, %r223;
and.pred %p54, %p53, %p52;
@!%p54 bra BB47_48;
bra.uni BB47_47;

BB47_47:
cvt.u64.u32	%rd157, %r197;
mul.lo.s32 %r209, %r223, %r44;
cvt.u64.u32	%rd161, %r209;
add.s64 %rd162, %rd161, %rd157;
shl.b64 %rd163, %rd162, 3;
add.s64 %rd164, %rd155, %rd163;
ld.shared.u64 %rd165, [%rd164];
ld.shared.u64 %rd166, [%rd156];
mul.lo.s64 %rd167, %rd165, %rd166;
st.shared.u64 [%rd156], %rd167;

BB47_48:
shr.s32 %r223, %r223, 1;
setp.gt.s32	%p55, %r223, 0;
@%p55 bra BB47_46;

BB47_49:
setp.eq.s32	%p57, %r2, 0;
and.pred %p58, %p57, %p43;
@!%p58 bra BB47_51;
bra.uni BB47_50;

BB47_50:
ld.shared.u64 %rd171, [%rd156];
st.global.u8 [%rd2], %rd171;
bra.uni BB47_51;

BB47_1:
setp.lt.u32	%p2, %r1, %r43;
mov.u32 %r65, %ctaid.y;
shl.b32 %r66, %r65, 8;
sub.s32 %r67, %r42, %r66;
mov.u32 %r68, 256;
min.u32 %r5, %r67, %r68;
mad.lo.s32 %r6, %r66, %r41, %r3;
min.u32 %r7, %r5, %r4;
mov.u32 %r70, %tid.y;
setp.lt.u32	%p3, %r70, %r5;
and.pred %p4, %p2, %p3;
mov.u64 %rd191, %rd35;
@!%p4 bra BB47_10;
bra.uni BB47_2;

BB47_2:
mov.u32 %r218, %tid.y;
mov.u64 %rd192, %rd35;

BB47_3:
mad.lo.s32 %r10, %r4, 3, %r218;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r218, %r4;
shl.b32 %r72, %r4, 1;
add.s32 %r12, %r218, %r72;
mad.lo.s32 %r73, %r218, %r41, %r6;
cvt.u64.u32	%rd44, %r73;
add.s64 %rd4, %rd1, %rd44;
mad.lo.s32 %r74, %r11, %r41, %r6;
cvt.u64.u32	%rd45, %r74;
add.s64 %rd5, %rd1, %rd45;
mad.lo.s32 %r75, %r12, %r41, %r6;
cvt.u64.u32	%rd46, %r75;
add.s64 %rd6, %rd1, %rd46;
@%p5 bra BB47_8;
bra.uni BB47_4;

BB47_8:
ld.global.s8 %rd54, [%rd4];
ld.global.s8 %rd55, [%rd5];
ld.global.s8 %rd56, [%rd6];
mad.lo.s32 %r76, %r10, %r41, %r6;
cvt.u64.u32	%rd57, %r76;
add.s64 %rd58, %rd1, %rd57;
ld.global.s8 %rd59, [%rd58];
mul.lo.s64 %rd60, %rd54, %rd192;
mul.lo.s64 %rd61, %rd60, %rd55;
mul.lo.s64 %rd62, %rd61, %rd56;
mul.lo.s64 %rd193, %rd62, %rd59;
bra.uni BB47_9;

BB47_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB47_7;
bra.uni BB47_5;

BB47_7:
ld.global.s8 %rd49, [%rd4];
ld.global.s8 %rd50, [%rd5];
ld.global.s8 %rd51, [%rd6];
mul.lo.s64 %rd52, %rd49, %rd192;
mul.lo.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd193, %rd53, %rd51;
bra.uni BB47_9;

BB47_5:
ld.global.s8 %rd47, [%rd4];
mul.lo.s64 %rd193, %rd47, %rd192;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB47_9;

ld.global.s8 %rd48, [%rd5];
mul.lo.s64 %rd193, %rd193, %rd48;

BB47_9:
mov.u64 %rd192, %rd193;
shl.b32 %r78, %r4, 2;
add.s32 %r218, %r218, %r78;
setp.lt.u32	%p8, %r218, %r5;
mov.u64 %rd177, %rd192;
mov.u64 %rd191, %rd177;
@%p8 bra BB47_3;

BB47_10:
mov.u64 %rd12, %rd191;
mad.lo.s32 %r81, %r70, %r44, %r46;
mul.wide.u32 %rd63, %r81, 8;
mov.u64 %rd64, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd65, %rd64, %rd63;
st.shared.u64 [%rd65], %rd12;
clz.b32 %r82, %r7;
mov.u32 %r83, 31;
sub.s32 %r84, %r83, %r82;
mov.u32 %r85, 1;
shl.b32 %r86, %r85, %r84;
setp.eq.s32	%p9, %r7, %r86;
selp.u32	%r87, 1, 0, %p9;
shr.s32 %r219, %r86, %r87;
setp.lt.s32	%p10, %r219, 1;
@%p10 bra BB47_14;

BB47_11:
bar.sync 0;
add.s32 %r88, %r219, %r70;
setp.lt.u32	%p11, %r88, %r7;
setp.lt.u32	%p12, %r70, %r219;
and.pred %p13, %p12, %p11;
@!%p13 bra BB47_13;
bra.uni BB47_12;

BB47_12:
cvt.u64.u32	%rd66, %r81;
mul.lo.s32 %r93, %r219, %r44;
cvt.u64.u32	%rd70, %r93;
add.s64 %rd71, %rd70, %rd66;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd73, %rd64, %rd72;
ld.shared.u64 %rd74, [%rd73];
ld.shared.u64 %rd75, [%rd65];
mul.lo.s64 %rd76, %rd74, %rd75;
st.shared.u64 [%rd65], %rd76;

BB47_13:
shr.s32 %r219, %r219, 1;
setp.gt.s32	%p14, %r219, 0;
@%p14 bra BB47_11;

BB47_14:
setp.eq.s32	%p16, %r70, 0;
and.pred %p17, %p16, %p2;
@!%p17 bra BB47_16;
bra.uni BB47_15;

BB47_15:
mov.u32 %r99, %tid.y;
mad.lo.s32 %r102, %r99, %r44, %r46;
mul.wide.u32 %rd77, %r102, 8;
add.s64 %rd79, %rd64, %rd77;
ld.shared.u64 %rd80, [%rd79];
add.u64 %rd81, %SP, 8;
cvta.to.local.u64 %rd82, %rd81;
st.local.u64 [%rd82], %rd80;
ld.local.u64 %rd83, [%rd82];
add.u64 %rd84, %SP, 0;
cvta.to.local.u64 %rd85, %rd84;
st.local.u64 [%rd85], %rd83;
ld.local.u64 %rd86, [%rd85];
mad.lo.s32 %r106, %r65, %r43, %r1;
cvta.to.global.u64 %rd87, %rd36;
mul.wide.u32 %rd88, %r106, 8;
add.s64 %rd89, %rd87, %rd88;
st.volatile.global.u64 [%rd89], %rd86;

BB47_16:
membar.gl;
bar.sync 0;
or.b32 %r109, %r70, %r46;
setp.ne.s32	%p18, %r109, 0;
@%p18 bra BB47_18;

cvta.to.global.u64 %rd90, %rd37;
mul.wide.u32 %rd91, %r45, 4;
add.s64 %rd92, %rd90, %rd91;
atom.global.add.u32 %r111, [%rd92], 1;
add.s32 %r113, %r60, -1;
setp.eq.s32	%p19, %r111, %r113;
selp.u32	%r114, 1, 0, %p19;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r114;

BB47_18:
bar.sync 0;
ld.shared.u32 %r115, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p20, %r115, 0;
@%p20 bra BB47_51;

setp.ge.u32	%p21, %r70, %r60;
mov.u64 %rd190, %rd35;
@%p21 bra BB47_21;

mov.u32 %r118, %tid.y;
mad.lo.s32 %r123, %r118, %r43, %r1;
cvta.to.global.u64 %rd93, %rd36;
mul.wide.u32 %rd94, %r123, 8;
add.s64 %rd95, %rd93, %rd94;
ld.volatile.global.u64 %rd190, [%rd95];

BB47_21:
mov.u64 %rd187, %rd190;
setp.lt.u32	%p23, %r60, %r4;
sub.s32 %r130, %r60, %r4;
selp.b32	%r131, 0, %r130, %p23;
min.u32 %r18, %r60, %r4;
setp.lt.u32	%p24, %r70, %r131;
and.pred %p25, %p2, %p24;
@!%p25 bra BB47_30;
bra.uni BB47_22;

BB47_22:
mov.u32 %r220, %r70;
mov.u64 %rd188, %rd187;

BB47_23:
mov.u32 %r20, %r220;
mad.lo.s32 %r21, %r4, 3, %r20;
setp.lt.u32	%p27, %r21, %r131;
add.s32 %r22, %r20, %r4;
shl.b32 %r137, %r4, 1;
add.s32 %r23, %r20, %r137;
mad.lo.s32 %r142, %r4, %r43, %r1;
mad.lo.s32 %r143, %r20, %r43, %r142;
cvta.to.global.u64 %rd96, %rd36;
mul.wide.u32 %rd97, %r143, 8;
add.s64 %rd16, %rd96, %rd97;
mad.lo.s32 %r144, %r22, %r43, %r142;
mul.wide.u32 %rd98, %r144, 8;
add.s64 %rd17, %rd96, %rd98;
mad.lo.s32 %r145, %r23, %r43, %r142;
mul.wide.u32 %rd99, %r145, 8;
add.s64 %rd18, %rd96, %rd99;
@%p27 bra BB47_28;
bra.uni BB47_24;

BB47_28:
ld.volatile.global.u64 %rd107, [%rd16];
mad.lo.s32 %r160, %r21, %r43, %r142;
mul.wide.u32 %rd109, %r160, 8;
add.s64 %rd110, %rd96, %rd109;
mul.lo.s64 %rd111, %rd107, %rd188;
ld.volatile.global.u64 %rd112, [%rd17];
mul.lo.s64 %rd113, %rd111, %rd112;
ld.volatile.global.u64 %rd114, [%rd18];
mul.lo.s64 %rd115, %rd113, %rd114;
ld.volatile.global.u64 %rd116, [%rd110];
mul.lo.s64 %rd189, %rd115, %rd116;
bra.uni BB47_29;

BB47_24:
setp.lt.u32	%p29, %r23, %r131;
@%p29 bra BB47_27;
bra.uni BB47_25;

BB47_27:
ld.volatile.global.u64 %rd102, [%rd16];
mul.lo.s64 %rd103, %rd102, %rd188;
ld.volatile.global.u64 %rd104, [%rd17];
mul.lo.s64 %rd105, %rd103, %rd104;
ld.volatile.global.u64 %rd106, [%rd18];
mul.lo.s64 %rd189, %rd105, %rd106;
bra.uni BB47_29;

BB47_25:
ld.volatile.global.u64 %rd100, [%rd16];
mul.lo.s64 %rd189, %rd100, %rd188;
setp.ge.u32	%p31, %r22, %r131;
@%p31 bra BB47_29;

ld.volatile.global.u64 %rd101, [%rd17];
mul.lo.s64 %rd189, %rd189, %rd101;

BB47_29:
mov.u64 %rd188, %rd189;
shl.b32 %r162, %r4, 2;
add.s32 %r24, %r20, %r162;
setp.lt.u32	%p33, %r24, %r131;
mov.u32 %r220, %r24;
mov.u64 %rd187, %rd188;
@%p33 bra BB47_23;

BB47_30:
st.shared.u64 [%rd65], %rd187;
clz.b32 %r169, %r18;
sub.s32 %r171, %r83, %r169;
shl.b32 %r173, %r85, %r171;
setp.eq.s32	%p34, %r18, %r173;
selp.u32	%r174, 1, 0, %p34;
shr.s32 %r221, %r173, %r174;
setp.lt.s32	%p35, %r221, 1;
@%p35 bra BB47_34;

BB47_31:
bar.sync 0;
add.s32 %r175, %r221, %r70;
setp.lt.u32	%p36, %r175, %r18;
setp.lt.u32	%p37, %r70, %r221;
and.pred %p38, %p37, %p36;
@!%p38 bra BB47_33;
bra.uni BB47_32;

BB47_32:
cvt.u64.u32	%rd120, %r81;
mul.lo.s32 %r180, %r221, %r44;
cvt.u64.u32	%rd124, %r180;
add.s64 %rd125, %rd124, %rd120;
shl.b64 %rd126, %rd125, 3;
add.s64 %rd127, %rd64, %rd126;
ld.shared.u64 %rd128, [%rd127];
ld.shared.u64 %rd129, [%rd65];
mul.lo.s64 %rd130, %rd128, %rd129;
st.shared.u64 [%rd65], %rd130;

BB47_33:
shr.s32 %r221, %r221, 1;
setp.gt.s32	%p39, %r221, 0;
@%p39 bra BB47_31;

BB47_34:
@!%p17 bra BB47_51;
bra.uni BB47_35;

BB47_35:
ld.shared.u64 %rd134, [%rd65];
st.global.u8 [%rd2], %rd134;

BB47_51:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot48[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<58>;
.reg .b64 %rd<131>;


mov.u64 %rd130, __local_depot48;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r29, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r30, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd25, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd2, %rd26;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB48_2;

BB48_1:
mul.wide.s32 %rd27, %r51, 8;
add.s64 %rd28, %rd3, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd2, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB48_1;

BB48_2:
mov.u32 %r32, %nctaid.y;
mov.u32 %r33, %ctaid.z;
mov.u32 %r34, %ctaid.y;
mad.lo.s32 %r35, %r32, %r33, %r34;
mov.u32 %r36, %nctaid.x;
mov.u32 %r37, %ctaid.x;
mad.lo.s32 %r53, %r35, %r36, %r37;
setp.ge.u32	%p3, %r53, %r30;
@%p3 bra BB48_26;

ld.param.u32 %r39, [%rd1+12];
rem.u32 %r4, %r53, %r39;
div.u32 %r5, %r53, %r39;
ld.local.u32 %r6, [%rd2+208];
add.s32 %r52, %r6, -1;
mov.u32 %r54, 0;
setp.lt.s32	%p4, %r52, 1;
@%p4 bra BB48_6;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd109, %rd2, %rd31;
mov.u32 %r54, 0;

BB48_5:
ld.local.u32 %r41, [%rd109+4];
rem.u32 %r42, %r53, %r41;
ld.local.u32 %r43, [%rd109+104];
mad.lo.s32 %r54, %r43, %r42, %r54;
div.u32 %r53, %r53, %r41;
add.s64 %rd109, %rd109, -4;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p5, %r52, 0;
@%p5 bra BB48_5;

BB48_6:
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r44, [%rd1+112];
mul.lo.s32 %r45, %r44, %r4;
ld.param.u32 %r46, [%rd1+108];
mad.lo.s32 %r16, %r46, %r5, %r45;
ld.local.u32 %r47, [%rd2+108];
mad.lo.s32 %r17, %r47, %r53, %r54;
mov.u32 %r18, %tid.x;
mov.u32 %r19, %ntid.x;
setp.ge.u32	%p6, %r18, %r29;
mov.u64 %rd128, %rd25;
@%p6 bra BB48_9;

ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd9, %rd32;
mov.u32 %r55, %r18;
mov.u64 %rd129, %rd25;

BB48_8:
mov.u32 %r20, %r55;
add.s32 %r48, %r17, %r20;
cvt.u64.u32	%rd33, %r48;
add.s64 %rd34, %rd9, %rd33;
ld.global.s8 %rd35, [%rd34];
mul.lo.s64 %rd129, %rd35, %rd129;
add.s32 %r21, %r19, %r20;
setp.lt.u32	%p7, %r21, %r29;
mov.u32 %r55, %r21;
mov.u64 %rd113, %rd129;
mov.u64 %rd128, %rd113;
@%p7 bra BB48_8;

BB48_9:
mov.u64 %rd114, %rd128;
mov.u64 %rd12, %rd114;
setp.eq.s32	%p8, %r19, 0;
mov.u64 %rd123, %rd25;
@%p8 bra BB48_24;

mul.wide.u32 %rd36, %r18, 8;
mov.u64 %rd37, smemChar;
add.s64 %rd13, %rd37, %rd36;
setp.ge.u32	%p9, %r18, %r19;
@%p9 bra BB48_12;

st.shared.u64 [%rd13], %rd12;

BB48_12:
bar.sync 0;
mov.u32 %r22, WARP_SZ;
min.u32 %r23, %r19, %r22;
setp.ge.u32	%p10, %r22, %r19;
mov.u64 %rd125, %rd12;
@%p10 bra BB48_18;

div.u32 %r49, %r18, %r22;
setp.ne.s32	%p11, %r49, 0;
mov.u64 %rd115, %rd12;
mov.u64 %rd125, %rd115;
@%p11 bra BB48_18;

setp.lt.u32	%p12, %r18, %r19;
selp.b64	%rd126, %rd12, %rd25, %p12;
add.s32 %r56, %r22, %r18;
setp.ge.u32	%p13, %r56, %r19;
@%p13 bra BB48_17;

mov.u64 %rd127, %rd126;

BB48_16:
mul.wide.u32 %rd38, %r56, 8;
add.s64 %rd40, %rd37, %rd38;
ld.shared.u64 %rd41, [%rd40];
mul.lo.s64 %rd127, %rd41, %rd127;
add.s32 %r56, %r56, %r22;
setp.lt.u32	%p14, %r56, %r19;
mov.u64 %rd126, %rd127;
@%p14 bra BB48_16;

BB48_17:
mov.u64 %rd125, %rd126;
st.shared.u64 [%rd13], %rd125;

BB48_18:
mov.u64 %rd18, %rd125;
bar.sync 0;
setp.ne.s32	%p15, %r18, 0;
mov.u64 %rd123, %rd18;
@%p15 bra BB48_24;

setp.eq.s32	%p16, %r23, 32;
@%p16 bra BB48_23;
bra.uni BB48_20;

BB48_23:
ld.shared.u64 %rd45, [smemChar+8];
mul.lo.s64 %rd46, %rd45, %rd18;
ld.shared.u64 %rd47, [smemChar+16];
mul.lo.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+24];
mul.lo.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+32];
mul.lo.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+40];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+48];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+56];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+64];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+72];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+80];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+88];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+96];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+104];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+112];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+120];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+128];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+136];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+144];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+152];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+160];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+168];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+176];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+184];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+192];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+200];
mul.lo.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+208];
mul.lo.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+216];
mul.lo.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+224];
mul.lo.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+232];
mul.lo.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+240];
mul.lo.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+248];
mul.lo.s64 %rd123, %rd105, %rd104;
bra.uni BB48_24;

BB48_20:
add.s64 %rd110, %rd37, 8;
mov.u32 %r57, 1;
setp.lt.u32	%p17, %r23, 2;
mov.u64 %rd121, %rd18;
mov.u64 %rd123, %rd121;
@%p17 bra BB48_24;

mov.u64 %rd124, %rd18;

BB48_22:
ld.shared.u64 %rd44, [%rd110];
mul.lo.s64 %rd124, %rd44, %rd124;
add.s64 %rd110, %rd110, 8;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p18, %r57, %r23;
mov.u64 %rd123, %rd124;
@%p18 bra BB48_22;

BB48_24:
setp.ne.s32	%p19, %r18, 0;
@%p19 bra BB48_26;

cvt.u64.u32	%rd106, %r16;
cvta.to.global.u64 %rd107, %rd8;
add.s64 %rd108, %rd107, %rd106;
st.global.u8 [%rd108], %rd123;

BB48_26:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot49[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<52>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot49;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r23, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r24, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd28, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd2, %rd14;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB49_2;

BB49_1:
mul.wide.s32 %rd15, %r46, 8;
add.s64 %rd16, %rd3, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd2, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB49_1;

BB49_2:
mov.u32 %r26, %nctaid.y;
mov.u32 %r27, %ctaid.z;
mov.u32 %r28, %ctaid.y;
mad.lo.s32 %r29, %r26, %r27, %r28;
mov.u32 %r30, %nctaid.x;
mov.u32 %r31, %ctaid.x;
mad.lo.s32 %r32, %r29, %r30, %r31;
shl.b32 %r33, %r32, 9;
mov.u32 %r34, %tid.x;
add.s32 %r48, %r33, %r34;
setp.ge.u32	%p3, %r48, %r24;
@%p3 bra BB49_10;

ld.param.u32 %r36, [%rd1+12];
rem.u32 %r4, %r48, %r36;
div.u32 %r5, %r48, %r36;
ld.local.u32 %r6, [%rd2+208];
add.s32 %r47, %r6, -1;
mov.u32 %r49, 0;
setp.lt.s32	%p4, %r47, 1;
@%p4 bra BB49_6;

mul.wide.s32 %rd19, %r6, 4;
add.s64 %rd27, %rd2, %rd19;
mov.u32 %r49, 0;

BB49_5:
ld.local.u32 %r38, [%rd27+4];
rem.u32 %r39, %r48, %r38;
ld.local.u32 %r40, [%rd27+104];
mad.lo.s32 %r49, %r40, %r39, %r49;
div.u32 %r48, %r48, %r38;
add.s64 %rd27, %rd27, -4;
add.s32 %r47, %r47, -1;
setp.gt.s32	%p5, %r47, 0;
@%p5 bra BB49_5;

BB49_6:
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r41, [%rd1+112];
mul.lo.s32 %r42, %r41, %r4;
ld.param.u32 %r43, [%rd1+108];
mad.lo.s32 %r16, %r43, %r5, %r42;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r51, %r44, %r48, %r49;
setp.eq.s32	%p6, %r23, 0;
@%p6 bra BB49_9;

ld.local.u64 %rd20, [%rd2];
cvta.to.global.u64 %rd9, %rd20;
mov.u32 %r50, 0;

BB49_8:
cvt.u64.u32	%rd21, %r51;
add.s64 %rd22, %rd9, %rd21;
ld.global.s8 %rd23, [%rd22];
mul.lo.s64 %rd28, %rd23, %rd28;
add.s32 %r51, %r51, %r22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p7, %r50, %r23;
@%p7 bra BB49_8;

BB49_9:
cvt.u64.u32	%rd24, %r16;
cvta.to.global.u64 %rd25, %rd8;
add.s64 %rd26, %rd25, %rd24;
st.global.u8 [%rd26], %rd28;

BB49_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot50[232];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<63>;
.reg .b32 %r<256>;
.reg .b64 %rd<216>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd215, __local_depot50;
cvta.local.u64 %SP, %rd215;
ld.param.u32 %r54, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r55, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r56, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd44, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd45, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
add.u64 %rd46, %SP, 16;
cvta.to.local.u64 %rd3, %rd46;
ld.param.u64 %rd47, [%rd1];
cvta.to.global.u64 %rd4, %rd47;
ld.param.u32 %r1, [%rd1+12];
mov.u32 %r246, 0;
mov.pred %p1, 0;
@%p1 bra BB50_2;

BB50_1:
mul.wide.s32 %rd48, %r246, 8;
add.s64 %rd49, %rd2, %rd48;
ld.param.u64 %rd50, [%rd49];
add.s64 %rd51, %rd3, %rd48;
st.local.u64 [%rd51], %rd50;
add.s32 %r246, %r246, 1;
setp.lt.u32	%p2, %r246, 27;
@%p2 bra BB50_1;

BB50_2:
mov.u32 %r59, %ntid.x;
mov.u32 %r60, %ctaid.x;
mov.u32 %r61, %tid.x;
mad.lo.s32 %r248, %r59, %r60, %r61;
rem.u32 %r62, %r248, %r1;
ld.param.u32 %r63, [%rd1+112];
mul.lo.s32 %r64, %r63, %r62;
div.u32 %r65, %r248, %r1;
ld.param.u32 %r66, [%rd1+108];
mad.lo.s32 %r5, %r66, %r65, %r64;
ld.param.u32 %r6, [%rd2+208];
add.s32 %r247, %r6, -1;
mov.u32 %r249, 0;
setp.lt.s32	%p3, %r247, 1;
@%p3 bra BB50_5;

mul.wide.s32 %rd52, %r6, 4;
add.s64 %rd192, %rd3, %rd52;
mad.lo.s32 %r248, %r59, %r60, %r61;
mov.u32 %r249, 0;

BB50_4:
ld.local.u32 %r72, [%rd192+4];
rem.u32 %r73, %r248, %r72;
ld.local.u32 %r74, [%rd192+104];
mad.lo.s32 %r249, %r74, %r73, %r249;
div.u32 %r248, %r248, %r72;
add.s64 %rd192, %rd192, -4;
add.s32 %r247, %r247, -1;
setp.gt.s32	%p4, %r247, 0;
@%p4 bra BB50_4;

BB50_5:
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r17, %r75, %r248, %r249;
mov.u32 %r76, %nctaid.y;
setp.eq.s32	%p5, %r76, 1;
mov.u32 %r18, %ntid.y;
cvt.u64.u32	%rd53, %r5;
add.s64 %rd10, %rd4, %rd53;
@%p5 bra BB50_41;
bra.uni BB50_6;

BB50_41:
mad.lo.s32 %r210, %r59, %r60, %r61;
setp.lt.u32	%p47, %r210, %r56;
ld.local.u64 %rd33, [%rd3];
min.u32 %r43, %r55, %r18;
mov.u32 %r211, %tid.y;
setp.lt.u32	%p48, %r211, %r55;
and.pred %p49, %p47, %p48;
mov.u64 %rd205, %rd43;
@!%p49 bra BB50_50;
bra.uni BB50_42;

BB50_42:
mov.u32 %r254, %r211;
mov.u64 %rd206, %rd43;

BB50_43:
mov.u32 %r45, %r254;
mad.lo.s32 %r46, %r18, 3, %r45;
setp.lt.u32	%p50, %r46, %r55;
add.s32 %r47, %r45, %r18;
shl.b32 %r213, %r18, 1;
add.s32 %r48, %r45, %r213;
mad.lo.s32 %r214, %r47, %r54, %r17;
cvt.u64.u32	%rd150, %r214;
add.s64 %rd35, %rd33, %rd150;
mad.lo.s32 %r215, %r48, %r54, %r17;
cvt.u64.u32	%rd151, %r215;
add.s64 %rd36, %rd33, %rd151;
@%p50 bra BB50_48;
bra.uni BB50_44;

BB50_48:
mad.lo.s32 %r218, %r45, %r54, %r17;
cvt.u64.u32	%rd163, %r218;
add.s64 %rd164, %rd33, %rd163;
ld.s8 %rd165, [%rd164];
ld.s8 %rd166, [%rd35];
ld.s8 %rd167, [%rd36];
mad.lo.s32 %r219, %r46, %r54, %r17;
cvt.u64.u32	%rd168, %r219;
add.s64 %rd169, %rd33, %rd168;
ld.s8 %rd170, [%rd169];
mul.lo.s64 %rd171, %rd165, %rd206;
mul.lo.s64 %rd172, %rd171, %rd166;
mul.lo.s64 %rd173, %rd172, %rd167;
mul.lo.s64 %rd207, %rd173, %rd170;
bra.uni BB50_49;

BB50_44:
setp.lt.u32	%p51, %r48, %r55;
@%p51 bra BB50_47;
bra.uni BB50_45;

BB50_47:
mad.lo.s32 %r217, %r45, %r54, %r17;
cvt.u64.u32	%rd156, %r217;
add.s64 %rd157, %rd33, %rd156;
ld.s8 %rd158, [%rd157];
ld.s8 %rd159, [%rd35];
ld.s8 %rd160, [%rd36];
mul.lo.s64 %rd161, %rd158, %rd206;
mul.lo.s64 %rd162, %rd161, %rd159;
mul.lo.s64 %rd207, %rd162, %rd160;
bra.uni BB50_49;

BB50_45:
mad.lo.s32 %r216, %r45, %r54, %r17;
cvt.u64.u32	%rd152, %r216;
add.s64 %rd153, %rd33, %rd152;
ld.s8 %rd154, [%rd153];
mul.lo.s64 %rd207, %rd154, %rd206;
setp.ge.u32	%p52, %r47, %r55;
@%p52 bra BB50_49;

ld.s8 %rd155, [%rd35];
mul.lo.s64 %rd207, %rd207, %rd155;

BB50_49:
mov.u64 %rd206, %rd207;
shl.b32 %r221, %r18, 2;
add.s32 %r49, %r45, %r221;
setp.lt.u32	%p53, %r49, %r55;
mov.u32 %r254, %r49;
mov.u64 %rd205, %rd206;
@%p53 bra BB50_43;

BB50_50:
mad.lo.s32 %r224, %r211, %r59, %r61;
mul.wide.u32 %rd174, %r224, 8;
mov.u64 %rd175, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd176, %rd175, %rd174;
st.shared.u64 [%rd176], %rd205;
clz.b32 %r225, %r43;
mov.u32 %r226, 31;
sub.s32 %r227, %r226, %r225;
mov.u32 %r228, 1;
shl.b32 %r229, %r228, %r227;
setp.eq.s32	%p54, %r43, %r229;
selp.u32	%r230, 1, 0, %p54;
shr.s32 %r255, %r229, %r230;
setp.lt.s32	%p55, %r255, 1;
@%p55 bra BB50_54;

BB50_51:
bar.sync 0;
add.s32 %r231, %r255, %r211;
setp.lt.u32	%p56, %r231, %r43;
setp.lt.u32	%p57, %r211, %r255;
and.pred %p58, %p57, %p56;
@!%p58 bra BB50_53;
bra.uni BB50_52;

BB50_52:
cvt.u64.u32	%rd177, %r224;
mul.lo.s32 %r236, %r255, %r59;
cvt.u64.u32	%rd181, %r236;
add.s64 %rd182, %rd181, %rd177;
shl.b64 %rd183, %rd182, 3;
add.s64 %rd184, %rd175, %rd183;
ld.shared.u64 %rd185, [%rd184];
ld.shared.u64 %rd186, [%rd176];
mul.lo.s64 %rd187, %rd185, %rd186;
st.shared.u64 [%rd176], %rd187;

BB50_53:
shr.s32 %r255, %r255, 1;
setp.gt.s32	%p59, %r255, 0;
@%p59 bra BB50_51;

BB50_54:
setp.eq.s32	%p61, %r211, 0;
and.pred %p62, %p61, %p47;
@!%p62 bra BB50_56;
bra.uni BB50_55;

BB50_55:
ld.shared.u64 %rd191, [%rd176];
st.global.u8 [%rd10], %rd191;
bra.uni BB50_56;

BB50_6:
mad.lo.s32 %r80, %r59, %r60, %r61;
setp.lt.u32	%p6, %r80, %r56;
mov.u32 %r81, %ctaid.y;
shl.b32 %r82, %r81, 8;
sub.s32 %r83, %r55, %r82;
mov.u32 %r84, 256;
min.u32 %r19, %r83, %r84;
ld.local.u64 %rd11, [%rd3];
mad.lo.s32 %r20, %r82, %r54, %r17;
min.u32 %r21, %r19, %r18;
mov.u32 %r85, %tid.y;
setp.lt.u32	%p7, %r85, %r19;
and.pred %p8, %p6, %p7;
mov.u64 %rd212, %rd43;
@!%p8 bra BB50_15;
bra.uni BB50_7;

BB50_7:
mov.u32 %r250, %tid.y;
mov.u64 %rd213, %rd43;

BB50_8:
mad.lo.s32 %r24, %r18, 3, %r250;
setp.lt.u32	%p9, %r24, %r19;
add.s32 %r25, %r250, %r18;
shl.b32 %r87, %r18, 1;
add.s32 %r26, %r250, %r87;
mad.lo.s32 %r88, %r25, %r54, %r20;
cvt.u64.u32	%rd54, %r88;
add.s64 %rd13, %rd11, %rd54;
mad.lo.s32 %r89, %r26, %r54, %r20;
cvt.u64.u32	%rd55, %r89;
add.s64 %rd14, %rd11, %rd55;
@%p9 bra BB50_13;
bra.uni BB50_9;

BB50_13:
mad.lo.s32 %r92, %r250, %r54, %r20;
cvt.u64.u32	%rd67, %r92;
add.s64 %rd68, %rd11, %rd67;
ld.s8 %rd69, [%rd68];
ld.s8 %rd70, [%rd13];
ld.s8 %rd71, [%rd14];
mad.lo.s32 %r93, %r24, %r54, %r20;
cvt.u64.u32	%rd72, %r93;
add.s64 %rd73, %rd11, %rd72;
ld.s8 %rd74, [%rd73];
mul.lo.s64 %rd75, %rd69, %rd213;
mul.lo.s64 %rd76, %rd75, %rd70;
mul.lo.s64 %rd77, %rd76, %rd71;
mul.lo.s64 %rd214, %rd77, %rd74;
bra.uni BB50_14;

BB50_9:
setp.lt.u32	%p10, %r26, %r19;
@%p10 bra BB50_12;
bra.uni BB50_10;

BB50_12:
mad.lo.s32 %r91, %r250, %r54, %r20;
cvt.u64.u32	%rd60, %r91;
add.s64 %rd61, %rd11, %rd60;
ld.s8 %rd62, [%rd61];
ld.s8 %rd63, [%rd13];
ld.s8 %rd64, [%rd14];
mul.lo.s64 %rd65, %rd62, %rd213;
mul.lo.s64 %rd66, %rd65, %rd63;
mul.lo.s64 %rd214, %rd66, %rd64;
bra.uni BB50_14;

BB50_10:
mad.lo.s32 %r90, %r250, %r54, %r20;
cvt.u64.u32	%rd56, %r90;
add.s64 %rd57, %rd11, %rd56;
ld.s8 %rd58, [%rd57];
mul.lo.s64 %rd214, %rd58, %rd213;
setp.ge.u32	%p11, %r25, %r19;
@%p11 bra BB50_14;

ld.s8 %rd59, [%rd13];
mul.lo.s64 %rd214, %rd214, %rd59;

BB50_14:
mov.u64 %rd213, %rd214;
shl.b32 %r95, %r18, 2;
add.s32 %r250, %r250, %r95;
setp.lt.u32	%p12, %r250, %r19;
mov.u64 %rd198, %rd213;
mov.u64 %rd212, %rd198;
@%p12 bra BB50_8;

BB50_15:
mov.u64 %rd20, %rd212;
mad.lo.s32 %r98, %r85, %r59, %r61;
mul.wide.u32 %rd78, %r98, 8;
mov.u64 %rd79, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd80, %rd79, %rd78;
st.shared.u64 [%rd80], %rd20;
clz.b32 %r99, %r21;
mov.u32 %r100, 31;
sub.s32 %r101, %r100, %r99;
mov.u32 %r102, 1;
shl.b32 %r103, %r102, %r101;
setp.eq.s32	%p13, %r21, %r103;
selp.u32	%r104, 1, 0, %p13;
shr.s32 %r251, %r103, %r104;
setp.lt.s32	%p14, %r251, 1;
@%p14 bra BB50_19;

BB50_16:
bar.sync 0;
add.s32 %r105, %r251, %r85;
setp.lt.u32	%p15, %r105, %r21;
setp.lt.u32	%p16, %r85, %r251;
and.pred %p17, %p16, %p15;
@!%p17 bra BB50_18;
bra.uni BB50_17;

BB50_17:
cvt.u64.u32	%rd81, %r98;
mul.lo.s32 %r110, %r251, %r59;
cvt.u64.u32	%rd85, %r110;
add.s64 %rd86, %rd85, %rd81;
shl.b64 %rd87, %rd86, 3;
add.s64 %rd88, %rd79, %rd87;
ld.shared.u64 %rd89, [%rd88];
ld.shared.u64 %rd90, [%rd80];
mul.lo.s64 %rd91, %rd89, %rd90;
st.shared.u64 [%rd80], %rd91;

BB50_18:
shr.s32 %r251, %r251, 1;
setp.gt.s32	%p18, %r251, 0;
@%p18 bra BB50_16;

BB50_19:
setp.eq.s32	%p20, %r85, 0;
and.pred %p21, %p20, %p6;
@!%p21 bra BB50_21;
bra.uni BB50_20;

BB50_20:
mov.u32 %r116, %tid.y;
mad.lo.s32 %r119, %r116, %r59, %r61;
mul.wide.u32 %rd92, %r119, 8;
add.s64 %rd94, %rd79, %rd92;
ld.shared.u64 %rd95, [%rd94];
add.u64 %rd96, %SP, 8;
cvta.to.local.u64 %rd97, %rd96;
st.local.u64 [%rd97], %rd95;
ld.local.u64 %rd98, [%rd97];
add.u64 %rd99, %SP, 0;
cvta.to.local.u64 %rd100, %rd99;
st.local.u64 [%rd100], %rd98;
ld.local.u64 %rd101, [%rd100];
mad.lo.s32 %r123, %r81, %r56, %r80;
cvta.to.global.u64 %rd102, %rd44;
mul.wide.u32 %rd103, %r123, 8;
add.s64 %rd104, %rd102, %rd103;
st.volatile.global.u64 [%rd104], %rd101;

BB50_21:
membar.gl;
bar.sync 0;
or.b32 %r126, %r85, %r61;
setp.ne.s32	%p22, %r126, 0;
@%p22 bra BB50_23;

cvta.to.global.u64 %rd105, %rd45;
mul.wide.u32 %rd106, %r60, 4;
add.s64 %rd107, %rd105, %rd106;
atom.global.add.u32 %r128, [%rd107], 1;
add.s32 %r130, %r76, -1;
setp.eq.s32	%p23, %r128, %r130;
selp.u32	%r131, 1, 0, %p23;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r131;

BB50_23:
bar.sync 0;
ld.shared.u32 %r132, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li2ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p24, %r132, 0;
@%p24 bra BB50_56;

setp.ge.u32	%p25, %r85, %r76;
mov.u64 %rd211, %rd43;
@%p25 bra BB50_26;

mov.u32 %r135, %tid.y;
mad.lo.s32 %r140, %r135, %r56, %r80;
cvta.to.global.u64 %rd108, %rd44;
mul.wide.u32 %rd109, %r140, 8;
add.s64 %rd110, %rd108, %rd109;
ld.volatile.global.u64 %rd211, [%rd110];

BB50_26:
mov.u64 %rd208, %rd211;
setp.lt.u32	%p27, %r76, %r18;
sub.s32 %r147, %r76, %r18;
selp.b32	%r148, 0, %r147, %p27;
min.u32 %r32, %r76, %r18;
setp.lt.u32	%p28, %r85, %r148;
and.pred %p29, %p6, %p28;
@!%p29 bra BB50_35;
bra.uni BB50_27;

BB50_27:
mov.u32 %r252, %r85;
mov.u64 %rd209, %rd208;

BB50_28:
mov.u32 %r34, %r252;
mad.lo.s32 %r35, %r18, 3, %r34;
setp.lt.u32	%p31, %r35, %r148;
add.s32 %r36, %r34, %r18;
shl.b32 %r154, %r18, 1;
add.s32 %r37, %r34, %r154;
mad.lo.s32 %r159, %r18, %r56, %r80;
mad.lo.s32 %r160, %r34, %r56, %r159;
cvta.to.global.u64 %rd111, %rd44;
mul.wide.u32 %rd112, %r160, 8;
add.s64 %rd24, %rd111, %rd112;
mad.lo.s32 %r161, %r36, %r56, %r159;
mul.wide.u32 %rd113, %r161, 8;
add.s64 %rd25, %rd111, %rd113;
mad.lo.s32 %r162, %r37, %r56, %r159;
mul.wide.u32 %rd114, %r162, 8;
add.s64 %rd26, %rd111, %rd114;
@%p31 bra BB50_33;
bra.uni BB50_29;

BB50_33:
ld.volatile.global.u64 %rd122, [%rd24];
mad.lo.s32 %r177, %r35, %r56, %r159;
mul.wide.u32 %rd124, %r177, 8;
add.s64 %rd125, %rd111, %rd124;
mul.lo.s64 %rd126, %rd122, %rd209;
ld.volatile.global.u64 %rd127, [%rd25];
mul.lo.s64 %rd128, %rd126, %rd127;
ld.volatile.global.u64 %rd129, [%rd26];
mul.lo.s64 %rd130, %rd128, %rd129;
ld.volatile.global.u64 %rd131, [%rd125];
mul.lo.s64 %rd210, %rd130, %rd131;
bra.uni BB50_34;

BB50_29:
setp.lt.u32	%p33, %r37, %r148;
@%p33 bra BB50_32;
bra.uni BB50_30;

BB50_32:
ld.volatile.global.u64 %rd117, [%rd24];
mul.lo.s64 %rd118, %rd117, %rd209;
ld.volatile.global.u64 %rd119, [%rd25];
mul.lo.s64 %rd120, %rd118, %rd119;
ld.volatile.global.u64 %rd121, [%rd26];
mul.lo.s64 %rd210, %rd120, %rd121;
bra.uni BB50_34;

BB50_30:
ld.volatile.global.u64 %rd115, [%rd24];
mul.lo.s64 %rd210, %rd115, %rd209;
setp.ge.u32	%p35, %r36, %r148;
@%p35 bra BB50_34;

ld.volatile.global.u64 %rd116, [%rd25];
mul.lo.s64 %rd210, %rd210, %rd116;

BB50_34:
mov.u64 %rd209, %rd210;
shl.b32 %r179, %r18, 2;
add.s32 %r38, %r34, %r179;
setp.lt.u32	%p37, %r38, %r148;
mov.u32 %r252, %r38;
mov.u64 %rd208, %rd209;
@%p37 bra BB50_28;

BB50_35:
st.shared.u64 [%rd80], %rd208;
clz.b32 %r186, %r32;
sub.s32 %r188, %r100, %r186;
shl.b32 %r190, %r102, %r188;
setp.eq.s32	%p38, %r32, %r190;
selp.u32	%r191, 1, 0, %p38;
shr.s32 %r253, %r190, %r191;
setp.lt.s32	%p39, %r253, 1;
@%p39 bra BB50_39;

BB50_36:
bar.sync 0;
add.s32 %r192, %r253, %r85;
setp.lt.u32	%p40, %r192, %r32;
setp.lt.u32	%p41, %r85, %r253;
and.pred %p42, %p41, %p40;
@!%p42 bra BB50_38;
bra.uni BB50_37;

BB50_37:
cvt.u64.u32	%rd135, %r98;
mul.lo.s32 %r197, %r253, %r59;
cvt.u64.u32	%rd139, %r197;
add.s64 %rd140, %rd139, %rd135;
shl.b64 %rd141, %rd140, 3;
add.s64 %rd142, %rd79, %rd141;
ld.shared.u64 %rd143, [%rd142];
ld.shared.u64 %rd144, [%rd80];
mul.lo.s64 %rd145, %rd143, %rd144;
st.shared.u64 [%rd80], %rd145;

BB50_38:
shr.s32 %r253, %r253, 1;
setp.gt.s32	%p43, %r253, 0;
@%p43 bra BB50_36;

BB50_39:
@!%p21 bra BB50_56;
bra.uni BB50_40;

BB50_40:
ld.shared.u64 %rd149, [%rd80];
st.global.u8 [%rd10], %rd149;

BB50_56:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot51[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<56>;
.reg .b64 %rd<131>;


mov.u64 %rd130, __local_depot51;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r27, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r28, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd24, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd3, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd2, %rd25;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB51_2;

BB51_1:
mul.wide.s32 %rd26, %r46, 8;
add.s64 %rd27, %rd3, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd2, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB51_1;

BB51_2:
mov.u32 %r30, %nctaid.y;
mov.u32 %r31, %ctaid.z;
mov.u32 %r32, %ctaid.y;
mad.lo.s32 %r33, %r30, %r31, %r32;
mov.u32 %r34, %nctaid.x;
mov.u32 %r35, %ctaid.x;
mad.lo.s32 %r3, %r33, %r34, %r35;
setp.ge.u32	%p3, %r3, %r28;
@%p3 bra BB51_26;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r47, %r4, -1;
mov.u32 %r52, 0;
setp.lt.s32	%p4, %r47, 1;
mov.u32 %r50, %r3;
@%p4 bra BB51_6;

mul.wide.s32 %rd30, %r4, 4;
add.s64 %rd109, %rd2, %rd30;
mov.u32 %r52, 0;
mov.u32 %r51, %r3;

BB51_5:
ld.local.u32 %r38, [%rd109+4];
rem.u32 %r39, %r51, %r38;
ld.local.u32 %r40, [%rd109+104];
mad.lo.s32 %r52, %r40, %r39, %r52;
div.u32 %r51, %r51, %r38;
add.s64 %rd109, %rd109, -4;
add.s32 %r47, %r47, -1;
setp.gt.s32	%p5, %r47, 0;
mov.u32 %r49, %r51;
mov.u32 %r50, %r49;
@%p5 bra BB51_5;

BB51_6:
mov.u32 %r12, %r50;
ld.param.u64 %rd31, [%rd1];
cvta.to.global.u64 %rd8, %rd31;
ld.param.u32 %r41, [%rd1+108];
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r14, %r42, %r12, %r52;
mul.lo.s32 %r15, %r3, %r41;
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ntid.x;
setp.ge.u32	%p6, %r16, %r27;
mov.u64 %rd128, %rd24;
@%p6 bra BB51_9;

mov.u32 %r53, %r16;
mov.u64 %rd129, %rd24;

BB51_8:
mov.u32 %r18, %r53;
add.s32 %r43, %r18, %r15;
cvt.u64.u32	%rd32, %r43;
add.s64 %rd33, %rd8, %rd32;
ld.global.s8 %rd34, [%rd33];
mul.lo.s64 %rd129, %rd34, %rd129;
add.s32 %r19, %r17, %r18;
setp.lt.u32	%p7, %r19, %r27;
mov.u32 %r53, %r19;
mov.u64 %rd113, %rd129;
mov.u64 %rd128, %rd113;
@%p7 bra BB51_8;

BB51_9:
mov.u64 %rd114, %rd128;
mov.u64 %rd11, %rd114;
setp.eq.s32	%p8, %r17, 0;
mov.u64 %rd123, %rd24;
@%p8 bra BB51_24;

mul.wide.u32 %rd35, %r16, 8;
mov.u64 %rd36, smemChar;
add.s64 %rd12, %rd36, %rd35;
setp.ge.u32	%p9, %r16, %r17;
@%p9 bra BB51_12;

st.shared.u64 [%rd12], %rd11;

BB51_12:
bar.sync 0;
mov.u32 %r20, WARP_SZ;
min.u32 %r21, %r17, %r20;
setp.ge.u32	%p10, %r20, %r17;
mov.u64 %rd125, %rd11;
@%p10 bra BB51_18;

div.u32 %r44, %r16, %r20;
setp.ne.s32	%p11, %r44, 0;
mov.u64 %rd115, %rd11;
mov.u64 %rd125, %rd115;
@%p11 bra BB51_18;

setp.lt.u32	%p12, %r16, %r17;
selp.b64	%rd126, %rd11, %rd24, %p12;
add.s32 %r54, %r20, %r16;
setp.ge.u32	%p13, %r54, %r17;
@%p13 bra BB51_17;

mov.u64 %rd127, %rd126;

BB51_16:
mul.wide.u32 %rd37, %r54, 8;
add.s64 %rd39, %rd36, %rd37;
ld.shared.u64 %rd40, [%rd39];
mul.lo.s64 %rd127, %rd40, %rd127;
add.s32 %r54, %r54, %r20;
setp.lt.u32	%p14, %r54, %r17;
mov.u64 %rd126, %rd127;
@%p14 bra BB51_16;

BB51_17:
mov.u64 %rd125, %rd126;
st.shared.u64 [%rd12], %rd125;

BB51_18:
mov.u64 %rd17, %rd125;
bar.sync 0;
setp.ne.s32	%p15, %r16, 0;
mov.u64 %rd123, %rd17;
@%p15 bra BB51_24;

setp.eq.s32	%p16, %r21, 32;
@%p16 bra BB51_23;
bra.uni BB51_20;

BB51_23:
ld.shared.u64 %rd44, [smemChar+8];
mul.lo.s64 %rd45, %rd44, %rd17;
ld.shared.u64 %rd46, [smemChar+16];
mul.lo.s64 %rd47, %rd46, %rd45;
ld.shared.u64 %rd48, [smemChar+24];
mul.lo.s64 %rd49, %rd48, %rd47;
ld.shared.u64 %rd50, [smemChar+32];
mul.lo.s64 %rd51, %rd50, %rd49;
ld.shared.u64 %rd52, [smemChar+40];
mul.lo.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd54, [smemChar+48];
mul.lo.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+56];
mul.lo.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+64];
mul.lo.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+72];
mul.lo.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+80];
mul.lo.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+88];
mul.lo.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+96];
mul.lo.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+104];
mul.lo.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+112];
mul.lo.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+120];
mul.lo.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+128];
mul.lo.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+136];
mul.lo.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+144];
mul.lo.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+152];
mul.lo.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+160];
mul.lo.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+168];
mul.lo.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+176];
mul.lo.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+184];
mul.lo.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+192];
mul.lo.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+200];
mul.lo.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+208];
mul.lo.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+216];
mul.lo.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+224];
mul.lo.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+232];
mul.lo.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+240];
mul.lo.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+248];
mul.lo.s64 %rd123, %rd104, %rd103;
bra.uni BB51_24;

BB51_20:
add.s64 %rd110, %rd36, 8;
mov.u32 %r55, 1;
setp.lt.u32	%p17, %r21, 2;
mov.u64 %rd121, %rd17;
mov.u64 %rd123, %rd121;
@%p17 bra BB51_24;

mov.u64 %rd124, %rd17;

BB51_22:
ld.shared.u64 %rd43, [%rd110];
mul.lo.s64 %rd124, %rd43, %rd124;
add.s64 %rd110, %rd110, 8;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p18, %r55, %r21;
mov.u64 %rd123, %rd124;
@%p18 bra BB51_22;

BB51_24:
setp.ne.s32	%p19, %r16, 0;
@%p19 bra BB51_26;

ld.local.u64 %rd105, [%rd2];
cvta.to.global.u64 %rd106, %rd105;
cvt.u64.u32	%rd107, %r14;
add.s64 %rd108, %rd106, %rd107;
st.global.u8 [%rd108], %rd123;

BB51_26:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot52[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<53>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot52;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd28, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd2, %rd13;
mov.u32 %r41, 0;
mov.pred %p1, 0;
@%p1 bra BB52_2;

BB52_1:
mul.wide.s32 %rd14, %r41, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd2, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p2, %r41, 27;
@%p2 bra BB52_1;

BB52_2:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
shl.b32 %r31, %r30, 9;
mov.u32 %r32, %tid.x;
add.s32 %r3, %r31, %r32;
setp.ge.u32	%p3, %r3, %r22;
@%p3 bra BB52_10;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r42, %r4, -1;
mov.u32 %r33, 0;
setp.lt.s32	%p4, %r42, 1;
mov.u32 %r45, %r3;
mov.u32 %r50, %r33;
@%p4 bra BB52_6;

mul.wide.s32 %rd18, %r4, 4;
add.s64 %rd27, %rd2, %rd18;
mov.u32 %r51, 0;
mov.u32 %r46, %r3;

BB52_5:
ld.local.u32 %r35, [%rd27+4];
rem.u32 %r36, %r46, %r35;
ld.local.u32 %r37, [%rd27+104];
mad.lo.s32 %r51, %r37, %r36, %r51;
div.u32 %r46, %r46, %r35;
add.s64 %rd27, %rd27, -4;
add.s32 %r42, %r42, -1;
setp.gt.s32	%p5, %r42, 0;
mov.u32 %r44, %r46;
mov.u32 %r45, %r44;
mov.u32 %r47, %r51;
mov.u32 %r50, %r47;
@%p5 bra BB52_5;

BB52_6:
mov.u32 %r13, %r50;
mov.u32 %r12, %r45;
ld.param.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd8, %rd19;
ld.param.u32 %r39, [%rd1+108];
ld.local.u32 %r40, [%rd2+108];
mad.lo.s32 %r14, %r40, %r12, %r13;
mul.lo.s32 %r52, %r3, %r39;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB52_9;

mov.u32 %r49, %r33;

BB52_8:
cvt.u64.u32	%rd20, %r52;
add.s64 %rd21, %rd8, %rd20;
ld.global.s8 %rd22, [%rd21];
mul.lo.s64 %rd28, %rd22, %rd28;
add.s32 %r52, %r52, %r20;
add.s32 %r49, %r49, 1;
setp.lt.u32	%p7, %r49, %r21;
@%p7 bra BB52_8;

BB52_9:
ld.local.u64 %rd23, [%rd2];
cvta.to.global.u64 %rd24, %rd23;
cvt.u64.u32	%rd25, %r14;
add.s64 %rd26, %rd24, %rd25;
st.global.u8 [%rd26], %rd28;

BB52_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot53[232];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<63>;
.reg .b32 %r<255>;
.reg .b64 %rd<213>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd212, __local_depot53;
cvta.local.u64 %SP, %rd212;
ld.param.u32 %r58, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r59, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r60, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd44, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd45, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
add.u64 %rd46, %SP, 16;
cvta.to.local.u64 %rd3, %rd46;
mov.u32 %r243, 0;
mov.pred %p1, 0;
@%p1 bra BB53_2;

BB53_1:
mul.wide.s32 %rd47, %r243, 8;
add.s64 %rd48, %rd1, %rd47;
ld.param.u64 %rd49, [%rd48];
add.s64 %rd50, %rd3, %rd47;
st.local.u64 [%rd50], %rd49;
add.s32 %r243, %r243, 1;
setp.lt.u32	%p2, %r243, 27;
@%p2 bra BB53_1;

BB53_2:
ld.param.u64 %rd51, [%rd2];
cvta.to.global.u64 %rd6, %rd51;
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r3, %r63, %r64, %r65;
ld.param.u32 %r4, [%rd1+208];
add.s32 %r244, %r4, -1;
mov.u32 %r248, 0;
setp.lt.s32	%p3, %r244, 1;
mov.u32 %r246, %r3;
@%p3 bra BB53_5;

mul.wide.s32 %rd52, %r4, 4;
add.s64 %rd189, %rd3, %rd52;
mad.lo.s32 %r247, %r63, %r64, %r65;
mov.u32 %r248, 0;

BB53_4:
ld.local.u32 %r71, [%rd189+4];
rem.u32 %r72, %r247, %r71;
ld.local.u32 %r73, [%rd189+104];
mad.lo.s32 %r248, %r73, %r72, %r248;
div.u32 %r247, %r247, %r71;
add.s64 %rd189, %rd189, -4;
add.s32 %r244, %r244, -1;
setp.gt.s32	%p4, %r244, 0;
mov.u32 %r245, %r247;
mov.u32 %r246, %r245;
@%p4 bra BB53_4;

BB53_5:
mov.u32 %r13, %r246;
ld.param.u32 %r74, [%rd2+108];
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r15, %r75, %r13, %r248;
mul.lo.s32 %r16, %r3, %r74;
mov.u32 %r80, %nctaid.y;
setp.eq.s32	%p5, %r80, 1;
mov.u32 %r17, %ntid.y;
@%p5 bra BB53_41;
bra.uni BB53_6;

BB53_41:
mad.lo.s32 %r213, %r63, %r64, %r65;
setp.lt.u32	%p47, %r213, %r60;
ld.local.u64 %rd32, [%rd3];
min.u32 %r44, %r59, %r17;
mov.u32 %r45, %tid.y;
setp.lt.u32	%p48, %r45, %r59;
and.pred %p49, %p47, %p48;
mov.u64 %rd202, %rd43;
@!%p49 bra BB53_50;
bra.uni BB53_42;

BB53_42:
mul.lo.s32 %r46, %r17, 3;
shl.b32 %r47, %r17, 1;
shl.b32 %r48, %r17, 2;
mov.u32 %r253, %r45;
mov.u64 %rd203, %rd43;

BB53_43:
mov.u32 %r50, %r253;
add.s32 %r51, %r50, %r46;
setp.lt.u32	%p50, %r51, %r59;
mad.lo.s32 %r214, %r50, %r58, %r16;
cvt.u64.u32	%rd150, %r214;
add.s64 %rd34, %rd6, %rd150;
add.s32 %r52, %r50, %r17;
mad.lo.s32 %r215, %r52, %r58, %r16;
cvt.u64.u32	%rd151, %r215;
add.s64 %rd35, %rd6, %rd151;
add.s32 %r53, %r50, %r47;
mad.lo.s32 %r216, %r53, %r58, %r16;
cvt.u64.u32	%rd152, %r216;
add.s64 %rd36, %rd6, %rd152;
@%p50 bra BB53_48;
bra.uni BB53_44;

BB53_48:
ld.global.s8 %rd160, [%rd34];
ld.global.s8 %rd161, [%rd35];
ld.global.s8 %rd162, [%rd36];
mad.lo.s32 %r217, %r51, %r58, %r16;
cvt.u64.u32	%rd163, %r217;
add.s64 %rd164, %rd6, %rd163;
ld.global.s8 %rd165, [%rd164];
mul.lo.s64 %rd166, %rd160, %rd203;
mul.lo.s64 %rd167, %rd166, %rd161;
mul.lo.s64 %rd168, %rd167, %rd162;
mul.lo.s64 %rd204, %rd168, %rd165;
bra.uni BB53_49;

BB53_44:
setp.lt.u32	%p51, %r53, %r59;
@%p51 bra BB53_47;
bra.uni BB53_45;

BB53_47:
ld.global.s8 %rd155, [%rd34];
ld.global.s8 %rd156, [%rd35];
ld.global.s8 %rd157, [%rd36];
mul.lo.s64 %rd158, %rd155, %rd203;
mul.lo.s64 %rd159, %rd158, %rd156;
mul.lo.s64 %rd204, %rd159, %rd157;
bra.uni BB53_49;

BB53_45:
ld.global.s8 %rd153, [%rd34];
mul.lo.s64 %rd204, %rd153, %rd203;
setp.ge.u32	%p52, %r52, %r59;
@%p52 bra BB53_49;

ld.global.s8 %rd154, [%rd35];
mul.lo.s64 %rd204, %rd204, %rd154;

BB53_49:
mov.u64 %rd203, %rd204;
add.s32 %r54, %r50, %r48;
setp.lt.u32	%p53, %r54, %r59;
mov.u32 %r253, %r54;
mov.u64 %rd202, %rd203;
@%p53 bra BB53_43;

BB53_50:
mad.lo.s32 %r221, %r45, %r63, %r65;
mul.wide.u32 %rd169, %r221, 8;
mov.u64 %rd170, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd171, %rd170, %rd169;
st.shared.u64 [%rd171], %rd202;
clz.b32 %r222, %r44;
mov.u32 %r223, 31;
sub.s32 %r224, %r223, %r222;
mov.u32 %r225, 1;
shl.b32 %r226, %r225, %r224;
setp.eq.s32	%p54, %r44, %r226;
selp.u32	%r227, 1, 0, %p54;
shr.s32 %r254, %r226, %r227;
setp.lt.s32	%p55, %r254, 1;
@%p55 bra BB53_54;

BB53_51:
bar.sync 0;
add.s32 %r228, %r254, %r45;
setp.lt.u32	%p56, %r228, %r44;
setp.lt.u32	%p57, %r45, %r254;
and.pred %p58, %p57, %p56;
@!%p58 bra BB53_53;
bra.uni BB53_52;

BB53_52:
cvt.u64.u32	%rd172, %r221;
mul.lo.s32 %r233, %r254, %r63;
cvt.u64.u32	%rd176, %r233;
add.s64 %rd177, %rd176, %rd172;
shl.b64 %rd178, %rd177, 3;
add.s64 %rd179, %rd170, %rd178;
ld.shared.u64 %rd180, [%rd179];
ld.shared.u64 %rd181, [%rd171];
mul.lo.s64 %rd182, %rd180, %rd181;
st.shared.u64 [%rd171], %rd182;

BB53_53:
shr.s32 %r254, %r254, 1;
setp.gt.s32	%p59, %r254, 0;
@%p59 bra BB53_51;

BB53_54:
setp.eq.s32	%p61, %r45, 0;
and.pred %p62, %p61, %p47;
@!%p62 bra BB53_56;
bra.uni BB53_55;

BB53_55:
ld.shared.u64 %rd186, [%rd171];
cvt.u64.u32	%rd187, %r15;
add.s64 %rd188, %rd32, %rd187;
st.u8 [%rd188], %rd186;
bra.uni BB53_56;

BB53_6:
mad.lo.s32 %r84, %r63, %r64, %r65;
setp.lt.u32	%p6, %r84, %r60;
mov.u32 %r85, %ctaid.y;
shl.b32 %r86, %r85, 8;
sub.s32 %r87, %r59, %r86;
mov.u32 %r88, 256;
min.u32 %r18, %r87, %r88;
mad.lo.s32 %r19, %r86, %r58, %r16;
min.u32 %r20, %r18, %r17;
mov.u32 %r89, %tid.y;
setp.lt.u32	%p7, %r89, %r18;
and.pred %p8, %p6, %p7;
mov.u64 %rd209, %rd43;
@!%p8 bra BB53_15;
bra.uni BB53_7;

BB53_7:
mov.u32 %r249, %tid.y;
mov.u64 %rd210, %rd43;

BB53_8:
mad.lo.s32 %r23, %r17, 3, %r249;
setp.lt.u32	%p9, %r23, %r18;
add.s32 %r24, %r249, %r17;
shl.b32 %r91, %r17, 1;
add.s32 %r25, %r249, %r91;
mad.lo.s32 %r92, %r249, %r58, %r19;
cvt.u64.u32	%rd53, %r92;
add.s64 %rd11, %rd6, %rd53;
mad.lo.s32 %r93, %r24, %r58, %r19;
cvt.u64.u32	%rd54, %r93;
add.s64 %rd12, %rd6, %rd54;
mad.lo.s32 %r94, %r25, %r58, %r19;
cvt.u64.u32	%rd55, %r94;
add.s64 %rd13, %rd6, %rd55;
@%p9 bra BB53_13;
bra.uni BB53_9;

BB53_13:
ld.global.s8 %rd63, [%rd11];
ld.global.s8 %rd64, [%rd12];
ld.global.s8 %rd65, [%rd13];
mad.lo.s32 %r95, %r23, %r58, %r19;
cvt.u64.u32	%rd66, %r95;
add.s64 %rd67, %rd6, %rd66;
ld.global.s8 %rd68, [%rd67];
mul.lo.s64 %rd69, %rd63, %rd210;
mul.lo.s64 %rd70, %rd69, %rd64;
mul.lo.s64 %rd71, %rd70, %rd65;
mul.lo.s64 %rd211, %rd71, %rd68;
bra.uni BB53_14;

BB53_9:
setp.lt.u32	%p10, %r25, %r18;
@%p10 bra BB53_12;
bra.uni BB53_10;

BB53_12:
ld.global.s8 %rd58, [%rd11];
ld.global.s8 %rd59, [%rd12];
ld.global.s8 %rd60, [%rd13];
mul.lo.s64 %rd61, %rd58, %rd210;
mul.lo.s64 %rd62, %rd61, %rd59;
mul.lo.s64 %rd211, %rd62, %rd60;
bra.uni BB53_14;

BB53_10:
ld.global.s8 %rd56, [%rd11];
mul.lo.s64 %rd211, %rd56, %rd210;
setp.ge.u32	%p11, %r24, %r18;
@%p11 bra BB53_14;

ld.global.s8 %rd57, [%rd12];
mul.lo.s64 %rd211, %rd211, %rd57;

BB53_14:
mov.u64 %rd210, %rd211;
shl.b32 %r97, %r17, 2;
add.s32 %r249, %r249, %r97;
setp.lt.u32	%p12, %r249, %r18;
mov.u64 %rd195, %rd210;
mov.u64 %rd209, %rd195;
@%p12 bra BB53_8;

BB53_15:
mov.u64 %rd19, %rd209;
mad.lo.s32 %r100, %r89, %r63, %r65;
mul.wide.u32 %rd72, %r100, 8;
mov.u64 %rd73, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd74, %rd73, %rd72;
st.shared.u64 [%rd74], %rd19;
clz.b32 %r101, %r20;
mov.u32 %r102, 31;
sub.s32 %r103, %r102, %r101;
mov.u32 %r104, 1;
shl.b32 %r105, %r104, %r103;
setp.eq.s32	%p13, %r20, %r105;
selp.u32	%r106, 1, 0, %p13;
shr.s32 %r250, %r105, %r106;
setp.lt.s32	%p14, %r250, 1;
@%p14 bra BB53_19;

BB53_16:
bar.sync 0;
add.s32 %r107, %r250, %r89;
setp.lt.u32	%p15, %r107, %r20;
setp.lt.u32	%p16, %r89, %r250;
and.pred %p17, %p16, %p15;
@!%p17 bra BB53_18;
bra.uni BB53_17;

BB53_17:
cvt.u64.u32	%rd75, %r100;
mul.lo.s32 %r112, %r250, %r63;
cvt.u64.u32	%rd79, %r112;
add.s64 %rd80, %rd79, %rd75;
shl.b64 %rd81, %rd80, 3;
add.s64 %rd82, %rd73, %rd81;
ld.shared.u64 %rd83, [%rd82];
ld.shared.u64 %rd84, [%rd74];
mul.lo.s64 %rd85, %rd83, %rd84;
st.shared.u64 [%rd74], %rd85;

BB53_18:
shr.s32 %r250, %r250, 1;
setp.gt.s32	%p18, %r250, 0;
@%p18 bra BB53_16;

BB53_19:
setp.eq.s32	%p20, %r89, 0;
and.pred %p21, %p20, %p6;
@!%p21 bra BB53_21;
bra.uni BB53_20;

BB53_20:
mov.u32 %r118, %tid.y;
mad.lo.s32 %r121, %r118, %r63, %r65;
mul.wide.u32 %rd86, %r121, 8;
add.s64 %rd88, %rd73, %rd86;
ld.shared.u64 %rd89, [%rd88];
add.u64 %rd90, %SP, 8;
cvta.to.local.u64 %rd91, %rd90;
st.local.u64 [%rd91], %rd89;
ld.local.u64 %rd92, [%rd91];
add.u64 %rd93, %SP, 0;
cvta.to.local.u64 %rd94, %rd93;
st.local.u64 [%rd94], %rd92;
ld.local.u64 %rd95, [%rd94];
mad.lo.s32 %r125, %r85, %r60, %r84;
cvta.to.global.u64 %rd96, %rd44;
mul.wide.u32 %rd97, %r125, 8;
add.s64 %rd98, %rd96, %rd97;
st.volatile.global.u64 [%rd98], %rd95;

BB53_21:
membar.gl;
bar.sync 0;
or.b32 %r128, %r89, %r65;
setp.ne.s32	%p22, %r128, 0;
@%p22 bra BB53_23;

cvta.to.global.u64 %rd99, %rd45;
mul.wide.u32 %rd100, %r64, 4;
add.s64 %rd101, %rd99, %rd100;
atom.global.add.u32 %r130, [%rd101], 1;
add.s32 %r132, %r80, -1;
setp.eq.s32	%p23, %r130, %r132;
selp.u32	%r133, 1, 0, %p23;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r133;

BB53_23:
bar.sync 0;
ld.shared.u32 %r134, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p24, %r134, 0;
@%p24 bra BB53_56;

setp.ge.u32	%p25, %r89, %r80;
mov.u64 %rd208, %rd43;
@%p25 bra BB53_26;

mov.u32 %r137, %tid.y;
mad.lo.s32 %r142, %r137, %r60, %r84;
cvta.to.global.u64 %rd102, %rd44;
mul.wide.u32 %rd103, %r142, 8;
add.s64 %rd104, %rd102, %rd103;
ld.volatile.global.u64 %rd208, [%rd104];

BB53_26:
mov.u64 %rd205, %rd208;
setp.lt.u32	%p27, %r80, %r17;
sub.s32 %r149, %r80, %r17;
selp.b32	%r150, 0, %r149, %p27;
ld.local.u64 %rd22, [%rd3];
min.u32 %r31, %r80, %r17;
setp.lt.u32	%p28, %r89, %r150;
and.pred %p29, %p6, %p28;
@!%p29 bra BB53_35;
bra.uni BB53_27;

BB53_27:
mov.u32 %r251, %r89;
mov.u64 %rd206, %rd205;

BB53_28:
mov.u32 %r33, %r251;
mad.lo.s32 %r34, %r17, 3, %r33;
setp.lt.u32	%p31, %r34, %r150;
add.s32 %r35, %r33, %r17;
shl.b32 %r36, %r17, 1;
add.s32 %r37, %r33, %r36;
mad.lo.s32 %r38, %r17, %r60, %r84;
mad.lo.s32 %r160, %r33, %r60, %r38;
cvta.to.global.u64 %rd105, %rd44;
mul.wide.u32 %rd106, %r160, 8;
add.s64 %rd24, %rd105, %rd106;
mad.lo.s32 %r161, %r35, %r60, %r38;
mul.wide.u32 %rd107, %r161, 8;
add.s64 %rd25, %rd105, %rd107;
@%p31 bra BB53_33;
bra.uni BB53_29;

BB53_33:
ld.volatile.global.u64 %rd118, [%rd24];
mad.lo.s32 %r173, %r37, %r60, %r38;
mul.wide.u32 %rd119, %r173, 8;
add.s64 %rd121, %rd105, %rd119;
mad.lo.s32 %r180, %r34, %r60, %r38;
mul.wide.u32 %rd122, %r180, 8;
add.s64 %rd123, %rd105, %rd122;
mul.lo.s64 %rd124, %rd118, %rd206;
ld.volatile.global.u64 %rd125, [%rd25];
mul.lo.s64 %rd126, %rd124, %rd125;
ld.volatile.global.u64 %rd127, [%rd121];
mul.lo.s64 %rd128, %rd126, %rd127;
ld.volatile.global.u64 %rd129, [%rd123];
mul.lo.s64 %rd207, %rd128, %rd129;
bra.uni BB53_34;

BB53_29:
setp.lt.u32	%p33, %r37, %r150;
@%p33 bra BB53_32;
bra.uni BB53_30;

BB53_32:
ld.volatile.global.u64 %rd110, [%rd24];
mad.lo.s32 %r171, %r37, %r60, %r38;
mul.wide.u32 %rd112, %r171, 8;
add.s64 %rd113, %rd105, %rd112;
mul.lo.s64 %rd114, %rd110, %rd206;
ld.volatile.global.u64 %rd115, [%rd25];
mul.lo.s64 %rd116, %rd114, %rd115;
ld.volatile.global.u64 %rd117, [%rd113];
mul.lo.s64 %rd207, %rd116, %rd117;
bra.uni BB53_34;

BB53_30:
ld.volatile.global.u64 %rd108, [%rd24];
mul.lo.s64 %rd207, %rd108, %rd206;
setp.ge.u32	%p35, %r35, %r150;
@%p35 bra BB53_34;

ld.volatile.global.u64 %rd109, [%rd25];
mul.lo.s64 %rd207, %rd207, %rd109;

BB53_34:
mov.u64 %rd206, %rd207;
shl.b32 %r182, %r17, 2;
add.s32 %r39, %r33, %r182;
setp.lt.u32	%p37, %r39, %r150;
mov.u32 %r251, %r39;
mov.u64 %rd205, %rd206;
@%p37 bra BB53_28;

BB53_35:
st.shared.u64 [%rd74], %rd205;
clz.b32 %r189, %r31;
sub.s32 %r191, %r102, %r189;
shl.b32 %r193, %r104, %r191;
setp.eq.s32	%p38, %r31, %r193;
selp.u32	%r194, 1, 0, %p38;
shr.s32 %r252, %r193, %r194;
setp.lt.s32	%p39, %r252, 1;
@%p39 bra BB53_39;

BB53_36:
bar.sync 0;
add.s32 %r195, %r252, %r89;
setp.lt.u32	%p40, %r195, %r31;
setp.lt.u32	%p41, %r89, %r252;
and.pred %p42, %p41, %p40;
@!%p42 bra BB53_38;
bra.uni BB53_37;

BB53_37:
cvt.u64.u32	%rd133, %r100;
mul.lo.s32 %r200, %r252, %r63;
cvt.u64.u32	%rd137, %r200;
add.s64 %rd138, %rd137, %rd133;
shl.b64 %rd139, %rd138, 3;
add.s64 %rd140, %rd73, %rd139;
ld.shared.u64 %rd141, [%rd140];
ld.shared.u64 %rd142, [%rd74];
mul.lo.s64 %rd143, %rd141, %rd142;
st.shared.u64 [%rd74], %rd143;

BB53_38:
shr.s32 %r252, %r252, 1;
setp.gt.s32	%p43, %r252, 0;
@%p43 bra BB53_36;

BB53_39:
@!%p21 bra BB53_56;
bra.uni BB53_40;

BB53_40:
ld.shared.u64 %rd147, [%rd74];
cvt.u64.u32	%rd148, %r15;
add.s64 %rd149, %rd22, %rd148;
st.u8 [%rd149], %rd147;

BB53_56:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot54[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<61>;
.reg .b64 %rd<131>;


mov.u64 %rd130, __local_depot54;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r27, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r28, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd25, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd3, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd2, %rd26;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB54_2;

BB54_1:
mul.wide.s32 %rd27, %r51, 8;
add.s64 %rd28, %rd3, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd2, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB54_1;

BB54_2:
mov.u32 %r30, %nctaid.y;
mov.u32 %r31, %ctaid.z;
mov.u32 %r32, %ctaid.y;
mad.lo.s32 %r33, %r30, %r31, %r32;
mov.u32 %r34, %nctaid.x;
mov.u32 %r35, %ctaid.x;
mad.lo.s32 %r3, %r33, %r34, %r35;
setp.ge.u32	%p3, %r3, %r28;
@%p3 bra BB54_26;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r52, %r4, -1;
mov.u32 %r57, 0;
setp.lt.s32	%p4, %r52, 1;
mov.u32 %r55, %r3;
@%p4 bra BB54_6;

mul.wide.s32 %rd31, %r4, 4;
add.s64 %rd109, %rd2, %rd31;
mov.u32 %r57, 0;
mov.u32 %r56, %r3;

BB54_5:
ld.local.u32 %r38, [%rd109+4];
rem.u32 %r39, %r56, %r38;
ld.local.u32 %r40, [%rd109+104];
mad.lo.s32 %r57, %r40, %r39, %r57;
div.u32 %r56, %r56, %r38;
add.s64 %rd109, %rd109, -4;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p5, %r52, 0;
mov.u32 %r54, %r56;
mov.u32 %r55, %r54;
@%p5 bra BB54_5;

BB54_6:
mov.u32 %r12, %r55;
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r41, [%rd1+12];
ld.param.u32 %r42, [%rd1+108];
ld.param.u32 %r43, [%rd1+112];
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r14, %r44, %r12, %r57;
rem.u32 %r45, %r3, %r41;
mul.lo.s32 %r46, %r43, %r45;
div.u32 %r47, %r3, %r41;
mad.lo.s32 %r15, %r42, %r47, %r46;
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ntid.x;
setp.ge.u32	%p6, %r16, %r27;
mov.u64 %rd128, %rd25;
@%p6 bra BB54_9;

cvta.to.global.u64 %rd9, %rd8;
mov.u32 %r58, %r16;
mov.u64 %rd129, %rd25;

BB54_8:
mov.u32 %r18, %r58;
add.s32 %r48, %r15, %r18;
cvt.u64.u32	%rd32, %r48;
add.s64 %rd33, %rd9, %rd32;
ld.global.s8 %rd34, [%rd33];
mul.lo.s64 %rd129, %rd34, %rd129;
add.s32 %r19, %r17, %r18;
setp.lt.u32	%p7, %r19, %r27;
mov.u32 %r58, %r19;
mov.u64 %rd113, %rd129;
mov.u64 %rd128, %rd113;
@%p7 bra BB54_8;

BB54_9:
mov.u64 %rd114, %rd128;
mov.u64 %rd12, %rd114;
setp.eq.s32	%p8, %r17, 0;
mov.u64 %rd123, %rd25;
@%p8 bra BB54_24;

mul.wide.u32 %rd35, %r16, 8;
mov.u64 %rd36, smemChar;
add.s64 %rd13, %rd36, %rd35;
setp.ge.u32	%p9, %r16, %r17;
@%p9 bra BB54_12;

st.shared.u64 [%rd13], %rd12;

BB54_12:
bar.sync 0;
mov.u32 %r20, WARP_SZ;
min.u32 %r21, %r17, %r20;
setp.ge.u32	%p10, %r20, %r17;
mov.u64 %rd125, %rd12;
@%p10 bra BB54_18;

div.u32 %r49, %r16, %r20;
setp.ne.s32	%p11, %r49, 0;
mov.u64 %rd115, %rd12;
mov.u64 %rd125, %rd115;
@%p11 bra BB54_18;

setp.lt.u32	%p12, %r16, %r17;
selp.b64	%rd126, %rd12, %rd25, %p12;
add.s32 %r59, %r20, %r16;
setp.ge.u32	%p13, %r59, %r17;
@%p13 bra BB54_17;

mov.u64 %rd127, %rd126;

BB54_16:
mul.wide.u32 %rd37, %r59, 8;
add.s64 %rd39, %rd36, %rd37;
ld.shared.u64 %rd40, [%rd39];
mul.lo.s64 %rd127, %rd40, %rd127;
add.s32 %r59, %r59, %r20;
setp.lt.u32	%p14, %r59, %r17;
mov.u64 %rd126, %rd127;
@%p14 bra BB54_16;

BB54_17:
mov.u64 %rd125, %rd126;
st.shared.u64 [%rd13], %rd125;

BB54_18:
mov.u64 %rd18, %rd125;
bar.sync 0;
setp.ne.s32	%p15, %r16, 0;
mov.u64 %rd123, %rd18;
@%p15 bra BB54_24;

setp.eq.s32	%p16, %r21, 32;
@%p16 bra BB54_23;
bra.uni BB54_20;

BB54_23:
ld.shared.u64 %rd44, [smemChar+8];
mul.lo.s64 %rd45, %rd44, %rd18;
ld.shared.u64 %rd46, [smemChar+16];
mul.lo.s64 %rd47, %rd46, %rd45;
ld.shared.u64 %rd48, [smemChar+24];
mul.lo.s64 %rd49, %rd48, %rd47;
ld.shared.u64 %rd50, [smemChar+32];
mul.lo.s64 %rd51, %rd50, %rd49;
ld.shared.u64 %rd52, [smemChar+40];
mul.lo.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd54, [smemChar+48];
mul.lo.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+56];
mul.lo.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+64];
mul.lo.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+72];
mul.lo.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+80];
mul.lo.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+88];
mul.lo.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+96];
mul.lo.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+104];
mul.lo.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+112];
mul.lo.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+120];
mul.lo.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+128];
mul.lo.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+136];
mul.lo.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+144];
mul.lo.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+152];
mul.lo.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+160];
mul.lo.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+168];
mul.lo.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+176];
mul.lo.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+184];
mul.lo.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+192];
mul.lo.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+200];
mul.lo.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+208];
mul.lo.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+216];
mul.lo.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+224];
mul.lo.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+232];
mul.lo.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+240];
mul.lo.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+248];
mul.lo.s64 %rd123, %rd104, %rd103;
bra.uni BB54_24;

BB54_20:
add.s64 %rd110, %rd36, 8;
mov.u32 %r60, 1;
setp.lt.u32	%p17, %r21, 2;
mov.u64 %rd121, %rd18;
mov.u64 %rd123, %rd121;
@%p17 bra BB54_24;

mov.u64 %rd124, %rd18;

BB54_22:
ld.shared.u64 %rd43, [%rd110];
mul.lo.s64 %rd124, %rd43, %rd124;
add.s64 %rd110, %rd110, 8;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p18, %r60, %r21;
mov.u64 %rd123, %rd124;
@%p18 bra BB54_22;

BB54_24:
setp.ne.s32	%p19, %r16, 0;
@%p19 bra BB54_26;

ld.local.u64 %rd105, [%rd2];
cvta.to.global.u64 %rd106, %rd105;
cvt.u64.u32	%rd107, %r14;
add.s64 %rd108, %rd106, %rd107;
st.global.u8 [%rd108], %rd123;

BB54_26:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot55[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<55>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot55;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd28, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd2, %rd14;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB55_2;

BB55_1:
mul.wide.s32 %rd15, %r46, 8;
add.s64 %rd16, %rd3, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd2, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 27;
@%p2 bra BB55_1;

BB55_2:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
shl.b32 %r31, %r30, 9;
mov.u32 %r32, %tid.x;
add.s32 %r3, %r31, %r32;
setp.ge.u32	%p3, %r3, %r22;
@%p3 bra BB55_10;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r47, %r4, -1;
mov.u32 %r52, 0;
setp.lt.s32	%p4, %r47, 1;
mov.u32 %r50, %r3;
@%p4 bra BB55_6;

mul.wide.s32 %rd19, %r4, 4;
add.s64 %rd27, %rd2, %rd19;
mov.u32 %r52, 0;
mov.u32 %r51, %r3;

BB55_5:
ld.local.u32 %r35, [%rd27+4];
rem.u32 %r36, %r51, %r35;
ld.local.u32 %r37, [%rd27+104];
mad.lo.s32 %r52, %r37, %r36, %r52;
div.u32 %r51, %r51, %r35;
add.s64 %rd27, %rd27, -4;
add.s32 %r47, %r47, -1;
setp.gt.s32	%p5, %r47, 0;
mov.u32 %r49, %r51;
mov.u32 %r50, %r49;
@%p5 bra BB55_5;

BB55_6:
mov.u32 %r12, %r50;
ld.param.u64 %rd8, [%rd1];
ld.param.u32 %r38, [%rd1+12];
ld.param.u32 %r39, [%rd1+108];
ld.param.u32 %r40, [%rd1+112];
ld.local.u32 %r41, [%rd2+108];
mad.lo.s32 %r14, %r41, %r12, %r52;
rem.u32 %r42, %r3, %r38;
mul.lo.s32 %r43, %r40, %r42;
div.u32 %r44, %r3, %r38;
mad.lo.s32 %r54, %r39, %r44, %r43;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB55_9;

cvta.to.global.u64 %rd9, %rd8;
mov.u32 %r53, 0;

BB55_8:
cvt.u64.u32	%rd20, %r54;
add.s64 %rd21, %rd9, %rd20;
ld.global.s8 %rd22, [%rd21];
mul.lo.s64 %rd28, %rd22, %rd28;
add.s32 %r54, %r54, %r20;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p7, %r53, %r21;
@%p7 bra BB55_8;

BB55_9:
ld.local.u64 %rd23, [%rd2];
cvta.to.global.u64 %rd24, %rd23;
cvt.u64.u32	%rd25, %r14;
add.s64 %rd26, %rd24, %rd25;
st.global.u8 [%rd26], %rd28;

BB55_10:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot56[232];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<63>;
.reg .b32 %r<260>;
.reg .b64 %rd<213>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd212, __local_depot56;
cvta.local.u64 %SP, %rd212;
ld.param.u32 %r58, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r59, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r60, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd44, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd45, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
add.u64 %rd46, %SP, 16;
cvta.to.local.u64 %rd3, %rd46;
mov.u32 %r248, 0;
mov.pred %p1, 0;
@%p1 bra BB56_2;

BB56_1:
mul.wide.s32 %rd47, %r248, 8;
add.s64 %rd48, %rd1, %rd47;
ld.param.u64 %rd49, [%rd48];
add.s64 %rd50, %rd3, %rd47;
st.local.u64 [%rd50], %rd49;
add.s32 %r248, %r248, 1;
setp.lt.u32	%p2, %r248, 27;
@%p2 bra BB56_1;

BB56_2:
ld.param.u64 %rd51, [%rd2];
cvta.to.global.u64 %rd6, %rd51;
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r3, %r63, %r64, %r65;
ld.param.u32 %r4, [%rd1+208];
add.s32 %r249, %r4, -1;
mov.u32 %r253, 0;
setp.lt.s32	%p3, %r249, 1;
mov.u32 %r251, %r3;
@%p3 bra BB56_5;

mul.wide.s32 %rd52, %r4, 4;
add.s64 %rd189, %rd3, %rd52;
mad.lo.s32 %r252, %r63, %r64, %r65;
mov.u32 %r253, 0;

BB56_4:
ld.local.u32 %r71, [%rd189+4];
rem.u32 %r72, %r252, %r71;
ld.local.u32 %r73, [%rd189+104];
mad.lo.s32 %r253, %r73, %r72, %r253;
div.u32 %r252, %r252, %r71;
add.s64 %rd189, %rd189, -4;
add.s32 %r249, %r249, -1;
setp.gt.s32	%p4, %r249, 0;
mov.u32 %r250, %r252;
mov.u32 %r251, %r250;
@%p4 bra BB56_4;

BB56_5:
mov.u32 %r13, %r251;
ld.param.u32 %r74, [%rd2+12];
ld.param.u32 %r75, [%rd2+108];
ld.param.u32 %r76, [%rd2+112];
ld.local.u32 %r77, [%rd3+108];
mad.lo.s32 %r15, %r77, %r13, %r253;
rem.u32 %r82, %r3, %r74;
mul.lo.s32 %r83, %r76, %r82;
div.u32 %r84, %r3, %r74;
mad.lo.s32 %r16, %r75, %r84, %r83;
mov.u32 %r85, %nctaid.y;
setp.eq.s32	%p5, %r85, 1;
mov.u32 %r17, %ntid.y;
@%p5 bra BB56_41;
bra.uni BB56_6;

BB56_41:
mad.lo.s32 %r218, %r63, %r64, %r65;
setp.lt.u32	%p47, %r218, %r60;
ld.local.u64 %rd32, [%rd3];
min.u32 %r44, %r59, %r17;
mov.u32 %r45, %tid.y;
setp.lt.u32	%p48, %r45, %r59;
and.pred %p49, %p47, %p48;
mov.u64 %rd202, %rd43;
@!%p49 bra BB56_50;
bra.uni BB56_42;

BB56_42:
mul.lo.s32 %r46, %r17, 3;
shl.b32 %r47, %r17, 1;
shl.b32 %r48, %r17, 2;
mov.u32 %r258, %r45;
mov.u64 %rd203, %rd43;

BB56_43:
mov.u32 %r50, %r258;
add.s32 %r51, %r50, %r46;
setp.lt.u32	%p50, %r51, %r59;
mad.lo.s32 %r219, %r50, %r58, %r16;
cvt.u64.u32	%rd150, %r219;
add.s64 %rd34, %rd6, %rd150;
add.s32 %r52, %r50, %r17;
mad.lo.s32 %r220, %r52, %r58, %r16;
cvt.u64.u32	%rd151, %r220;
add.s64 %rd35, %rd6, %rd151;
add.s32 %r53, %r50, %r47;
mad.lo.s32 %r221, %r53, %r58, %r16;
cvt.u64.u32	%rd152, %r221;
add.s64 %rd36, %rd6, %rd152;
@%p50 bra BB56_48;
bra.uni BB56_44;

BB56_48:
ld.global.s8 %rd160, [%rd34];
ld.global.s8 %rd161, [%rd35];
ld.global.s8 %rd162, [%rd36];
mad.lo.s32 %r222, %r51, %r58, %r16;
cvt.u64.u32	%rd163, %r222;
add.s64 %rd164, %rd6, %rd163;
ld.global.s8 %rd165, [%rd164];
mul.lo.s64 %rd166, %rd160, %rd203;
mul.lo.s64 %rd167, %rd166, %rd161;
mul.lo.s64 %rd168, %rd167, %rd162;
mul.lo.s64 %rd204, %rd168, %rd165;
bra.uni BB56_49;

BB56_44:
setp.lt.u32	%p51, %r53, %r59;
@%p51 bra BB56_47;
bra.uni BB56_45;

BB56_47:
ld.global.s8 %rd155, [%rd34];
ld.global.s8 %rd156, [%rd35];
ld.global.s8 %rd157, [%rd36];
mul.lo.s64 %rd158, %rd155, %rd203;
mul.lo.s64 %rd159, %rd158, %rd156;
mul.lo.s64 %rd204, %rd159, %rd157;
bra.uni BB56_49;

BB56_45:
ld.global.s8 %rd153, [%rd34];
mul.lo.s64 %rd204, %rd153, %rd203;
setp.ge.u32	%p52, %r52, %r59;
@%p52 bra BB56_49;

ld.global.s8 %rd154, [%rd35];
mul.lo.s64 %rd204, %rd204, %rd154;

BB56_49:
mov.u64 %rd203, %rd204;
add.s32 %r54, %r50, %r48;
setp.lt.u32	%p53, %r54, %r59;
mov.u32 %r258, %r54;
mov.u64 %rd202, %rd203;
@%p53 bra BB56_43;

BB56_50:
mad.lo.s32 %r226, %r45, %r63, %r65;
mul.wide.u32 %rd169, %r226, 8;
mov.u64 %rd170, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd171, %rd170, %rd169;
st.shared.u64 [%rd171], %rd202;
clz.b32 %r227, %r44;
mov.u32 %r228, 31;
sub.s32 %r229, %r228, %r227;
mov.u32 %r230, 1;
shl.b32 %r231, %r230, %r229;
setp.eq.s32	%p54, %r44, %r231;
selp.u32	%r232, 1, 0, %p54;
shr.s32 %r259, %r231, %r232;
setp.lt.s32	%p55, %r259, 1;
@%p55 bra BB56_54;

BB56_51:
bar.sync 0;
add.s32 %r233, %r259, %r45;
setp.lt.u32	%p56, %r233, %r44;
setp.lt.u32	%p57, %r45, %r259;
and.pred %p58, %p57, %p56;
@!%p58 bra BB56_53;
bra.uni BB56_52;

BB56_52:
cvt.u64.u32	%rd172, %r226;
mul.lo.s32 %r238, %r259, %r63;
cvt.u64.u32	%rd176, %r238;
add.s64 %rd177, %rd176, %rd172;
shl.b64 %rd178, %rd177, 3;
add.s64 %rd179, %rd170, %rd178;
ld.shared.u64 %rd180, [%rd179];
ld.shared.u64 %rd181, [%rd171];
mul.lo.s64 %rd182, %rd180, %rd181;
st.shared.u64 [%rd171], %rd182;

BB56_53:
shr.s32 %r259, %r259, 1;
setp.gt.s32	%p59, %r259, 0;
@%p59 bra BB56_51;

BB56_54:
setp.eq.s32	%p61, %r45, 0;
and.pred %p62, %p61, %p47;
@!%p62 bra BB56_56;
bra.uni BB56_55;

BB56_55:
ld.shared.u64 %rd186, [%rd171];
cvt.u64.u32	%rd187, %r15;
add.s64 %rd188, %rd32, %rd187;
st.u8 [%rd188], %rd186;
bra.uni BB56_56;

BB56_6:
mad.lo.s32 %r89, %r63, %r64, %r65;
setp.lt.u32	%p6, %r89, %r60;
mov.u32 %r90, %ctaid.y;
shl.b32 %r91, %r90, 8;
sub.s32 %r92, %r59, %r91;
mov.u32 %r93, 256;
min.u32 %r18, %r92, %r93;
mad.lo.s32 %r19, %r91, %r58, %r16;
min.u32 %r20, %r18, %r17;
mov.u32 %r94, %tid.y;
setp.lt.u32	%p7, %r94, %r18;
and.pred %p8, %p6, %p7;
mov.u64 %rd209, %rd43;
@!%p8 bra BB56_15;
bra.uni BB56_7;

BB56_7:
mov.u32 %r254, %tid.y;
mov.u64 %rd210, %rd43;

BB56_8:
mad.lo.s32 %r23, %r17, 3, %r254;
setp.lt.u32	%p9, %r23, %r18;
add.s32 %r24, %r254, %r17;
shl.b32 %r96, %r17, 1;
add.s32 %r25, %r254, %r96;
mad.lo.s32 %r97, %r254, %r58, %r19;
cvt.u64.u32	%rd53, %r97;
add.s64 %rd11, %rd6, %rd53;
mad.lo.s32 %r98, %r24, %r58, %r19;
cvt.u64.u32	%rd54, %r98;
add.s64 %rd12, %rd6, %rd54;
mad.lo.s32 %r99, %r25, %r58, %r19;
cvt.u64.u32	%rd55, %r99;
add.s64 %rd13, %rd6, %rd55;
@%p9 bra BB56_13;
bra.uni BB56_9;

BB56_13:
ld.global.s8 %rd63, [%rd11];
ld.global.s8 %rd64, [%rd12];
ld.global.s8 %rd65, [%rd13];
mad.lo.s32 %r100, %r23, %r58, %r19;
cvt.u64.u32	%rd66, %r100;
add.s64 %rd67, %rd6, %rd66;
ld.global.s8 %rd68, [%rd67];
mul.lo.s64 %rd69, %rd63, %rd210;
mul.lo.s64 %rd70, %rd69, %rd64;
mul.lo.s64 %rd71, %rd70, %rd65;
mul.lo.s64 %rd211, %rd71, %rd68;
bra.uni BB56_14;

BB56_9:
setp.lt.u32	%p10, %r25, %r18;
@%p10 bra BB56_12;
bra.uni BB56_10;

BB56_12:
ld.global.s8 %rd58, [%rd11];
ld.global.s8 %rd59, [%rd12];
ld.global.s8 %rd60, [%rd13];
mul.lo.s64 %rd61, %rd58, %rd210;
mul.lo.s64 %rd62, %rd61, %rd59;
mul.lo.s64 %rd211, %rd62, %rd60;
bra.uni BB56_14;

BB56_10:
ld.global.s8 %rd56, [%rd11];
mul.lo.s64 %rd211, %rd56, %rd210;
setp.ge.u32	%p11, %r24, %r18;
@%p11 bra BB56_14;

ld.global.s8 %rd57, [%rd12];
mul.lo.s64 %rd211, %rd211, %rd57;

BB56_14:
mov.u64 %rd210, %rd211;
shl.b32 %r102, %r17, 2;
add.s32 %r254, %r254, %r102;
setp.lt.u32	%p12, %r254, %r18;
mov.u64 %rd195, %rd210;
mov.u64 %rd209, %rd195;
@%p12 bra BB56_8;

BB56_15:
mov.u64 %rd19, %rd209;
mad.lo.s32 %r105, %r94, %r63, %r65;
mul.wide.u32 %rd72, %r105, 8;
mov.u64 %rd73, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd74, %rd73, %rd72;
st.shared.u64 [%rd74], %rd19;
clz.b32 %r106, %r20;
mov.u32 %r107, 31;
sub.s32 %r108, %r107, %r106;
mov.u32 %r109, 1;
shl.b32 %r110, %r109, %r108;
setp.eq.s32	%p13, %r20, %r110;
selp.u32	%r111, 1, 0, %p13;
shr.s32 %r255, %r110, %r111;
setp.lt.s32	%p14, %r255, 1;
@%p14 bra BB56_19;

BB56_16:
bar.sync 0;
add.s32 %r112, %r255, %r94;
setp.lt.u32	%p15, %r112, %r20;
setp.lt.u32	%p16, %r94, %r255;
and.pred %p17, %p16, %p15;
@!%p17 bra BB56_18;
bra.uni BB56_17;

BB56_17:
cvt.u64.u32	%rd75, %r105;
mul.lo.s32 %r117, %r255, %r63;
cvt.u64.u32	%rd79, %r117;
add.s64 %rd80, %rd79, %rd75;
shl.b64 %rd81, %rd80, 3;
add.s64 %rd82, %rd73, %rd81;
ld.shared.u64 %rd83, [%rd82];
ld.shared.u64 %rd84, [%rd74];
mul.lo.s64 %rd85, %rd83, %rd84;
st.shared.u64 [%rd74], %rd85;

BB56_18:
shr.s32 %r255, %r255, 1;
setp.gt.s32	%p18, %r255, 0;
@%p18 bra BB56_16;

BB56_19:
setp.eq.s32	%p20, %r94, 0;
and.pred %p21, %p20, %p6;
@!%p21 bra BB56_21;
bra.uni BB56_20;

BB56_20:
mov.u32 %r123, %tid.y;
mad.lo.s32 %r126, %r123, %r63, %r65;
mul.wide.u32 %rd86, %r126, 8;
add.s64 %rd88, %rd73, %rd86;
ld.shared.u64 %rd89, [%rd88];
add.u64 %rd90, %SP, 8;
cvta.to.local.u64 %rd91, %rd90;
st.local.u64 [%rd91], %rd89;
ld.local.u64 %rd92, [%rd91];
add.u64 %rd93, %SP, 0;
cvta.to.local.u64 %rd94, %rd93;
st.local.u64 [%rd94], %rd92;
ld.local.u64 %rd95, [%rd94];
mad.lo.s32 %r130, %r90, %r60, %r89;
cvta.to.global.u64 %rd96, %rd44;
mul.wide.u32 %rd97, %r130, 8;
add.s64 %rd98, %rd96, %rd97;
st.volatile.global.u64 [%rd98], %rd95;

BB56_21:
membar.gl;
bar.sync 0;
or.b32 %r133, %r94, %r65;
setp.ne.s32	%p22, %r133, 0;
@%p22 bra BB56_23;

cvta.to.global.u64 %rd99, %rd45;
mul.wide.u32 %rd100, %r64, 4;
add.s64 %rd101, %rd99, %rd100;
atom.global.add.u32 %r135, [%rd101], 1;
add.s32 %r137, %r85, -1;
setp.eq.s32	%p23, %r135, %r137;
selp.u32	%r138, 1, 0, %p23;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r138;

BB56_23:
bar.sync 0;
ld.shared.u32 %r139, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELi2EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p24, %r139, 0;
@%p24 bra BB56_56;

setp.ge.u32	%p25, %r94, %r85;
mov.u64 %rd208, %rd43;
@%p25 bra BB56_26;

mov.u32 %r142, %tid.y;
mad.lo.s32 %r147, %r142, %r60, %r89;
cvta.to.global.u64 %rd102, %rd44;
mul.wide.u32 %rd103, %r147, 8;
add.s64 %rd104, %rd102, %rd103;
ld.volatile.global.u64 %rd208, [%rd104];

BB56_26:
mov.u64 %rd205, %rd208;
setp.lt.u32	%p27, %r85, %r17;
sub.s32 %r154, %r85, %r17;
selp.b32	%r155, 0, %r154, %p27;
ld.local.u64 %rd22, [%rd3];
min.u32 %r31, %r85, %r17;
setp.lt.u32	%p28, %r94, %r155;
and.pred %p29, %p6, %p28;
@!%p29 bra BB56_35;
bra.uni BB56_27;

BB56_27:
mov.u32 %r256, %r94;
mov.u64 %rd206, %rd205;

BB56_28:
mov.u32 %r33, %r256;
mad.lo.s32 %r34, %r17, 3, %r33;
setp.lt.u32	%p31, %r34, %r155;
add.s32 %r35, %r33, %r17;
shl.b32 %r36, %r17, 1;
add.s32 %r37, %r33, %r36;
mad.lo.s32 %r38, %r17, %r60, %r89;
mad.lo.s32 %r165, %r33, %r60, %r38;
cvta.to.global.u64 %rd105, %rd44;
mul.wide.u32 %rd106, %r165, 8;
add.s64 %rd24, %rd105, %rd106;
mad.lo.s32 %r166, %r35, %r60, %r38;
mul.wide.u32 %rd107, %r166, 8;
add.s64 %rd25, %rd105, %rd107;
@%p31 bra BB56_33;
bra.uni BB56_29;

BB56_33:
ld.volatile.global.u64 %rd118, [%rd24];
mad.lo.s32 %r178, %r37, %r60, %r38;
mul.wide.u32 %rd119, %r178, 8;
add.s64 %rd121, %rd105, %rd119;
mad.lo.s32 %r185, %r34, %r60, %r38;
mul.wide.u32 %rd122, %r185, 8;
add.s64 %rd123, %rd105, %rd122;
mul.lo.s64 %rd124, %rd118, %rd206;
ld.volatile.global.u64 %rd125, [%rd25];
mul.lo.s64 %rd126, %rd124, %rd125;
ld.volatile.global.u64 %rd127, [%rd121];
mul.lo.s64 %rd128, %rd126, %rd127;
ld.volatile.global.u64 %rd129, [%rd123];
mul.lo.s64 %rd207, %rd128, %rd129;
bra.uni BB56_34;

BB56_29:
setp.lt.u32	%p33, %r37, %r155;
@%p33 bra BB56_32;
bra.uni BB56_30;

BB56_32:
ld.volatile.global.u64 %rd110, [%rd24];
mad.lo.s32 %r176, %r37, %r60, %r38;
mul.wide.u32 %rd112, %r176, 8;
add.s64 %rd113, %rd105, %rd112;
mul.lo.s64 %rd114, %rd110, %rd206;
ld.volatile.global.u64 %rd115, [%rd25];
mul.lo.s64 %rd116, %rd114, %rd115;
ld.volatile.global.u64 %rd117, [%rd113];
mul.lo.s64 %rd207, %rd116, %rd117;
bra.uni BB56_34;

BB56_30:
ld.volatile.global.u64 %rd108, [%rd24];
mul.lo.s64 %rd207, %rd108, %rd206;
setp.ge.u32	%p35, %r35, %r155;
@%p35 bra BB56_34;

ld.volatile.global.u64 %rd109, [%rd25];
mul.lo.s64 %rd207, %rd207, %rd109;

BB56_34:
mov.u64 %rd206, %rd207;
shl.b32 %r187, %r17, 2;
add.s32 %r39, %r33, %r187;
setp.lt.u32	%p37, %r39, %r155;
mov.u32 %r256, %r39;
mov.u64 %rd205, %rd206;
@%p37 bra BB56_28;

BB56_35:
st.shared.u64 [%rd74], %rd205;
clz.b32 %r194, %r31;
sub.s32 %r196, %r107, %r194;
shl.b32 %r198, %r109, %r196;
setp.eq.s32	%p38, %r31, %r198;
selp.u32	%r199, 1, 0, %p38;
shr.s32 %r257, %r198, %r199;
setp.lt.s32	%p39, %r257, 1;
@%p39 bra BB56_39;

BB56_36:
bar.sync 0;
add.s32 %r200, %r257, %r94;
setp.lt.u32	%p40, %r200, %r31;
setp.lt.u32	%p41, %r94, %r257;
and.pred %p42, %p41, %p40;
@!%p42 bra BB56_38;
bra.uni BB56_37;

BB56_37:
cvt.u64.u32	%rd133, %r105;
mul.lo.s32 %r205, %r257, %r63;
cvt.u64.u32	%rd137, %r205;
add.s64 %rd138, %rd137, %rd133;
shl.b64 %rd139, %rd138, 3;
add.s64 %rd140, %rd73, %rd139;
ld.shared.u64 %rd141, [%rd140];
ld.shared.u64 %rd142, [%rd74];
mul.lo.s64 %rd143, %rd141, %rd142;
st.shared.u64 [%rd74], %rd143;

BB56_38:
shr.s32 %r257, %r257, 1;
setp.gt.s32	%p43, %r257, 0;
@%p43 bra BB56_36;

BB56_39:
@!%p21 bra BB56_56;
bra.uni BB56_40;

BB56_40:
ld.shared.u64 %rd147, [%rd74];
cvt.u64.u32	%rd148, %r15;
add.s64 %rd149, %rd22, %rd148;
st.u8 [%rd149], %rd147;

BB56_56:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot57[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<24>;
.reg .b32 %r<87>;
.reg .b64 %rd<144>;


mov.u64 %rd143, __local_depot57;
cvta.local.u64 %SP, %rd143;
ld.param.u32 %r39, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r40, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd30, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd4, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd31, %SP, 0;
cvta.to.local.u64 %rd2, %rd31;
add.u64 %rd32, %SP, 216;
cvta.to.local.u64 %rd3, %rd32;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB57_2;

BB57_1:
mul.wide.s32 %rd33, %r64, 8;
add.s64 %rd34, %rd4, %rd33;
ld.param.u64 %rd35, [%rd34];
add.s64 %rd36, %rd2, %rd33;
st.local.u64 [%rd36], %rd35;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB57_1;

BB57_2:
mov.u32 %r65, 0;
@%p1 bra BB57_4;

BB57_3:
mul.wide.s32 %rd37, %r65, 8;
add.s64 %rd38, %rd1, %rd37;
ld.param.u64 %rd39, [%rd38];
add.s64 %rd40, %rd3, %rd37;
st.local.u64 [%rd40], %rd39;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p4, %r65, 27;
@%p4 bra BB57_3;

BB57_4:
mov.u32 %r43, %nctaid.y;
mov.u32 %r44, %ctaid.z;
mov.u32 %r45, %ctaid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
mov.u32 %r47, %nctaid.x;
mov.u32 %r48, %ctaid.x;
mad.lo.s32 %r5, %r46, %r47, %r48;
setp.ge.u32	%p5, %r5, %r40;
@%p5 bra BB57_31;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r66, %r6, -1;
mov.u32 %r49, 0;
setp.lt.s32	%p6, %r66, 1;
mov.u32 %r75, %r5;
mov.u32 %r82, %r49;
@%p6 bra BB57_8;

mul.wide.s32 %rd41, %r6, 4;
add.s64 %rd121, %rd2, %rd41;
mov.u32 %r83, 0;
mov.u32 %r76, %r5;

BB57_7:
ld.local.u32 %r51, [%rd121+4];
rem.u32 %r52, %r76, %r51;
ld.local.u32 %r53, [%rd121+104];
mad.lo.s32 %r83, %r53, %r52, %r83;
div.u32 %r76, %r76, %r51;
add.s64 %rd121, %rd121, -4;
add.s32 %r66, %r66, -1;
setp.gt.s32	%p7, %r66, 0;
mov.u32 %r71, %r76;
mov.u32 %r75, %r71;
mov.u32 %r77, %r83;
mov.u32 %r82, %r77;
@%p7 bra BB57_7;

BB57_8:
mov.u32 %r15, %r82;
mov.u32 %r14, %r75;
ld.local.u32 %r55, [%rd2+108];
mad.lo.s32 %r16, %r55, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r67, %r17, -1;
setp.lt.s32	%p8, %r67, 1;
mov.u32 %r73, %r5;
mov.u32 %r80, %r49;
@%p8 bra BB57_11;

mul.wide.s32 %rd42, %r17, 4;
add.s64 %rd122, %rd3, %rd42;
mov.u32 %r81, 0;
mov.u32 %r74, %r5;

BB57_10:
ld.local.u32 %r57, [%rd122+4];
rem.u32 %r58, %r74, %r57;
ld.local.u32 %r59, [%rd122+104];
mad.lo.s32 %r81, %r59, %r58, %r81;
div.u32 %r74, %r74, %r57;
add.s64 %rd122, %rd122, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p9, %r67, 0;
mov.u32 %r73, %r74;
mov.u32 %r80, %r81;
@%p9 bra BB57_10;

BB57_11:
ld.local.u32 %r60, [%rd3+108];
mad.lo.s32 %r27, %r60, %r73, %r80;
mov.u32 %r28, %tid.x;
mov.u32 %r29, %ntid.x;
setp.ge.u32	%p10, %r28, %r39;
mov.u64 %rd141, %rd30;
@%p10 bra BB57_14;

ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd14, %rd43;
mov.u32 %r84, %r28;
mov.u64 %rd142, %rd30;

BB57_13:
mov.u32 %r30, %r84;
add.s32 %r61, %r27, %r30;
cvt.u64.u32	%rd44, %r61;
add.s64 %rd45, %rd14, %rd44;
ld.global.s8 %rd46, [%rd45];
mul.lo.s64 %rd142, %rd46, %rd142;
add.s32 %r31, %r29, %r30;
setp.lt.u32	%p11, %r31, %r39;
mov.u32 %r84, %r31;
mov.u64 %rd126, %rd142;
mov.u64 %rd141, %rd126;
@%p11 bra BB57_13;

BB57_14:
mov.u64 %rd127, %rd141;
mov.u64 %rd17, %rd127;
setp.eq.s32	%p12, %r29, 0;
mov.u64 %rd136, %rd30;
@%p12 bra BB57_29;

mul.wide.u32 %rd47, %r28, 8;
mov.u64 %rd48, smemChar;
add.s64 %rd18, %rd48, %rd47;
setp.ge.u32	%p13, %r28, %r29;
@%p13 bra BB57_17;

st.shared.u64 [%rd18], %rd17;

BB57_17:
bar.sync 0;
mov.u32 %r32, WARP_SZ;
min.u32 %r33, %r29, %r32;
setp.ge.u32	%p14, %r32, %r29;
mov.u64 %rd138, %rd17;
@%p14 bra BB57_23;

div.u32 %r62, %r28, %r32;
setp.ne.s32	%p15, %r62, 0;
mov.u64 %rd128, %rd17;
mov.u64 %rd138, %rd128;
@%p15 bra BB57_23;

setp.lt.u32	%p16, %r28, %r29;
selp.b64	%rd139, %rd17, %rd30, %p16;
add.s32 %r85, %r32, %r28;
setp.ge.u32	%p17, %r85, %r29;
@%p17 bra BB57_22;

mov.u64 %rd140, %rd139;

BB57_21:
mul.wide.u32 %rd49, %r85, 8;
add.s64 %rd51, %rd48, %rd49;
ld.shared.u64 %rd52, [%rd51];
mul.lo.s64 %rd140, %rd52, %rd140;
add.s32 %r85, %r85, %r32;
setp.lt.u32	%p18, %r85, %r29;
mov.u64 %rd139, %rd140;
@%p18 bra BB57_21;

BB57_22:
mov.u64 %rd138, %rd139;
st.shared.u64 [%rd18], %rd138;

BB57_23:
mov.u64 %rd23, %rd138;
bar.sync 0;
setp.ne.s32	%p19, %r28, 0;
mov.u64 %rd136, %rd23;
@%p19 bra BB57_29;

setp.eq.s32	%p20, %r33, 32;
@%p20 bra BB57_28;
bra.uni BB57_25;

BB57_28:
ld.shared.u64 %rd56, [smemChar+8];
mul.lo.s64 %rd57, %rd56, %rd23;
ld.shared.u64 %rd58, [smemChar+16];
mul.lo.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+24];
mul.lo.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+32];
mul.lo.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+40];
mul.lo.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+48];
mul.lo.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+56];
mul.lo.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+64];
mul.lo.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+72];
mul.lo.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+80];
mul.lo.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+88];
mul.lo.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+96];
mul.lo.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+104];
mul.lo.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+112];
mul.lo.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+120];
mul.lo.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+128];
mul.lo.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+136];
mul.lo.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+144];
mul.lo.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+152];
mul.lo.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+160];
mul.lo.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+168];
mul.lo.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+176];
mul.lo.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+184];
mul.lo.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+192];
mul.lo.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+200];
mul.lo.s64 %rd105, %rd104, %rd103;
ld.shared.u64 %rd106, [smemChar+208];
mul.lo.s64 %rd107, %rd106, %rd105;
ld.shared.u64 %rd108, [smemChar+216];
mul.lo.s64 %rd109, %rd108, %rd107;
ld.shared.u64 %rd110, [smemChar+224];
mul.lo.s64 %rd111, %rd110, %rd109;
ld.shared.u64 %rd112, [smemChar+232];
mul.lo.s64 %rd113, %rd112, %rd111;
ld.shared.u64 %rd114, [smemChar+240];
mul.lo.s64 %rd115, %rd114, %rd113;
ld.shared.u64 %rd116, [smemChar+248];
mul.lo.s64 %rd136, %rd116, %rd115;
bra.uni BB57_29;

BB57_25:
add.s64 %rd123, %rd48, 8;
mov.u32 %r86, 1;
setp.lt.u32	%p21, %r33, 2;
mov.u64 %rd134, %rd23;
mov.u64 %rd136, %rd134;
@%p21 bra BB57_29;

mov.u64 %rd137, %rd23;

BB57_27:
ld.shared.u64 %rd55, [%rd123];
mul.lo.s64 %rd137, %rd55, %rd137;
add.s64 %rd123, %rd123, 8;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p22, %r86, %r33;
mov.u64 %rd136, %rd137;
@%p22 bra BB57_27;

BB57_29:
setp.ne.s32	%p23, %r28, 0;
@%p23 bra BB57_31;

ld.local.u64 %rd117, [%rd2];
cvta.to.global.u64 %rd118, %rd117;
cvt.u64.u32	%rd119, %r16;
add.s64 %rd120, %rd118, %rd119;
st.global.u8 [%rd120], %rd136;

BB57_31:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot58[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b32 %r<81>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot58;
cvta.local.u64 %SP, %rd42;
ld.param.u32 %r32, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u32 %r33, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u32 %r34, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd41, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd4, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r59, 0;
mov.pred %p1, 0;
@%p1 bra BB58_2;

BB58_1:
mul.wide.s32 %rd21, %r59, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p2, %r59, 27;
@%p2 bra BB58_1;

BB58_2:
mov.u32 %r60, 0;
@%p1 bra BB58_4;

BB58_3:
mul.wide.s32 %rd25, %r60, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p4, %r60, 27;
@%p4 bra BB58_3;

BB58_4:
mov.u32 %r37, %nctaid.y;
mov.u32 %r38, %ctaid.z;
mov.u32 %r39, %ctaid.y;
mad.lo.s32 %r40, %r37, %r38, %r39;
mov.u32 %r41, %nctaid.x;
mov.u32 %r42, %ctaid.x;
mad.lo.s32 %r43, %r40, %r41, %r42;
shl.b32 %r44, %r43, 9;
mov.u32 %r45, %tid.x;
add.s32 %r5, %r44, %r45;
setp.ge.u32	%p5, %r5, %r34;
@%p5 bra BB58_15;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r61, %r6, -1;
mov.u32 %r46, 0;
setp.lt.s32	%p6, %r61, 1;
mov.u32 %r70, %r5;
mov.u32 %r77, %r46;
@%p6 bra BB58_8;

mul.wide.s32 %rd29, %r6, 4;
add.s64 %rd39, %rd2, %rd29;
mov.u32 %r78, 0;
mov.u32 %r71, %r5;

BB58_7:
ld.local.u32 %r48, [%rd39+4];
rem.u32 %r49, %r71, %r48;
ld.local.u32 %r50, [%rd39+104];
mad.lo.s32 %r78, %r50, %r49, %r78;
div.u32 %r71, %r71, %r48;
add.s64 %rd39, %rd39, -4;
add.s32 %r61, %r61, -1;
setp.gt.s32	%p7, %r61, 0;
mov.u32 %r66, %r71;
mov.u32 %r70, %r66;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB58_7;

BB58_8:
mov.u32 %r15, %r77;
mov.u32 %r14, %r70;
ld.local.u32 %r52, [%rd2+108];
mad.lo.s32 %r16, %r52, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r62, %r17, -1;
setp.lt.s32	%p8, %r62, 1;
mov.u32 %r68, %r5;
mov.u32 %r75, %r46;
@%p8 bra BB58_11;

mul.wide.s32 %rd30, %r17, 4;
add.s64 %rd40, %rd3, %rd30;
mov.u32 %r76, 0;
mov.u32 %r69, %r5;

BB58_10:
ld.local.u32 %r54, [%rd40+4];
rem.u32 %r55, %r69, %r54;
ld.local.u32 %r56, [%rd40+104];
mad.lo.s32 %r76, %r56, %r55, %r76;
div.u32 %r69, %r69, %r54;
add.s64 %rd40, %rd40, -4;
add.s32 %r62, %r62, -1;
setp.gt.s32	%p9, %r62, 0;
mov.u32 %r68, %r69;
mov.u32 %r75, %r76;
@%p9 bra BB58_10;

BB58_11:
ld.local.u32 %r57, [%rd3+108];
mad.lo.s32 %r80, %r57, %r68, %r75;
setp.eq.s32	%p10, %r33, 0;
@%p10 bra BB58_14;

ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd14, %rd31;
mov.u32 %r79, 0;

BB58_13:
cvt.u64.u32	%rd32, %r80;
add.s64 %rd33, %rd14, %rd32;
ld.global.s8 %rd34, [%rd33];
mul.lo.s64 %rd41, %rd34, %rd41;
add.s32 %r80, %r80, %r32;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p11, %r79, %r33;
@%p11 bra BB58_13;

BB58_14:
ld.local.u64 %rd35, [%rd2];
cvta.to.global.u64 %rd36, %rd35;
cvt.u64.u32	%rd37, %r16;
add.s64 %rd38, %rd36, %rd37;
st.global.u8 [%rd38], %rd41;

BB58_15:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot59[448];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<67>;
.reg .b32 %r<294>;
.reg .b64 %rd<234>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd233, __local_depot59;
cvta.local.u64 %SP, %rd233;
ld.param.u32 %r69, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u32 %r70, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u32 %r71, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd48, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd49, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd50, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
add.u64 %rd51, %SP, 16;
cvta.to.local.u64 %rd3, %rd51;
add.u64 %rd52, %SP, 232;
cvta.to.local.u64 %rd4, %rd52;
mov.u32 %r270, 0;
mov.pred %p1, 0;
@%p1 bra BB59_2;

BB59_1:
mul.wide.s32 %rd53, %r270, 8;
add.s64 %rd54, %rd1, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd3, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r270, %r270, 1;
setp.lt.u32	%p2, %r270, 27;
@%p2 bra BB59_1;

BB59_2:
mov.u32 %r271, 0;
@%p1 bra BB59_4;

BB59_3:
mul.wide.s32 %rd57, %r271, 8;
add.s64 %rd58, %rd2, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd4, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r271, %r271, 1;
setp.lt.u32	%p4, %r271, 27;
@%p4 bra BB59_3;

BB59_4:
mov.u32 %r75, %ntid.x;
mov.u32 %r76, %ctaid.x;
mov.u32 %r77, %tid.x;
mad.lo.s32 %r5, %r75, %r76, %r77;
ld.param.u32 %r6, [%rd1+208];
add.s32 %r272, %r6, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p5, %r272, 1;
mov.u32 %r279, %r5;
mov.u32 %r286, %r74;
@%p5 bra BB59_7;

mul.wide.s32 %rd61, %r6, 4;
add.s64 %rd209, %rd3, %rd61;
mad.lo.s32 %r280, %r75, %r76, %r77;
mov.u32 %r287, 0;

BB59_6:
ld.local.u32 %r83, [%rd209+4];
rem.u32 %r84, %r280, %r83;
ld.local.u32 %r85, [%rd209+104];
mad.lo.s32 %r287, %r85, %r84, %r287;
div.u32 %r280, %r280, %r83;
add.s64 %rd209, %rd209, -4;
add.s32 %r272, %r272, -1;
setp.gt.s32	%p6, %r272, 0;
mov.u32 %r274, %r280;
mov.u32 %r279, %r274;
mov.u32 %r281, %r287;
mov.u32 %r286, %r281;
@%p6 bra BB59_6;

BB59_7:
mov.u32 %r16, %r286;
mov.u32 %r15, %r279;
ld.local.u32 %r87, [%rd3+108];
mad.lo.s32 %r17, %r87, %r15, %r16;
ld.local.u32 %r18, [%rd4+208];
add.s32 %r273, %r18, -1;
setp.lt.s32	%p7, %r273, 1;
mov.u32 %r277, %r5;
mov.u32 %r284, %r74;
@%p7 bra BB59_10;

mul.wide.s32 %rd62, %r18, 4;
add.s64 %rd210, %rd4, %rd62;
mad.lo.s32 %r278, %r75, %r76, %r77;
mov.u32 %r285, 0;

BB59_9:
ld.local.u32 %r95, [%rd210+4];
rem.u32 %r96, %r278, %r95;
ld.local.u32 %r97, [%rd210+104];
mad.lo.s32 %r285, %r97, %r96, %r285;
div.u32 %r278, %r278, %r95;
add.s64 %rd210, %rd210, -4;
add.s32 %r273, %r273, -1;
setp.gt.s32	%p8, %r273, 0;
mov.u32 %r277, %r278;
mov.u32 %r284, %r285;
@%p8 bra BB59_9;

BB59_10:
ld.local.u32 %r98, [%rd4+108];
mad.lo.s32 %r30, %r98, %r277, %r284;
mov.u32 %r99, %nctaid.y;
setp.eq.s32	%p9, %r99, 1;
mov.u32 %r31, %ntid.y;
@%p9 bra BB59_46;
bra.uni BB59_11;

BB59_46:
mad.lo.s32 %r234, %r75, %r76, %r77;
setp.lt.u32	%p51, %r234, %r71;
ld.local.u64 %rd37, [%rd3];
ld.local.u64 %rd38, [%rd4];
min.u32 %r58, %r70, %r31;
mov.u32 %r235, %tid.y;
setp.lt.u32	%p52, %r235, %r70;
and.pred %p53, %p51, %p52;
mov.u64 %rd223, %rd48;
@!%p53 bra BB59_55;
bra.uni BB59_47;

BB59_47:
mov.u32 %r292, %r235;
mov.u64 %rd224, %rd48;

BB59_48:
mov.u32 %r60, %r292;
mad.lo.s32 %r61, %r31, 3, %r60;
setp.lt.u32	%p54, %r61, %r70;
add.s32 %r62, %r60, %r31;
shl.b32 %r237, %r31, 1;
add.s32 %r63, %r60, %r237;
mad.lo.s32 %r238, %r62, %r69, %r30;
cvt.u64.u32	%rd165, %r238;
add.s64 %rd40, %rd38, %rd165;
mad.lo.s32 %r239, %r63, %r69, %r30;
cvt.u64.u32	%rd166, %r239;
add.s64 %rd41, %rd38, %rd166;
@%p54 bra BB59_53;
bra.uni BB59_49;

BB59_53:
mad.lo.s32 %r242, %r60, %r69, %r30;
cvt.u64.u32	%rd178, %r242;
add.s64 %rd179, %rd38, %rd178;
ld.s8 %rd180, [%rd179];
ld.s8 %rd181, [%rd40];
ld.s8 %rd182, [%rd41];
mad.lo.s32 %r243, %r61, %r69, %r30;
cvt.u64.u32	%rd183, %r243;
add.s64 %rd184, %rd38, %rd183;
ld.s8 %rd185, [%rd184];
mul.lo.s64 %rd186, %rd180, %rd224;
mul.lo.s64 %rd187, %rd186, %rd181;
mul.lo.s64 %rd188, %rd187, %rd182;
mul.lo.s64 %rd225, %rd188, %rd185;
bra.uni BB59_54;

BB59_49:
setp.lt.u32	%p55, %r63, %r70;
@%p55 bra BB59_52;
bra.uni BB59_50;

BB59_52:
mad.lo.s32 %r241, %r60, %r69, %r30;
cvt.u64.u32	%rd171, %r241;
add.s64 %rd172, %rd38, %rd171;
ld.s8 %rd173, [%rd172];
ld.s8 %rd174, [%rd40];
ld.s8 %rd175, [%rd41];
mul.lo.s64 %rd176, %rd173, %rd224;
mul.lo.s64 %rd177, %rd176, %rd174;
mul.lo.s64 %rd225, %rd177, %rd175;
bra.uni BB59_54;

BB59_50:
mad.lo.s32 %r240, %r60, %r69, %r30;
cvt.u64.u32	%rd167, %r240;
add.s64 %rd168, %rd38, %rd167;
ld.s8 %rd169, [%rd168];
mul.lo.s64 %rd225, %rd169, %rd224;
setp.ge.u32	%p56, %r62, %r70;
@%p56 bra BB59_54;

ld.s8 %rd170, [%rd40];
mul.lo.s64 %rd225, %rd225, %rd170;

BB59_54:
mov.u64 %rd224, %rd225;
shl.b32 %r245, %r31, 2;
add.s32 %r64, %r60, %r245;
setp.lt.u32	%p57, %r64, %r70;
mov.u32 %r292, %r64;
mov.u64 %rd223, %rd224;
@%p57 bra BB59_48;

BB59_55:
mad.lo.s32 %r248, %r235, %r75, %r77;
mul.wide.u32 %rd189, %r248, 8;
mov.u64 %rd190, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd191, %rd190, %rd189;
st.shared.u64 [%rd191], %rd223;
clz.b32 %r249, %r58;
mov.u32 %r250, 31;
sub.s32 %r251, %r250, %r249;
mov.u32 %r252, 1;
shl.b32 %r253, %r252, %r251;
setp.eq.s32	%p58, %r58, %r253;
selp.u32	%r254, 1, 0, %p58;
shr.s32 %r293, %r253, %r254;
setp.lt.s32	%p59, %r293, 1;
@%p59 bra BB59_59;

BB59_56:
bar.sync 0;
add.s32 %r255, %r293, %r235;
setp.lt.u32	%p60, %r255, %r58;
setp.lt.u32	%p61, %r235, %r293;
and.pred %p62, %p61, %p60;
@!%p62 bra BB59_58;
bra.uni BB59_57;

BB59_57:
cvt.u64.u32	%rd192, %r248;
mul.lo.s32 %r260, %r293, %r75;
cvt.u64.u32	%rd196, %r260;
add.s64 %rd197, %rd196, %rd192;
shl.b64 %rd198, %rd197, 3;
add.s64 %rd199, %rd190, %rd198;
ld.shared.u64 %rd200, [%rd199];
ld.shared.u64 %rd201, [%rd191];
mul.lo.s64 %rd202, %rd200, %rd201;
st.shared.u64 [%rd191], %rd202;

BB59_58:
shr.s32 %r293, %r293, 1;
setp.gt.s32	%p63, %r293, 0;
@%p63 bra BB59_56;

BB59_59:
setp.eq.s32	%p65, %r235, 0;
and.pred %p66, %p65, %p51;
@!%p66 bra BB59_61;
bra.uni BB59_60;

BB59_60:
ld.shared.u64 %rd206, [%rd191];
cvt.u64.u32	%rd207, %r17;
add.s64 %rd208, %rd37, %rd207;
st.u8 [%rd208], %rd206;
bra.uni BB59_61;

BB59_11:
mad.lo.s32 %r103, %r75, %r76, %r77;
setp.lt.u32	%p10, %r103, %r71;
mov.u32 %r104, %ctaid.y;
shl.b32 %r105, %r104, 8;
sub.s32 %r106, %r70, %r105;
mov.u32 %r107, 256;
min.u32 %r32, %r106, %r107;
ld.local.u64 %rd15, [%rd4];
mad.lo.s32 %r33, %r105, %r69, %r30;
min.u32 %r34, %r32, %r31;
mov.u32 %r108, %tid.y;
setp.lt.u32	%p11, %r108, %r32;
and.pred %p12, %p10, %p11;
mov.u64 %rd230, %rd48;
@!%p12 bra BB59_20;
bra.uni BB59_12;

BB59_12:
mov.u32 %r288, %tid.y;
mov.u64 %rd231, %rd48;

BB59_13:
mad.lo.s32 %r37, %r31, 3, %r288;
setp.lt.u32	%p13, %r37, %r32;
add.s32 %r38, %r288, %r31;
shl.b32 %r110, %r31, 1;
add.s32 %r39, %r288, %r110;
mad.lo.s32 %r111, %r38, %r69, %r33;
cvt.u64.u32	%rd63, %r111;
add.s64 %rd17, %rd15, %rd63;
mad.lo.s32 %r112, %r39, %r69, %r33;
cvt.u64.u32	%rd64, %r112;
add.s64 %rd18, %rd15, %rd64;
@%p13 bra BB59_18;
bra.uni BB59_14;

BB59_18:
mad.lo.s32 %r115, %r288, %r69, %r33;
cvt.u64.u32	%rd76, %r115;
add.s64 %rd77, %rd15, %rd76;
ld.s8 %rd78, [%rd77];
ld.s8 %rd79, [%rd17];
ld.s8 %rd80, [%rd18];
mad.lo.s32 %r116, %r37, %r69, %r33;
cvt.u64.u32	%rd81, %r116;
add.s64 %rd82, %rd15, %rd81;
ld.s8 %rd83, [%rd82];
mul.lo.s64 %rd84, %rd78, %rd231;
mul.lo.s64 %rd85, %rd84, %rd79;
mul.lo.s64 %rd86, %rd85, %rd80;
mul.lo.s64 %rd232, %rd86, %rd83;
bra.uni BB59_19;

BB59_14:
setp.lt.u32	%p14, %r39, %r32;
@%p14 bra BB59_17;
bra.uni BB59_15;

BB59_17:
mad.lo.s32 %r114, %r288, %r69, %r33;
cvt.u64.u32	%rd69, %r114;
add.s64 %rd70, %rd15, %rd69;
ld.s8 %rd71, [%rd70];
ld.s8 %rd72, [%rd17];
ld.s8 %rd73, [%rd18];
mul.lo.s64 %rd74, %rd71, %rd231;
mul.lo.s64 %rd75, %rd74, %rd72;
mul.lo.s64 %rd232, %rd75, %rd73;
bra.uni BB59_19;

BB59_15:
mad.lo.s32 %r113, %r288, %r69, %r33;
cvt.u64.u32	%rd65, %r113;
add.s64 %rd66, %rd15, %rd65;
ld.s8 %rd67, [%rd66];
mul.lo.s64 %rd232, %rd67, %rd231;
setp.ge.u32	%p15, %r38, %r32;
@%p15 bra BB59_19;

ld.s8 %rd68, [%rd17];
mul.lo.s64 %rd232, %rd232, %rd68;

BB59_19:
mov.u64 %rd231, %rd232;
shl.b32 %r118, %r31, 2;
add.s32 %r288, %r288, %r118;
setp.lt.u32	%p16, %r288, %r32;
mov.u64 %rd216, %rd231;
mov.u64 %rd230, %rd216;
@%p16 bra BB59_13;

BB59_20:
mov.u64 %rd24, %rd230;
mad.lo.s32 %r121, %r108, %r75, %r77;
mul.wide.u32 %rd87, %r121, 8;
mov.u64 %rd88, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd89, %rd88, %rd87;
st.shared.u64 [%rd89], %rd24;
clz.b32 %r122, %r34;
mov.u32 %r123, 31;
sub.s32 %r124, %r123, %r122;
mov.u32 %r125, 1;
shl.b32 %r126, %r125, %r124;
setp.eq.s32	%p17, %r34, %r126;
selp.u32	%r127, 1, 0, %p17;
shr.s32 %r289, %r126, %r127;
setp.lt.s32	%p18, %r289, 1;
@%p18 bra BB59_24;

BB59_21:
bar.sync 0;
add.s32 %r128, %r289, %r108;
setp.lt.u32	%p19, %r128, %r34;
setp.lt.u32	%p20, %r108, %r289;
and.pred %p21, %p20, %p19;
@!%p21 bra BB59_23;
bra.uni BB59_22;

BB59_22:
cvt.u64.u32	%rd90, %r121;
mul.lo.s32 %r133, %r289, %r75;
cvt.u64.u32	%rd94, %r133;
add.s64 %rd95, %rd94, %rd90;
shl.b64 %rd96, %rd95, 3;
add.s64 %rd97, %rd88, %rd96;
ld.shared.u64 %rd98, [%rd97];
ld.shared.u64 %rd99, [%rd89];
mul.lo.s64 %rd100, %rd98, %rd99;
st.shared.u64 [%rd89], %rd100;

BB59_23:
shr.s32 %r289, %r289, 1;
setp.gt.s32	%p22, %r289, 0;
@%p22 bra BB59_21;

BB59_24:
setp.eq.s32	%p24, %r108, 0;
and.pred %p25, %p24, %p10;
@!%p25 bra BB59_26;
bra.uni BB59_25;

BB59_25:
mov.u32 %r139, %tid.y;
mad.lo.s32 %r142, %r139, %r75, %r77;
mul.wide.u32 %rd101, %r142, 8;
add.s64 %rd103, %rd88, %rd101;
ld.shared.u64 %rd104, [%rd103];
add.u64 %rd105, %SP, 8;
cvta.to.local.u64 %rd106, %rd105;
st.local.u64 [%rd106], %rd104;
ld.local.u64 %rd107, [%rd106];
add.u64 %rd108, %SP, 0;
cvta.to.local.u64 %rd109, %rd108;
st.local.u64 [%rd109], %rd107;
ld.local.u64 %rd110, [%rd109];
mad.lo.s32 %r146, %r104, %r71, %r103;
cvta.to.global.u64 %rd111, %rd49;
mul.wide.u32 %rd112, %r146, 8;
add.s64 %rd113, %rd111, %rd112;
st.volatile.global.u64 [%rd113], %rd110;

BB59_26:
membar.gl;
bar.sync 0;
or.b32 %r149, %r108, %r77;
setp.ne.s32	%p26, %r149, 0;
@%p26 bra BB59_28;

cvta.to.global.u64 %rd114, %rd50;
mul.wide.u32 %rd115, %r76, 4;
add.s64 %rd116, %rd114, %rd115;
atom.global.add.u32 %r151, [%rd116], 1;
add.s32 %r153, %r99, -1;
setp.eq.s32	%p27, %r151, %r153;
selp.u32	%r154, 1, 0, %p27;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r154;

BB59_28:
bar.sync 0;
ld.shared.u32 %r155, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p28, %r155, 0;
@%p28 bra BB59_61;

setp.ge.u32	%p29, %r108, %r99;
mov.u64 %rd229, %rd48;
@%p29 bra BB59_31;

mov.u32 %r158, %tid.y;
mad.lo.s32 %r163, %r158, %r71, %r103;
cvta.to.global.u64 %rd117, %rd49;
mul.wide.u32 %rd118, %r163, 8;
add.s64 %rd119, %rd117, %rd118;
ld.volatile.global.u64 %rd229, [%rd119];

BB59_31:
mov.u64 %rd226, %rd229;
setp.lt.u32	%p31, %r99, %r31;
sub.s32 %r170, %r99, %r31;
selp.b32	%r171, 0, %r170, %p31;
ld.local.u64 %rd27, [%rd3];
min.u32 %r45, %r99, %r31;
setp.lt.u32	%p32, %r108, %r171;
and.pred %p33, %p10, %p32;
@!%p33 bra BB59_40;
bra.uni BB59_32;

BB59_32:
mov.u32 %r290, %r108;
mov.u64 %rd227, %rd226;

BB59_33:
mov.u32 %r47, %r290;
mad.lo.s32 %r48, %r31, 3, %r47;
setp.lt.u32	%p35, %r48, %r171;
add.s32 %r49, %r47, %r31;
shl.b32 %r50, %r31, 1;
add.s32 %r51, %r47, %r50;
mad.lo.s32 %r52, %r31, %r71, %r103;
mad.lo.s32 %r181, %r47, %r71, %r52;
cvta.to.global.u64 %rd120, %rd49;
mul.wide.u32 %rd121, %r181, 8;
add.s64 %rd29, %rd120, %rd121;
mad.lo.s32 %r182, %r49, %r71, %r52;
mul.wide.u32 %rd122, %r182, 8;
add.s64 %rd30, %rd120, %rd122;
@%p35 bra BB59_38;
bra.uni BB59_34;

BB59_38:
ld.volatile.global.u64 %rd133, [%rd29];
mad.lo.s32 %r194, %r51, %r71, %r52;
mul.wide.u32 %rd134, %r194, 8;
add.s64 %rd136, %rd120, %rd134;
mad.lo.s32 %r201, %r48, %r71, %r52;
mul.wide.u32 %rd137, %r201, 8;
add.s64 %rd138, %rd120, %rd137;
mul.lo.s64 %rd139, %rd133, %rd227;
ld.volatile.global.u64 %rd140, [%rd30];
mul.lo.s64 %rd141, %rd139, %rd140;
ld.volatile.global.u64 %rd142, [%rd136];
mul.lo.s64 %rd143, %rd141, %rd142;
ld.volatile.global.u64 %rd144, [%rd138];
mul.lo.s64 %rd228, %rd143, %rd144;
bra.uni BB59_39;

BB59_34:
setp.lt.u32	%p37, %r51, %r171;
@%p37 bra BB59_37;
bra.uni BB59_35;

BB59_37:
ld.volatile.global.u64 %rd125, [%rd29];
mad.lo.s32 %r192, %r51, %r71, %r52;
mul.wide.u32 %rd127, %r192, 8;
add.s64 %rd128, %rd120, %rd127;
mul.lo.s64 %rd129, %rd125, %rd227;
ld.volatile.global.u64 %rd130, [%rd30];
mul.lo.s64 %rd131, %rd129, %rd130;
ld.volatile.global.u64 %rd132, [%rd128];
mul.lo.s64 %rd228, %rd131, %rd132;
bra.uni BB59_39;

BB59_35:
ld.volatile.global.u64 %rd123, [%rd29];
mul.lo.s64 %rd228, %rd123, %rd227;
setp.ge.u32	%p39, %r49, %r171;
@%p39 bra BB59_39;

ld.volatile.global.u64 %rd124, [%rd30];
mul.lo.s64 %rd228, %rd228, %rd124;

BB59_39:
mov.u64 %rd227, %rd228;
shl.b32 %r203, %r31, 2;
add.s32 %r53, %r47, %r203;
setp.lt.u32	%p41, %r53, %r171;
mov.u32 %r290, %r53;
mov.u64 %rd226, %rd227;
@%p41 bra BB59_33;

BB59_40:
st.shared.u64 [%rd89], %rd226;
clz.b32 %r210, %r45;
sub.s32 %r212, %r123, %r210;
shl.b32 %r214, %r125, %r212;
setp.eq.s32	%p42, %r45, %r214;
selp.u32	%r215, 1, 0, %p42;
shr.s32 %r291, %r214, %r215;
setp.lt.s32	%p43, %r291, 1;
@%p43 bra BB59_44;

BB59_41:
bar.sync 0;
add.s32 %r216, %r291, %r108;
setp.lt.u32	%p44, %r216, %r45;
setp.lt.u32	%p45, %r108, %r291;
and.pred %p46, %p45, %p44;
@!%p46 bra BB59_43;
bra.uni BB59_42;

BB59_42:
cvt.u64.u32	%rd148, %r121;
mul.lo.s32 %r221, %r291, %r75;
cvt.u64.u32	%rd152, %r221;
add.s64 %rd153, %rd152, %rd148;
shl.b64 %rd154, %rd153, 3;
add.s64 %rd155, %rd88, %rd154;
ld.shared.u64 %rd156, [%rd155];
ld.shared.u64 %rd157, [%rd89];
mul.lo.s64 %rd158, %rd156, %rd157;
st.shared.u64 [%rd89], %rd158;

BB59_43:
shr.s32 %r291, %r291, 1;
setp.gt.s32	%p47, %r291, 0;
@%p47 bra BB59_41;

BB59_44:
@!%p25 bra BB59_61;
bra.uni BB59_45;

BB59_45:
ld.shared.u64 %rd162, [%rd89];
cvt.u64.u32	%rd163, %r17;
add.s64 %rd164, %rd27, %rd163;
st.u8 [%rd164], %rd162;

BB59_61:
ret;
}


.visible .entry _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[416],
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.reg .pred %p<16>;
.reg .b32 %r<22>;
.reg .b64 %rd<129>;


ld.param.u64 %rd25, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u64 %rd27, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd26, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd1, _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r11, %nctaid.y;
mov.u32 %r12, %ctaid.z;
mov.u32 %r13, %ctaid.y;
mad.lo.s32 %r14, %r11, %r12, %r13;
mov.u32 %r15, %nctaid.x;
mov.u32 %r16, %ctaid.x;
mad.lo.s32 %r17, %r14, %r15, %r16;
cvt.u64.u32	%rd3, %r17;
setp.ge.u64	%p1, %rd3, %rd27;
@%p1 bra BB60_21;

mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd4, %r1;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p2, %rd4, %rd25;
mov.u64 %rd127, %rd26;
@%p2 bra BB60_4;

ld.param.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd5, %rd28;
ld.param.u64 %rd29, [%rd2+208];
mul.lo.s64 %rd6, %rd3, %rd29;
cvt.u64.u32	%rd7, %r2;
mov.u64 %rd108, %rd4;
mov.u64 %rd128, %rd26;

BB60_3:
mov.u64 %rd8, %rd108;
add.s64 %rd30, %rd8, %rd6;
add.s64 %rd31, %rd5, %rd30;
ld.global.s8 %rd32, [%rd31];
mul.lo.s64 %rd128, %rd32, %rd128;
add.s64 %rd11, %rd7, %rd8;
setp.lt.u64	%p3, %rd11, %rd25;
mov.u64 %rd108, %rd11;
mov.u64 %rd112, %rd128;
mov.u64 %rd127, %rd112;
@%p3 bra BB60_3;

BB60_4:
mov.u64 %rd113, %rd127;
mov.u64 %rd12, %rd113;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd122, %rd26;
@%p4 bra BB60_19;

shl.b64 %rd33, %rd4, 3;
mov.u64 %rd34, smemChar;
add.s64 %rd13, %rd34, %rd33;
setp.ge.u32	%p5, %r1, %r2;
@%p5 bra BB60_7;

st.shared.u64 [%rd13], %rd12;

BB60_7:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p6, %r3, %r2;
mov.u64 %rd124, %rd12;
@%p6 bra BB60_13;

div.u32 %r18, %r1, %r3;
setp.ne.s32	%p7, %r18, 0;
mov.u64 %rd114, %rd12;
mov.u64 %rd124, %rd114;
@%p7 bra BB60_13;

setp.lt.u32	%p8, %r1, %r2;
selp.b64	%rd125, %rd12, %rd26, %p8;
add.s32 %r20, %r3, %r1;
setp.ge.u32	%p9, %r20, %r2;
@%p9 bra BB60_12;

mov.u64 %rd126, %rd125;

BB60_11:
mul.wide.u32 %rd35, %r20, 8;
add.s64 %rd37, %rd34, %rd35;
ld.shared.u64 %rd38, [%rd37];
mul.lo.s64 %rd126, %rd38, %rd126;
add.s32 %r20, %r20, %r3;
setp.lt.u32	%p10, %r20, %r2;
mov.u64 %rd125, %rd126;
@%p10 bra BB60_11;

BB60_12:
mov.u64 %rd124, %rd125;
st.shared.u64 [%rd13], %rd124;

BB60_13:
mov.u64 %rd18, %rd124;
bar.sync 0;
setp.ne.s32	%p11, %r1, 0;
mov.u64 %rd122, %rd18;
@%p11 bra BB60_19;

setp.eq.s32	%p12, %r4, 32;
@%p12 bra BB60_18;
bra.uni BB60_15;

BB60_18:
ld.shared.u64 %rd42, [smemChar+8];
mul.lo.s64 %rd43, %rd42, %rd18;
ld.shared.u64 %rd44, [smemChar+16];
mul.lo.s64 %rd45, %rd44, %rd43;
ld.shared.u64 %rd46, [smemChar+24];
mul.lo.s64 %rd47, %rd46, %rd45;
ld.shared.u64 %rd48, [smemChar+32];
mul.lo.s64 %rd49, %rd48, %rd47;
ld.shared.u64 %rd50, [smemChar+40];
mul.lo.s64 %rd51, %rd50, %rd49;
ld.shared.u64 %rd52, [smemChar+48];
mul.lo.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd54, [smemChar+56];
mul.lo.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+64];
mul.lo.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+72];
mul.lo.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+80];
mul.lo.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+88];
mul.lo.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+96];
mul.lo.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+104];
mul.lo.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+112];
mul.lo.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+120];
mul.lo.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+128];
mul.lo.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+136];
mul.lo.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+144];
mul.lo.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+152];
mul.lo.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+160];
mul.lo.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+168];
mul.lo.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+176];
mul.lo.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+184];
mul.lo.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+192];
mul.lo.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+200];
mul.lo.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+208];
mul.lo.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+216];
mul.lo.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+224];
mul.lo.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+232];
mul.lo.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+240];
mul.lo.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+248];
mul.lo.s64 %rd122, %rd102, %rd101;
bra.uni BB60_19;

BB60_15:
add.s64 %rd109, %rd34, 8;
mov.u32 %r21, 1;
setp.lt.u32	%p13, %r4, 2;
mov.u64 %rd120, %rd18;
mov.u64 %rd122, %rd120;
@%p13 bra BB60_19;

mov.u64 %rd123, %rd18;

BB60_17:
ld.shared.u64 %rd41, [%rd109];
mul.lo.s64 %rd123, %rd41, %rd123;
add.s64 %rd109, %rd109, 8;
add.s32 %r21, %r21, 1;
setp.lt.u32	%p14, %r21, %r4;
mov.u64 %rd122, %rd123;
@%p14 bra BB60_17;

BB60_19:
setp.ne.s32	%p15, %r1, 0;
@%p15 bra BB60_21;

ld.param.u64 %rd103, [%rd1];
cvta.to.global.u64 %rd104, %rd103;
ld.param.u64 %rd105, [%rd1+208];
mul.lo.s64 %rd106, %rd3, %rd105;
add.s64 %rd107, %rd104, %rd106;
st.global.u8 [%rd107], %rd122;

BB60_21:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[416],
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<4>;
.reg .b32 %r<11>;
.reg .b64 %rd<35>;


ld.param.u64 %rd12, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u64 %rd13, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd15, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd34, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
mov.u32 %r1, %nctaid.y;
mov.u32 %r2, %ctaid.z;
mov.u32 %r3, %ctaid.y;
mad.lo.s32 %r7, %r1, %r2, %r3;
mov.u32 %r4, %nctaid.x;
mov.u32 %r5, %ctaid.x;
mad.lo.s32 %r8, %r7, %r4, %r5;
mul.wide.u32 %rd16, %r8, 512;
mov.u32 %r6, %tid.x;
cvt.u64.u32	%rd17, %r6;
add.s64 %rd3, %rd16, %rd17;
setp.ge.u64	%p1, %rd3, %rd15;
@%p1 bra BB61_5;

setp.eq.s64	%p2, %rd13, 0;
@%p2 bra BB61_4;

ld.param.u64 %rd19, [%rd2];
cvta.to.global.u64 %rd20, %rd19;
ld.param.u64 %rd21, [%rd2+208];
mad.lo.s32 %r10, %r4, %r7, %r5;
mul.wide.u32 %rd22, %r10, 512;
add.s64 %rd24, %rd22, %rd17;
mul.lo.s64 %rd25, %rd21, %rd24;
add.s64 %rd32, %rd20, %rd25;
mov.u64 %rd33, 0;

BB61_3:
ld.global.s8 %rd26, [%rd32];
mul.lo.s64 %rd34, %rd26, %rd34;
add.s64 %rd32, %rd32, %rd12;
add.s64 %rd33, %rd33, 1;
setp.lt.u64	%p3, %rd33, %rd13;
@%p3 bra BB61_3;

BB61_4:
ld.param.u64 %rd27, [%rd1];
cvta.to.global.u64 %rd28, %rd27;
ld.param.u64 %rd29, [%rd1+208];
mul.lo.s64 %rd30, %rd3, %rd29;
add.s64 %rd31, %rd28, %rd30;
st.global.u8 [%rd31], %rd34;

BB61_5:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[416],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[416],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot62[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<56>;
.reg .b32 %r<163>;
.reg .b64 %rd<293>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd292, __local_depot62;
cvta.local.u64 %SP, %rd292;
ld.param.u64 %rd59, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u64 %rd60, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u64 %rd61, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd62, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd63, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd64, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd65, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd66, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
ld.param.u64 %rd67, [%rd65];
cvta.to.global.u64 %rd68, %rd67;
ld.param.u64 %rd69, [%rd66];
cvta.to.global.u64 %rd1, %rd69;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r20, %r17, %r18, %r19;
cvt.u64.u32	%rd2, %r20;
mov.u32 %r1, %tid.y;
ld.param.u64 %rd70, [%rd65+208];
mul.lo.s64 %rd71, %rd2, %rd70;
ld.param.u64 %rd72, [%rd66+208];
mul.lo.s64 %rd3, %rd2, %rd72;
mov.u32 %r21, %nctaid.y;
setp.eq.s32	%p1, %r21, 1;
mov.u32 %r22, %ntid.y;
cvt.u64.u32	%rd4, %r22;
add.s64 %rd5, %rd68, %rd71;
@%p1 bra BB62_38;
bra.uni BB62_1;

BB62_38:
min.u64 %rd217, %rd60, %rd4;
cvt.u32.u64	%r12, %rd217;
setp.ge.u64	%p41, %rd2, %rd61;
mov.u64 %rd282, %rd62;
@%p41 bra BB62_48;

cvt.u64.u32	%rd266, %r1;
setp.ge.u64	%p42, %rd266, %rd60;
mov.u64 %rd282, %rd62;
@%p42 bra BB62_48;

mov.u64 %rd283, %rd62;

BB62_41:
mul.lo.s32 %r132, %r22, 3;
cvt.u64.u32	%rd218, %r132;
add.s64 %rd46, %rd266, %rd218;
setp.lt.u64	%p43, %rd46, %rd60;
add.s64 %rd47, %rd266, %rd4;
shl.b32 %r133, %r22, 1;
cvt.u64.u32	%rd220, %r133;
add.s64 %rd48, %rd266, %rd220;
mul.lo.s64 %rd221, %rd266, %rd59;
add.s64 %rd222, %rd221, %rd3;
add.s64 %rd49, %rd1, %rd222;
mul.lo.s64 %rd223, %rd47, %rd59;
add.s64 %rd224, %rd223, %rd3;
add.s64 %rd50, %rd1, %rd224;
mul.lo.s64 %rd225, %rd48, %rd59;
add.s64 %rd226, %rd225, %rd3;
add.s64 %rd51, %rd1, %rd226;
@%p43 bra BB62_46;
bra.uni BB62_42;

BB62_46:
ld.global.s8 %rd234, [%rd49];
ld.global.s8 %rd235, [%rd50];
ld.global.s8 %rd236, [%rd51];
mul.lo.s64 %rd237, %rd46, %rd59;
add.s64 %rd238, %rd237, %rd3;
add.s64 %rd239, %rd1, %rd238;
ld.global.s8 %rd240, [%rd239];
mul.lo.s64 %rd241, %rd234, %rd283;
mul.lo.s64 %rd242, %rd241, %rd235;
mul.lo.s64 %rd243, %rd242, %rd236;
mul.lo.s64 %rd284, %rd243, %rd240;
bra.uni BB62_47;

BB62_42:
setp.lt.u64	%p44, %rd48, %rd60;
@%p44 bra BB62_45;
bra.uni BB62_43;

BB62_45:
ld.global.s8 %rd229, [%rd49];
ld.global.s8 %rd230, [%rd50];
ld.global.s8 %rd231, [%rd51];
mul.lo.s64 %rd232, %rd229, %rd283;
mul.lo.s64 %rd233, %rd232, %rd230;
mul.lo.s64 %rd284, %rd233, %rd231;
bra.uni BB62_47;

BB62_43:
ld.global.s8 %rd227, [%rd49];
mul.lo.s64 %rd284, %rd227, %rd283;
setp.ge.u64	%p45, %rd47, %rd60;
@%p45 bra BB62_47;

ld.global.s8 %rd228, [%rd50];
mul.lo.s64 %rd284, %rd284, %rd228;

BB62_47:
mov.u64 %rd283, %rd284;
shl.b32 %r135, %r22, 2;
cvt.u64.u32	%rd244, %r135;
add.s64 %rd266, %rd266, %rd244;
setp.lt.u64	%p46, %rd266, %rd60;
mov.u64 %rd282, %rd283;
@%p46 bra BB62_41;

BB62_48:
mad.lo.s32 %r138, %r1, %r17, %r19;
mul.wide.u32 %rd245, %r138, 8;
mov.u64 %rd246, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd247, %rd246, %rd245;
st.shared.u64 [%rd247], %rd282;
clz.b32 %r139, %r12;
mov.u32 %r140, 31;
sub.s32 %r141, %r140, %r139;
mov.u32 %r142, 1;
shl.b32 %r143, %r142, %r141;
setp.eq.s32	%p47, %r12, %r143;
selp.u32	%r144, 1, 0, %p47;
shr.s32 %r162, %r143, %r144;
setp.lt.s32	%p48, %r162, 1;
@%p48 bra BB62_52;

BB62_49:
bar.sync 0;
add.s32 %r145, %r162, %r1;
setp.lt.u32	%p49, %r145, %r12;
setp.lt.u32	%p50, %r1, %r162;
and.pred %p51, %p50, %p49;
@!%p51 bra BB62_51;
bra.uni BB62_50;

BB62_50:
cvt.u64.u32	%rd248, %r138;
mul.lo.s32 %r150, %r162, %r17;
cvt.u64.u32	%rd252, %r150;
add.s64 %rd253, %rd252, %rd248;
shl.b64 %rd254, %rd253, 3;
add.s64 %rd255, %rd246, %rd254;
ld.shared.u64 %rd256, [%rd255];
ld.shared.u64 %rd257, [%rd247];
mul.lo.s64 %rd258, %rd256, %rd257;
st.shared.u64 [%rd247], %rd258;

BB62_51:
shr.s32 %r162, %r162, 1;
setp.gt.s32	%p52, %r162, 0;
@%p52 bra BB62_49;

BB62_52:
setp.lt.u64	%p53, %rd2, %rd61;
setp.eq.s32	%p54, %r1, 0;
and.pred %p55, %p54, %p53;
@!%p55 bra BB62_54;
bra.uni BB62_53;

BB62_53:
ld.shared.u64 %rd263, [%rd247];
st.global.u8 [%rd5], %rd263;
bra.uni BB62_54;

BB62_1:
mov.u32 %r23, %ctaid.y;
shl.b32 %r24, %r23, 8;
cvt.u64.u32	%rd73, %r24;
sub.s64 %rd74, %rd60, %rd73;
mov.u64 %rd75, 256;
min.u64 %rd6, %rd74, %rd75;
mul.lo.s64 %rd76, %rd73, %rd59;
add.s64 %rd7, %rd76, %rd3;
min.u64 %rd77, %rd6, %rd4;
cvt.u32.u64	%r2, %rd77;
setp.ge.u64	%p2, %rd2, %rd61;
mov.u64 %rd289, %rd62;
@%p2 bra BB62_11;

cvt.u64.u32	%rd264, %r1;
setp.ge.u64	%p3, %rd264, %rd6;
mov.u64 %rd267, %rd62;
mov.u64 %rd289, %rd267;
@%p3 bra BB62_11;

mov.u64 %rd290, %rd62;

BB62_4:
mul.lo.s32 %r28, %r22, 3;
cvt.u64.u32	%rd79, %r28;
add.s64 %rd11, %rd264, %rd79;
setp.lt.u64	%p4, %rd11, %rd6;
add.s64 %rd12, %rd264, %rd4;
shl.b32 %r29, %r22, 1;
cvt.u64.u32	%rd81, %r29;
add.s64 %rd13, %rd264, %rd81;
mul.lo.s64 %rd82, %rd264, %rd59;
add.s64 %rd83, %rd82, %rd7;
add.s64 %rd14, %rd1, %rd83;
mul.lo.s64 %rd84, %rd12, %rd59;
add.s64 %rd85, %rd84, %rd7;
add.s64 %rd15, %rd1, %rd85;
mul.lo.s64 %rd86, %rd13, %rd59;
add.s64 %rd87, %rd86, %rd7;
add.s64 %rd16, %rd1, %rd87;
@%p4 bra BB62_9;
bra.uni BB62_5;

BB62_9:
ld.global.s8 %rd95, [%rd14];
ld.global.s8 %rd96, [%rd15];
ld.global.s8 %rd97, [%rd16];
mul.lo.s64 %rd98, %rd11, %rd59;
add.s64 %rd99, %rd98, %rd7;
add.s64 %rd100, %rd1, %rd99;
ld.global.s8 %rd101, [%rd100];
mul.lo.s64 %rd102, %rd95, %rd290;
mul.lo.s64 %rd103, %rd102, %rd96;
mul.lo.s64 %rd104, %rd103, %rd97;
mul.lo.s64 %rd291, %rd104, %rd101;
bra.uni BB62_10;

BB62_5:
setp.lt.u64	%p5, %rd13, %rd6;
@%p5 bra BB62_8;
bra.uni BB62_6;

BB62_8:
ld.global.s8 %rd90, [%rd14];
ld.global.s8 %rd91, [%rd15];
ld.global.s8 %rd92, [%rd16];
mul.lo.s64 %rd93, %rd90, %rd290;
mul.lo.s64 %rd94, %rd93, %rd91;
mul.lo.s64 %rd291, %rd94, %rd92;
bra.uni BB62_10;

BB62_6:
ld.global.s8 %rd88, [%rd14];
mul.lo.s64 %rd291, %rd88, %rd290;
setp.ge.u64	%p6, %rd12, %rd6;
@%p6 bra BB62_10;

ld.global.s8 %rd89, [%rd15];
mul.lo.s64 %rd291, %rd291, %rd89;

BB62_10:
mov.u64 %rd290, %rd291;
shl.b32 %r31, %r22, 2;
cvt.u64.u32	%rd105, %r31;
add.s64 %rd264, %rd264, %rd105;
setp.lt.u64	%p7, %rd264, %rd6;
mov.u64 %rd274, %rd290;
mov.u64 %rd289, %rd274;
@%p7 bra BB62_4;

BB62_11:
mov.u64 %rd23, %rd289;
mad.lo.s32 %r34, %r1, %r17, %r19;
mul.wide.u32 %rd106, %r34, 8;
mov.u64 %rd107, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd108, %rd107, %rd106;
st.shared.u64 [%rd108], %rd23;
clz.b32 %r35, %r2;
mov.u32 %r36, 31;
sub.s32 %r37, %r36, %r35;
mov.u32 %r38, 1;
shl.b32 %r39, %r38, %r37;
setp.eq.s32	%p8, %r2, %r39;
selp.u32	%r40, 1, 0, %p8;
shr.s32 %r160, %r39, %r40;
setp.lt.s32	%p9, %r160, 1;
@%p9 bra BB62_15;

BB62_12:
bar.sync 0;
add.s32 %r41, %r160, %r1;
setp.lt.u32	%p10, %r41, %r2;
setp.lt.u32	%p11, %r1, %r160;
and.pred %p12, %p11, %p10;
@!%p12 bra BB62_14;
bra.uni BB62_13;

BB62_13:
cvt.u64.u32	%rd109, %r34;
mul.lo.s32 %r46, %r160, %r17;
cvt.u64.u32	%rd113, %r46;
add.s64 %rd114, %rd113, %rd109;
shl.b64 %rd115, %rd114, 3;
add.s64 %rd116, %rd107, %rd115;
ld.shared.u64 %rd117, [%rd116];
ld.shared.u64 %rd118, [%rd108];
mul.lo.s64 %rd119, %rd117, %rd118;
st.shared.u64 [%rd108], %rd119;

BB62_14:
shr.s32 %r160, %r160, 1;
setp.gt.s32	%p13, %r160, 0;
@%p13 bra BB62_12;

BB62_15:
setp.lt.u64	%p14, %rd2, %rd61;
setp.eq.s32	%p15, %r1, 0;
and.pred %p16, %p15, %p14;
@!%p16 bra BB62_17;
bra.uni BB62_16;

BB62_16:
ld.shared.u64 %rd124, [%rd108];
add.u64 %rd125, %SP, 8;
cvta.to.local.u64 %rd126, %rd125;
st.local.u64 [%rd126], %rd124;
ld.local.u64 %rd127, [%rd126];
add.u64 %rd128, %SP, 0;
cvta.to.local.u64 %rd129, %rd128;
st.local.u64 [%rd129], %rd127;
ld.local.u64 %rd130, [%rd129];
cvt.u64.u32	%rd131, %r23;
mul.lo.s64 %rd132, %rd131, %rd61;
add.s64 %rd134, %rd132, %rd2;
cvta.to.global.u64 %rd135, %rd63;
shl.b64 %rd136, %rd134, 3;
add.s64 %rd137, %rd135, %rd136;
st.volatile.global.u64 [%rd137], %rd130;

BB62_17:
membar.gl;
bar.sync 0;
or.b32 %r61, %r1, %r19;
setp.ne.s32	%p17, %r61, 0;
@%p17 bra BB62_19;

cvta.to.global.u64 %rd138, %rd64;
mul.wide.u32 %rd139, %r18, 4;
add.s64 %rd140, %rd138, %rd139;
atom.global.add.u32 %r63, [%rd140], 1;
add.s32 %r65, %r21, -1;
setp.eq.s32	%p18, %r63, %r65;
selp.u32	%r66, 1, 0, %p18;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r66;

BB62_19:
bar.sync 0;
ld.shared.u32 %r67, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Li1ELi1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p19, %r67, 0;
@%p19 bra BB62_54;

setp.ge.u32	%p20, %r1, %r21;
mov.u64 %rd288, %rd62;
@%p20 bra BB62_22;

cvt.u64.u32	%rd141, %r1;
mul.lo.s64 %rd142, %rd141, %rd61;
add.s64 %rd144, %rd142, %rd2;
cvta.to.global.u64 %rd145, %rd63;
shl.b64 %rd146, %rd144, 3;
add.s64 %rd147, %rd145, %rd146;
ld.volatile.global.u64 %rd288, [%rd147];

BB62_22:
mov.u64 %rd25, %rd288;
setp.lt.u32	%p21, %r21, %r22;
sub.s32 %r81, %r21, %r22;
cvt.u64.u32	%rd149, %r81;
selp.b64	%rd26, 0, %rd149, %p21;
min.u32 %r7, %r21, %r22;
mov.u64 %rd285, %rd25;
@%p2 bra BB62_32;

cvt.u64.u32	%rd265, %r1;
setp.ge.u64	%p23, %rd265, %rd26;
mov.u64 %rd276, %rd25;
mov.u64 %rd285, %rd276;
@%p23 bra BB62_32;

mov.u64 %rd286, %rd25;

BB62_25:
mul.lo.s32 %r84, %r22, 3;
cvt.u64.u32	%rd150, %r84;
add.s64 %rd30, %rd265, %rd150;
setp.lt.u64	%p25, %rd30, %rd26;
add.s64 %rd31, %rd265, %rd4;
shl.b32 %r87, %r22, 1;
cvt.u64.u32	%rd154, %r87;
add.s64 %rd32, %rd265, %rd154;
mul.lo.s64 %rd155, %rd4, %rd61;
add.s64 %rd157, %rd155, %rd2;
mul.lo.s64 %rd158, %rd265, %rd61;
add.s64 %rd159, %rd158, %rd157;
cvta.to.global.u64 %rd160, %rd63;
shl.b64 %rd161, %rd159, 3;
add.s64 %rd33, %rd160, %rd161;
mul.lo.s64 %rd162, %rd31, %rd61;
add.s64 %rd163, %rd162, %rd157;
shl.b64 %rd164, %rd163, 3;
add.s64 %rd34, %rd160, %rd164;
mul.lo.s64 %rd165, %rd32, %rd61;
add.s64 %rd166, %rd165, %rd157;
shl.b64 %rd167, %rd166, 3;
add.s64 %rd35, %rd160, %rd167;
@%p25 bra BB62_30;
bra.uni BB62_26;

BB62_30:
ld.volatile.global.u64 %rd179, [%rd33];
mul.lo.s64 %rd184, %rd30, %rd61;
add.s64 %rd185, %rd184, %rd157;
shl.b64 %rd187, %rd185, 3;
add.s64 %rd188, %rd160, %rd187;
mul.lo.s64 %rd189, %rd179, %rd286;
ld.volatile.global.u64 %rd190, [%rd34];
mul.lo.s64 %rd191, %rd189, %rd190;
ld.volatile.global.u64 %rd192, [%rd35];
mul.lo.s64 %rd193, %rd191, %rd192;
ld.volatile.global.u64 %rd194, [%rd188];
mul.lo.s64 %rd287, %rd193, %rd194;
bra.uni BB62_31;

BB62_26:
setp.lt.u64	%p27, %rd32, %rd26;
@%p27 bra BB62_29;
bra.uni BB62_27;

BB62_29:
ld.volatile.global.u64 %rd174, [%rd33];
mul.lo.s64 %rd175, %rd174, %rd286;
ld.volatile.global.u64 %rd176, [%rd34];
mul.lo.s64 %rd177, %rd175, %rd176;
ld.volatile.global.u64 %rd178, [%rd35];
mul.lo.s64 %rd287, %rd177, %rd178;
bra.uni BB62_31;

BB62_27:
ld.volatile.global.u64 %rd172, [%rd33];
mul.lo.s64 %rd287, %rd172, %rd286;
setp.ge.u64	%p29, %rd31, %rd26;
@%p29 bra BB62_31;

ld.volatile.global.u64 %rd173, [%rd34];
mul.lo.s64 %rd287, %rd287, %rd173;

BB62_31:
mov.u64 %rd286, %rd287;
shl.b32 %r104, %r22, 2;
cvt.u64.u32	%rd195, %r104;
add.s64 %rd265, %rd265, %rd195;
setp.lt.u64	%p31, %rd265, %rd26;
mov.u64 %rd285, %rd286;
@%p31 bra BB62_25;

BB62_32:
st.shared.u64 [%rd108], %rd285;
clz.b32 %r110, %r7;
sub.s32 %r112, %r36, %r110;
shl.b32 %r114, %r38, %r112;
setp.eq.s32	%p32, %r7, %r114;
selp.u32	%r115, 1, 0, %p32;
shr.s32 %r161, %r114, %r115;
setp.lt.s32	%p33, %r161, 1;
@%p33 bra BB62_36;

BB62_33:
bar.sync 0;
add.s32 %r116, %r161, %r1;
setp.lt.u32	%p34, %r116, %r7;
setp.lt.u32	%p35, %r1, %r161;
and.pred %p36, %p35, %p34;
@!%p36 bra BB62_35;
bra.uni BB62_34;

BB62_34:
cvt.u64.u32	%rd201, %r34;
mul.lo.s32 %r121, %r161, %r17;
cvt.u64.u32	%rd205, %r121;
add.s64 %rd206, %rd205, %rd201;
shl.b64 %rd207, %rd206, 3;
add.s64 %rd208, %rd107, %rd207;
ld.shared.u64 %rd209, [%rd208];
ld.shared.u64 %rd210, [%rd108];
mul.lo.s64 %rd211, %rd209, %rd210;
st.shared.u64 [%rd108], %rd211;

BB62_35:
shr.s32 %r161, %r161, 1;
setp.gt.s32	%p37, %r161, 0;
@%p37 bra BB62_33;

BB62_36:
@!%p16 bra BB62_54;
bra.uni BB62_37;

BB62_37:
ld.shared.u64 %rd216, [%rd108];
st.global.u8 [%rd5], %rd216;

BB62_54:
ret;
}


.visible .entry _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1[416],
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2,
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_7[1]
)
{
.local .align 8 .b8 __local_depot63[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<26>;
.reg .b32 %r<62>;
.reg .b64 %rd<218>;


mov.u64 %rd217, __local_depot63;
cvta.local.u64 %SP, %rd217;
ld.param.u64 %rd65, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u64 %rd66, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd67, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_4];
mov.u64 %rd4, _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd68, %SP, 0;
cvta.to.local.u64 %rd2, %rd68;
add.u64 %rd69, %SP, 416;
cvta.to.local.u64 %rd3, %rd69;
mov.u32 %r56, 0;
mov.pred %p1, 0;
@%p1 bra BB63_2;

BB63_1:
mul.wide.s32 %rd70, %r56, 8;
add.s64 %rd71, %rd4, %rd70;
ld.param.u64 %rd72, [%rd71];
add.s64 %rd73, %rd2, %rd70;
st.local.u64 [%rd73], %rd72;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p2, %r56, 52;
@%p2 bra BB63_1;

BB63_2:
mov.u32 %r57, 0;
@%p1 bra BB63_4;

BB63_3:
mul.wide.s32 %rd74, %r57, 8;
add.s64 %rd75, %rd1, %rd74;
ld.param.u64 %rd76, [%rd75];
add.s64 %rd77, %rd3, %rd74;
st.local.u64 [%rd77], %rd76;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p4, %r57, 52;
@%p4 bra BB63_3;

BB63_4:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
cvt.u64.u32	%rd8, %r30;
setp.ge.u64	%p5, %rd8, %rd66;
@%p5 bra BB63_37;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r58, %r5, -1;
mov.u64 %rd78, 0;
setp.lt.s32	%p6, %r58, 1;
mov.u64 %rd186, %rd8;
mov.u64 %rd194, %rd78;
@%p6 bra BB63_11;

mul.wide.s32 %rd80, %r5, 8;
add.s64 %rd173, %rd2, %rd80;
mov.u64 %rd195, 0;
mov.u64 %rd187, %rd8;

BB63_7:
ld.local.u64 %rd14, [%rd173];
or.b64 %rd81, %rd187, %rd14;
and.b64 %rd82, %rd81, -4294967296;
setp.eq.s64	%p7, %rd82, 0;
@%p7 bra BB63_9;
bra.uni BB63_8;

BB63_9:
cvt.u32.u64	%r31, %rd14;
cvt.u32.u64	%r32, %rd187;
div.u32 %r33, %r32, %r31;
rem.u32 %r34, %r32, %r31;
cvt.u64.u32	%rd188, %r33;
cvt.u64.u32	%rd174, %r34;
bra.uni BB63_10;

BB63_8:
div.u64 %rd188, %rd187, %rd14;
rem.u64 %rd174, %rd187, %rd14;

BB63_10:
mov.u64 %rd187, %rd188;
ld.local.u64 %rd83, [%rd173+200];
mul.lo.s64 %rd84, %rd83, %rd174;
add.s64 %rd195, %rd84, %rd195;
add.s64 %rd173, %rd173, -8;
add.s32 %r58, %r58, -1;
setp.gt.s32	%p8, %r58, 0;
mov.u64 %rd180, %rd187;
mov.u64 %rd186, %rd180;
mov.u64 %rd189, %rd195;
mov.u64 %rd194, %rd189;
@%p8 bra BB63_7;

BB63_11:
mov.u64 %rd24, %rd194;
mov.u64 %rd23, %rd186;
ld.local.u64 %rd86, [%rd2+208];
mul.lo.s64 %rd87, %rd86, %rd23;
add.s64 %rd25, %rd87, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r59, %r9, -1;
setp.lt.s32	%p9, %r59, 1;
mov.u64 %rd183, %rd8;
mov.u64 %rd192, %rd78;
@%p9 bra BB63_17;

mul.wide.s32 %rd89, %r9, 8;
add.s64 %rd175, %rd3, %rd89;
cvt.u64.u32	%rd184, %r30;
mov.u64 %rd193, 0;

BB63_13:
ld.local.u64 %rd33, [%rd175];
or.b64 %rd90, %rd184, %rd33;
and.b64 %rd91, %rd90, -4294967296;
setp.eq.s64	%p10, %rd91, 0;
@%p10 bra BB63_15;
bra.uni BB63_14;

BB63_15:
cvt.u32.u64	%r49, %rd33;
cvt.u32.u64	%r50, %rd184;
div.u32 %r51, %r50, %r49;
rem.u32 %r52, %r50, %r49;
cvt.u64.u32	%rd185, %r51;
cvt.u64.u32	%rd176, %r52;
bra.uni BB63_16;

BB63_14:
div.u64 %rd185, %rd184, %rd33;
rem.u64 %rd176, %rd184, %rd33;

BB63_16:
mov.u64 %rd184, %rd185;
ld.local.u64 %rd92, [%rd175+200];
mul.lo.s64 %rd93, %rd92, %rd176;
add.s64 %rd193, %rd93, %rd193;
add.s64 %rd175, %rd175, -8;
add.s32 %r59, %r59, -1;
setp.gt.s32	%p11, %r59, 0;
mov.u64 %rd183, %rd184;
mov.u64 %rd192, %rd193;
@%p11 bra BB63_13;

BB63_17:
ld.local.u64 %rd94, [%rd3+208];
mul.lo.s64 %rd95, %rd94, %rd183;
add.s64 %rd44, %rd95, %rd192;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd45, %r13;
mov.u32 %r14, %ntid.x;
setp.ge.u64	%p12, %rd45, %rd65;
mov.u64 %rd215, %rd67;
@%p12 bra BB63_20;

ld.local.u64 %rd96, [%rd3];
cvta.to.global.u64 %rd46, %rd96;
cvt.u64.u32	%rd47, %r14;
mov.u64 %rd196, %rd45;
mov.u64 %rd216, %rd67;

BB63_19:
mov.u64 %rd48, %rd196;
add.s64 %rd97, %rd44, %rd48;
add.s64 %rd98, %rd46, %rd97;
ld.global.s8 %rd99, [%rd98];
mul.lo.s64 %rd216, %rd99, %rd216;
add.s64 %rd51, %rd47, %rd48;
setp.lt.u64	%p13, %rd51, %rd65;
mov.u64 %rd196, %rd51;
mov.u64 %rd200, %rd216;
mov.u64 %rd215, %rd200;
@%p13 bra BB63_19;

BB63_20:
mov.u64 %rd201, %rd215;
mov.u64 %rd52, %rd201;
setp.eq.s32	%p14, %r14, 0;
mov.u64 %rd210, %rd67;
@%p14 bra BB63_35;

shl.b64 %rd100, %rd45, 3;
mov.u64 %rd101, smemChar;
add.s64 %rd53, %rd101, %rd100;
setp.ge.u32	%p15, %r13, %r14;
@%p15 bra BB63_23;

st.shared.u64 [%rd53], %rd52;

BB63_23:
bar.sync 0;
mov.u32 %r15, WARP_SZ;
min.u32 %r16, %r14, %r15;
setp.ge.u32	%p16, %r15, %r14;
mov.u64 %rd212, %rd52;
@%p16 bra BB63_29;

div.u32 %r53, %r13, %r15;
setp.ne.s32	%p17, %r53, 0;
mov.u64 %rd202, %rd52;
mov.u64 %rd212, %rd202;
@%p17 bra BB63_29;

setp.lt.u32	%p18, %r13, %r14;
selp.b64	%rd213, %rd52, %rd67, %p18;
add.s32 %r60, %r15, %r13;
setp.ge.u32	%p19, %r60, %r14;
@%p19 bra BB63_28;

mov.u64 %rd214, %rd213;

BB63_27:
mul.wide.u32 %rd102, %r60, 8;
add.s64 %rd104, %rd101, %rd102;
ld.shared.u64 %rd105, [%rd104];
mul.lo.s64 %rd214, %rd105, %rd214;
add.s32 %r60, %r60, %r15;
setp.lt.u32	%p20, %r60, %r14;
mov.u64 %rd213, %rd214;
@%p20 bra BB63_27;

BB63_28:
mov.u64 %rd212, %rd213;
st.shared.u64 [%rd53], %rd212;

BB63_29:
mov.u64 %rd58, %rd212;
bar.sync 0;
cvt.u32.u64	%r54, %rd45;
setp.ne.s32	%p21, %r54, 0;
mov.u64 %rd210, %rd58;
@%p21 bra BB63_35;

setp.eq.s32	%p22, %r16, 32;
@%p22 bra BB63_34;
bra.uni BB63_31;

BB63_34:
ld.shared.u64 %rd109, [smemChar+8];
mul.lo.s64 %rd110, %rd109, %rd58;
ld.shared.u64 %rd111, [smemChar+16];
mul.lo.s64 %rd112, %rd111, %rd110;
ld.shared.u64 %rd113, [smemChar+24];
mul.lo.s64 %rd114, %rd113, %rd112;
ld.shared.u64 %rd115, [smemChar+32];
mul.lo.s64 %rd116, %rd115, %rd114;
ld.shared.u64 %rd117, [smemChar+40];
mul.lo.s64 %rd118, %rd117, %rd116;
ld.shared.u64 %rd119, [smemChar+48];
mul.lo.s64 %rd120, %rd119, %rd118;
ld.shared.u64 %rd121, [smemChar+56];
mul.lo.s64 %rd122, %rd121, %rd120;
ld.shared.u64 %rd123, [smemChar+64];
mul.lo.s64 %rd124, %rd123, %rd122;
ld.shared.u64 %rd125, [smemChar+72];
mul.lo.s64 %rd126, %rd125, %rd124;
ld.shared.u64 %rd127, [smemChar+80];
mul.lo.s64 %rd128, %rd127, %rd126;
ld.shared.u64 %rd129, [smemChar+88];
mul.lo.s64 %rd130, %rd129, %rd128;
ld.shared.u64 %rd131, [smemChar+96];
mul.lo.s64 %rd132, %rd131, %rd130;
ld.shared.u64 %rd133, [smemChar+104];
mul.lo.s64 %rd134, %rd133, %rd132;
ld.shared.u64 %rd135, [smemChar+112];
mul.lo.s64 %rd136, %rd135, %rd134;
ld.shared.u64 %rd137, [smemChar+120];
mul.lo.s64 %rd138, %rd137, %rd136;
ld.shared.u64 %rd139, [smemChar+128];
mul.lo.s64 %rd140, %rd139, %rd138;
ld.shared.u64 %rd141, [smemChar+136];
mul.lo.s64 %rd142, %rd141, %rd140;
ld.shared.u64 %rd143, [smemChar+144];
mul.lo.s64 %rd144, %rd143, %rd142;
ld.shared.u64 %rd145, [smemChar+152];
mul.lo.s64 %rd146, %rd145, %rd144;
ld.shared.u64 %rd147, [smemChar+160];
mul.lo.s64 %rd148, %rd147, %rd146;
ld.shared.u64 %rd149, [smemChar+168];
mul.lo.s64 %rd150, %rd149, %rd148;
ld.shared.u64 %rd151, [smemChar+176];
mul.lo.s64 %rd152, %rd151, %rd150;
ld.shared.u64 %rd153, [smemChar+184];
mul.lo.s64 %rd154, %rd153, %rd152;
ld.shared.u64 %rd155, [smemChar+192];
mul.lo.s64 %rd156, %rd155, %rd154;
ld.shared.u64 %rd157, [smemChar+200];
mul.lo.s64 %rd158, %rd157, %rd156;
ld.shared.u64 %rd159, [smemChar+208];
mul.lo.s64 %rd160, %rd159, %rd158;
ld.shared.u64 %rd161, [smemChar+216];
mul.lo.s64 %rd162, %rd161, %rd160;
ld.shared.u64 %rd163, [smemChar+224];
mul.lo.s64 %rd164, %rd163, %rd162;
ld.shared.u64 %rd165, [smemChar+232];
mul.lo.s64 %rd166, %rd165, %rd164;
ld.shared.u64 %rd167, [smemChar+240];
mul.lo.s64 %rd168, %rd167, %rd166;
ld.shared.u64 %rd169, [smemChar+248];
mul.lo.s64 %rd210, %rd169, %rd168;
bra.uni BB63_35;

BB63_31:
add.s64 %rd197, %rd101, 8;
mov.u32 %r61, 1;
setp.lt.u32	%p23, %r16, 2;
mov.u64 %rd208, %rd58;
mov.u64 %rd210, %rd208;
@%p23 bra BB63_35;

mov.u64 %rd211, %rd58;

BB63_33:
ld.shared.u64 %rd108, [%rd197];
mul.lo.s64 %rd211, %rd108, %rd211;
add.s64 %rd197, %rd197, 8;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p24, %r61, %r16;
mov.u64 %rd210, %rd211;
@%p24 bra BB63_33;

BB63_35:
setp.ne.s32	%p25, %r13, 0;
@%p25 bra BB63_37;

ld.local.u64 %rd170, [%rd2];
cvta.to.global.u64 %rd171, %rd170;
add.s64 %rd172, %rd171, %rd25;
st.global.u8 [%rd172], %rd210;

BB63_37:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1[416],
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_7[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_8[1]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot64[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b32 %r<51>;
.reg .b64 %rd<125>;


mov.u64 %rd124, __local_depot64;
cvta.local.u64 %SP, %rd124;
ld.param.u64 %rd52, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_2];
ld.param.u64 %rd53, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_3];
ld.param.u64 %rd54, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_4];
ld.param.u64 %rd123, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_5];
mov.u64 %rd4, _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4__param_1;
add.u64 %rd56, %SP, 416;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 0;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r47, 0;
mov.pred %p1, 0;
@%p1 bra BB64_2;

BB64_1:
mul.wide.s32 %rd58, %r47, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r47, %r47, 1;
setp.lt.u32	%p2, %r47, 52;
@%p2 bra BB64_1;

BB64_2:
mov.u32 %r48, 0;
@%p1 bra BB64_4;

BB64_3:
mul.wide.s32 %rd62, %r48, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p4, %r48, 52;
@%p4 bra BB64_3;

BB64_4:
mov.u32 %r15, %nctaid.y;
mov.u32 %r16, %ctaid.z;
mov.u32 %r17, %ctaid.y;
mad.lo.s32 %r18, %r15, %r16, %r17;
mov.u32 %r19, %nctaid.x;
mov.u32 %r20, %ctaid.x;
mad.lo.s32 %r21, %r18, %r19, %r20;
mul.wide.u32 %rd66, %r21, 512;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd67, %r22;
add.s64 %rd8, %rd66, %rd67;
setp.ge.u64	%p5, %rd8, %rd54;
@%p5 bra BB64_21;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r49, %r5, -1;
mov.u64 %rd68, 0;
setp.lt.s32	%p6, %r49, 1;
mov.u64 %rd111, %rd8;
mov.u64 %rd119, %rd68;
@%p6 bra BB64_11;

mul.wide.s32 %rd70, %r5, 8;
add.s64 %rd98, %rd2, %rd70;
mov.u64 %rd120, 0;
mov.u64 %rd112, %rd8;

BB64_7:
ld.local.u64 %rd14, [%rd98];
or.b64 %rd71, %rd112, %rd14;
and.b64 %rd72, %rd71, -4294967296;
setp.eq.s64	%p7, %rd72, 0;
@%p7 bra BB64_9;
bra.uni BB64_8;

BB64_9:
cvt.u32.u64	%r23, %rd14;
cvt.u32.u64	%r24, %rd112;
div.u32 %r25, %r24, %r23;
rem.u32 %r26, %r24, %r23;
cvt.u64.u32	%rd113, %r25;
cvt.u64.u32	%rd99, %r26;
bra.uni BB64_10;

BB64_8:
div.u64 %rd113, %rd112, %rd14;
rem.u64 %rd99, %rd112, %rd14;

BB64_10:
mov.u64 %rd112, %rd113;
ld.local.u64 %rd73, [%rd98+200];
mul.lo.s64 %rd74, %rd73, %rd99;
add.s64 %rd120, %rd74, %rd120;
add.s64 %rd98, %rd98, -8;
add.s32 %r49, %r49, -1;
setp.gt.s32	%p8, %r49, 0;
mov.u64 %rd105, %rd112;
mov.u64 %rd111, %rd105;
mov.u64 %rd114, %rd120;
mov.u64 %rd119, %rd114;
@%p8 bra BB64_7;

BB64_11:
mov.u64 %rd24, %rd119;
mov.u64 %rd23, %rd111;
ld.local.u64 %rd76, [%rd2+208];
mul.lo.s64 %rd77, %rd76, %rd23;
add.s64 %rd25, %rd77, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r50, %r9, -1;
setp.lt.s32	%p9, %r50, 1;
mov.u64 %rd108, %rd8;
mov.u64 %rd117, %rd68;
@%p9 bra BB64_17;

mul.wide.s32 %rd81, %r9, 8;
add.s64 %rd100, %rd3, %rd81;
add.s64 %rd109, %rd66, %rd67;
mov.u64 %rd118, 0;

BB64_13:
ld.local.u64 %rd33, [%rd100];
or.b64 %rd84, %rd109, %rd33;
and.b64 %rd85, %rd84, -4294967296;
setp.eq.s64	%p10, %rd85, 0;
@%p10 bra BB64_15;
bra.uni BB64_14;

BB64_15:
cvt.u32.u64	%r43, %rd33;
cvt.u32.u64	%r44, %rd109;
div.u32 %r45, %r44, %r43;
rem.u32 %r46, %r44, %r43;
cvt.u64.u32	%rd110, %r45;
cvt.u64.u32	%rd101, %r46;
bra.uni BB64_16;

BB64_14:
div.u64 %rd110, %rd109, %rd33;
rem.u64 %rd101, %rd109, %rd33;

BB64_16:
mov.u64 %rd109, %rd110;
ld.local.u64 %rd86, [%rd100+200];
mul.lo.s64 %rd87, %rd86, %rd101;
add.s64 %rd118, %rd87, %rd118;
add.s64 %rd100, %rd100, -8;
add.s32 %r50, %r50, -1;
setp.gt.s32	%p11, %r50, 0;
mov.u64 %rd108, %rd109;
mov.u64 %rd117, %rd118;
@%p11 bra BB64_13;

BB64_17:
setp.eq.s64	%p12, %rd53, 0;
@%p12 bra BB64_20;

ld.local.u64 %rd89, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd91, %rd90;
mul.lo.s64 %rd92, %rd108, %rd89;
add.s64 %rd93, %rd117, %rd92;
add.s64 %rd121, %rd91, %rd93;
mov.u64 %rd122, 0;

BB64_19:
ld.global.s8 %rd94, [%rd121];
mul.lo.s64 %rd123, %rd94, %rd123;
add.s64 %rd121, %rd121, %rd52;
add.s64 %rd122, %rd122, 1;
setp.lt.u64	%p13, %rd122, %rd53;
@%p13 bra BB64_19;

BB64_20:
ld.local.u64 %rd95, [%rd2];
cvta.to.global.u64 %rd96, %rd95;
add.s64 %rd97, %rd96, %rd25;
st.global.u8 [%rd97], %rd123;

BB64_21:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0[416],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1[416],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_7[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_8[1],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot65[848];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<66>;
.reg .b32 %r<210>;
.reg .b64 %rd<402>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd401, __local_depot65;
cvta.local.u64 %SP, %rd401;
ld.param.u64 %rd102, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_2];
ld.param.u64 %rd103, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_3];
ld.param.u64 %rd104, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_4];
ld.param.u64 %rd105, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_5];
ld.param.u64 %rd106, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_9];
ld.param.u64 %rd107, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi_param_1;
add.u64 %rd108, %SP, 16;
cvta.to.local.u64 %rd3, %rd108;
add.u64 %rd109, %SP, 432;
cvta.to.local.u64 %rd4, %rd109;
mov.u32 %r203, 0;
mov.pred %p1, 0;
@%p1 bra BB65_2;

BB65_1:
mul.wide.s32 %rd110, %r203, 8;
add.s64 %rd111, %rd1, %rd110;
ld.param.u64 %rd112, [%rd111];
add.s64 %rd113, %rd3, %rd110;
st.local.u64 [%rd113], %rd112;
add.s32 %r203, %r203, 1;
setp.lt.u32	%p2, %r203, 52;
@%p2 bra BB65_1;

BB65_2:
mov.u32 %r204, 0;
@%p1 bra BB65_4;

BB65_3:
mul.wide.s32 %rd114, %r204, 8;
add.s64 %rd115, %rd2, %rd114;
ld.param.u64 %rd116, [%rd115];
add.s64 %rd117, %rd4, %rd114;
st.local.u64 [%rd117], %rd116;
add.s32 %r204, %r204, 1;
setp.lt.u32	%p4, %r204, 52;
@%p4 bra BB65_3;

BB65_4:
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r33, %r30, %r31, %r32;
cvt.u64.u32	%rd9, %r33;
ld.param.u32 %r5, [%rd1+408];
add.s32 %r205, %r5, -1;
mov.u64 %rd118, 0;
setp.lt.s32	%p5, %r205, 1;
mov.u64 %rd363, %rd9;
mov.u64 %rd371, %rd118;
@%p5 bra BB65_10;

mul.wide.s32 %rd120, %r5, 8;
add.s64 %rd351, %rd3, %rd120;
cvt.u64.u32	%rd364, %r33;
mov.u64 %rd372, 0;

BB65_6:
ld.local.u64 %rd15, [%rd351];
or.b64 %rd121, %rd364, %rd15;
and.b64 %rd122, %rd121, -4294967296;
setp.eq.s64	%p6, %rd122, 0;
@%p6 bra BB65_8;
bra.uni BB65_7;

BB65_8:
cvt.u32.u64	%r39, %rd15;
cvt.u32.u64	%r40, %rd364;
div.u32 %r41, %r40, %r39;
rem.u32 %r42, %r40, %r39;
cvt.u64.u32	%rd365, %r41;
cvt.u64.u32	%rd352, %r42;
bra.uni BB65_9;

BB65_7:
div.u64 %rd365, %rd364, %rd15;
rem.u64 %rd352, %rd364, %rd15;

BB65_9:
mov.u64 %rd364, %rd365;
ld.local.u64 %rd123, [%rd351+200];
mul.lo.s64 %rd124, %rd123, %rd352;
add.s64 %rd372, %rd124, %rd372;
add.s64 %rd351, %rd351, -8;
add.s32 %r205, %r205, -1;
setp.gt.s32	%p7, %r205, 0;
mov.u64 %rd356, %rd364;
mov.u64 %rd363, %rd356;
mov.u64 %rd366, %rd372;
mov.u64 %rd371, %rd366;
@%p7 bra BB65_6;

BB65_10:
mov.u64 %rd25, %rd371;
mov.u64 %rd24, %rd363;
ld.local.u64 %rd126, [%rd3+208];
mul.lo.s64 %rd127, %rd126, %rd24;
add.s64 %rd26, %rd127, %rd25;
ld.local.u32 %r9, [%rd4+408];
add.s32 %r206, %r9, -1;
setp.lt.s32	%p8, %r206, 1;
mov.u64 %rd360, %rd9;
mov.u64 %rd369, %rd118;
@%p8 bra BB65_16;

mul.wide.s32 %rd129, %r9, 8;
add.s64 %rd353, %rd4, %rd129;
cvt.u64.u32	%rd361, %r33;
mov.u64 %rd370, 0;

BB65_12:
ld.local.u64 %rd33, [%rd353];
or.b64 %rd130, %rd361, %rd33;
and.b64 %rd131, %rd130, -4294967296;
setp.eq.s64	%p9, %rd131, 0;
@%p9 bra BB65_14;
bra.uni BB65_13;

BB65_14:
cvt.u32.u64	%r51, %rd33;
cvt.u32.u64	%r52, %rd361;
div.u32 %r53, %r52, %r51;
rem.u32 %r54, %r52, %r51;
cvt.u64.u32	%rd362, %r53;
cvt.u64.u32	%rd354, %r54;
bra.uni BB65_15;

BB65_13:
div.u64 %rd362, %rd361, %rd33;
rem.u64 %rd354, %rd361, %rd33;

BB65_15:
mov.u64 %rd361, %rd362;
ld.local.u64 %rd132, [%rd353+200];
mul.lo.s64 %rd133, %rd132, %rd354;
add.s64 %rd370, %rd133, %rd370;
add.s64 %rd353, %rd353, -8;
add.s32 %r206, %r206, -1;
setp.gt.s32	%p10, %r206, 0;
mov.u64 %rd360, %rd361;
mov.u64 %rd369, %rd370;
@%p10 bra BB65_12;

BB65_16:
ld.local.u64 %rd134, [%rd4+208];
mul.lo.s64 %rd135, %rd134, %rd360;
add.s64 %rd44, %rd135, %rd369;
mov.u32 %r55, %nctaid.y;
setp.eq.s32	%p11, %r55, 1;
mov.u32 %r56, %ntid.y;
cvt.u64.u32	%rd45, %r56;
@%p11 bra BB65_54;
bra.uni BB65_17;

BB65_54:
cvt.u64.u32	%rd295, %r33;
ld.local.u64 %rd85, [%rd3];
ld.local.u64 %rd86, [%rd4];
min.u64 %rd296, %rd103, %rd45;
cvt.u32.u64	%r23, %rd296;
setp.ge.u64	%p51, %rd295, %rd104;
mov.u64 %rd391, %rd105;
@%p51 bra BB65_64;

mov.u32 %r173, %tid.y;
cvt.u64.u32	%rd375, %r173;
setp.ge.u64	%p52, %rd375, %rd103;
mov.u64 %rd391, %rd105;
@%p52 bra BB65_64;

mov.u64 %rd392, %rd105;

BB65_57:
mul.lo.s32 %r175, %r56, 3;
cvt.u64.u32	%rd297, %r175;
add.s64 %rd90, %rd375, %rd297;
setp.lt.u64	%p53, %rd90, %rd103;
add.s64 %rd91, %rd375, %rd45;
shl.b32 %r176, %r56, 1;
cvt.u64.u32	%rd299, %r176;
add.s64 %rd92, %rd375, %rd299;
mul.lo.s64 %rd300, %rd91, %rd102;
add.s64 %rd301, %rd300, %rd44;
add.s64 %rd93, %rd86, %rd301;
mul.lo.s64 %rd302, %rd92, %rd102;
add.s64 %rd303, %rd302, %rd44;
add.s64 %rd94, %rd86, %rd303;
@%p53 bra BB65_62;
bra.uni BB65_58;

BB65_62:
mul.lo.s64 %rd317, %rd375, %rd102;
add.s64 %rd318, %rd317, %rd44;
add.s64 %rd319, %rd86, %rd318;
ld.s8 %rd320, [%rd319];
ld.s8 %rd321, [%rd93];
ld.s8 %rd322, [%rd94];
mul.lo.s64 %rd323, %rd90, %rd102;
add.s64 %rd324, %rd323, %rd44;
add.s64 %rd325, %rd86, %rd324;
ld.s8 %rd326, [%rd325];
mul.lo.s64 %rd327, %rd320, %rd392;
mul.lo.s64 %rd328, %rd327, %rd321;
mul.lo.s64 %rd329, %rd328, %rd322;
mul.lo.s64 %rd393, %rd329, %rd326;
bra.uni BB65_63;

BB65_58:
setp.lt.u64	%p54, %rd92, %rd103;
@%p54 bra BB65_61;
bra.uni BB65_59;

BB65_61:
mul.lo.s64 %rd309, %rd375, %rd102;
add.s64 %rd310, %rd309, %rd44;
add.s64 %rd311, %rd86, %rd310;
ld.s8 %rd312, [%rd311];
ld.s8 %rd313, [%rd93];
ld.s8 %rd314, [%rd94];
mul.lo.s64 %rd315, %rd312, %rd392;
mul.lo.s64 %rd316, %rd315, %rd313;
mul.lo.s64 %rd393, %rd316, %rd314;
bra.uni BB65_63;

BB65_59:
mul.lo.s64 %rd304, %rd375, %rd102;
add.s64 %rd305, %rd304, %rd44;
add.s64 %rd306, %rd86, %rd305;
ld.s8 %rd307, [%rd306];
mul.lo.s64 %rd393, %rd307, %rd392;
setp.ge.u64	%p55, %rd91, %rd103;
@%p55 bra BB65_63;

ld.s8 %rd308, [%rd93];
mul.lo.s64 %rd393, %rd393, %rd308;

BB65_63:
mov.u64 %rd392, %rd393;
shl.b32 %r178, %r56, 2;
cvt.u64.u32	%rd330, %r178;
add.s64 %rd375, %rd375, %rd330;
setp.lt.u64	%p56, %rd375, %rd103;
mov.u64 %rd391, %rd392;
@%p56 bra BB65_57;

BB65_64:
mov.u32 %r24, %tid.y;
mad.lo.s32 %r181, %r24, %r30, %r32;
mul.wide.u32 %rd331, %r181, 8;
mov.u64 %rd332, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd333, %rd332, %rd331;
st.shared.u64 [%rd333], %rd391;
clz.b32 %r182, %r23;
mov.u32 %r183, 31;
sub.s32 %r184, %r183, %r182;
mov.u32 %r185, 1;
shl.b32 %r186, %r185, %r184;
setp.eq.s32	%p57, %r23, %r186;
selp.u32	%r187, 1, 0, %p57;
shr.s32 %r209, %r186, %r187;
setp.lt.s32	%p58, %r209, 1;
@%p58 bra BB65_68;

BB65_65:
bar.sync 0;
add.s32 %r188, %r209, %r24;
setp.lt.u32	%p59, %r188, %r23;
setp.lt.u32	%p60, %r24, %r209;
and.pred %p61, %p60, %p59;
@!%p61 bra BB65_67;
bra.uni BB65_66;

BB65_66:
cvt.u64.u32	%rd334, %r181;
mul.lo.s32 %r193, %r209, %r30;
cvt.u64.u32	%rd338, %r193;
add.s64 %rd339, %rd338, %rd334;
shl.b64 %rd340, %rd339, 3;
add.s64 %rd341, %rd332, %rd340;
ld.shared.u64 %rd342, [%rd341];
ld.shared.u64 %rd343, [%rd333];
mul.lo.s64 %rd344, %rd342, %rd343;
st.shared.u64 [%rd333], %rd344;

BB65_67:
shr.s32 %r209, %r209, 1;
setp.gt.s32	%p62, %r209, 0;
@%p62 bra BB65_65;

BB65_68:
setp.lt.u64	%p63, %rd295, %rd104;
setp.eq.s32	%p64, %r24, 0;
and.pred %p65, %p64, %p63;
@!%p65 bra BB65_70;
bra.uni BB65_69;

BB65_69:
ld.shared.u64 %rd349, [%rd333];
add.s64 %rd350, %rd85, %rd26;
st.u8 [%rd350], %rd349;
bra.uni BB65_70;

BB65_17:
cvt.u64.u32	%rd136, %r33;
mov.u32 %r61, %ctaid.y;
shl.b32 %r62, %r61, 8;
cvt.u64.u32	%rd137, %r62;
sub.s64 %rd138, %rd103, %rd137;
mov.u64 %rd139, 256;
min.u64 %rd46, %rd138, %rd139;
ld.local.u64 %rd47, [%rd4];
mul.lo.s64 %rd140, %rd137, %rd102;
add.s64 %rd48, %rd140, %rd44;
min.u64 %rd141, %rd46, %rd45;
cvt.u32.u64	%r13, %rd141;
setp.ge.u64	%p12, %rd136, %rd104;
mov.u64 %rd398, %rd105;
@%p12 bra BB65_27;

mov.u32 %r63, %tid.y;
cvt.u64.u32	%rd373, %r63;
setp.ge.u64	%p13, %rd373, %rd46;
mov.u64 %rd376, %rd105;
mov.u64 %rd398, %rd376;
@%p13 bra BB65_27;

mov.u64 %rd399, %rd105;

BB65_20:
mul.lo.s32 %r66, %r56, 3;
cvt.u64.u32	%rd143, %r66;
add.s64 %rd52, %rd373, %rd143;
setp.lt.u64	%p14, %rd52, %rd46;
add.s64 %rd53, %rd373, %rd45;
shl.b32 %r67, %r56, 1;
cvt.u64.u32	%rd145, %r67;
add.s64 %rd54, %rd373, %rd145;
mul.lo.s64 %rd146, %rd53, %rd102;
add.s64 %rd147, %rd146, %rd48;
add.s64 %rd55, %rd47, %rd147;
mul.lo.s64 %rd148, %rd54, %rd102;
add.s64 %rd149, %rd148, %rd48;
add.s64 %rd56, %rd47, %rd149;
@%p14 bra BB65_25;
bra.uni BB65_21;

BB65_25:
mul.lo.s64 %rd163, %rd373, %rd102;
add.s64 %rd164, %rd163, %rd48;
add.s64 %rd165, %rd47, %rd164;
ld.s8 %rd166, [%rd165];
ld.s8 %rd167, [%rd55];
ld.s8 %rd168, [%rd56];
mul.lo.s64 %rd169, %rd52, %rd102;
add.s64 %rd170, %rd169, %rd48;
add.s64 %rd171, %rd47, %rd170;
ld.s8 %rd172, [%rd171];
mul.lo.s64 %rd173, %rd166, %rd399;
mul.lo.s64 %rd174, %rd173, %rd167;
mul.lo.s64 %rd175, %rd174, %rd168;
mul.lo.s64 %rd400, %rd175, %rd172;
bra.uni BB65_26;

BB65_21:
setp.lt.u64	%p15, %rd54, %rd46;
@%p15 bra BB65_24;
bra.uni BB65_22;

BB65_24:
mul.lo.s64 %rd155, %rd373, %rd102;
add.s64 %rd156, %rd155, %rd48;
add.s64 %rd157, %rd47, %rd156;
ld.s8 %rd158, [%rd157];
ld.s8 %rd159, [%rd55];
ld.s8 %rd160, [%rd56];
mul.lo.s64 %rd161, %rd158, %rd399;
mul.lo.s64 %rd162, %rd161, %rd159;
mul.lo.s64 %rd400, %rd162, %rd160;
bra.uni BB65_26;

BB65_22:
mul.lo.s64 %rd150, %rd373, %rd102;
add.s64 %rd151, %rd150, %rd48;
add.s64 %rd152, %rd47, %rd151;
ld.s8 %rd153, [%rd152];
mul.lo.s64 %rd400, %rd153, %rd399;
setp.ge.u64	%p16, %rd53, %rd46;
@%p16 bra BB65_26;

ld.s8 %rd154, [%rd55];
mul.lo.s64 %rd400, %rd400, %rd154;

BB65_26:
mov.u64 %rd399, %rd400;
shl.b32 %r69, %r56, 2;
cvt.u64.u32	%rd176, %r69;
add.s64 %rd373, %rd373, %rd176;
setp.lt.u64	%p17, %rd373, %rd46;
mov.u64 %rd383, %rd399;
mov.u64 %rd398, %rd383;
@%p17 bra BB65_20;

BB65_27:
mov.u64 %rd63, %rd398;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r72, %r14, %r30, %r32;
mul.wide.u32 %rd177, %r72, 8;
mov.u64 %rd178, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd179, %rd178, %rd177;
st.shared.u64 [%rd179], %rd63;
clz.b32 %r73, %r13;
mov.u32 %r74, 31;
sub.s32 %r75, %r74, %r73;
mov.u32 %r76, 1;
shl.b32 %r77, %r76, %r75;
setp.eq.s32	%p18, %r13, %r77;
selp.u32	%r78, 1, 0, %p18;
shr.s32 %r207, %r77, %r78;
setp.lt.s32	%p19, %r207, 1;
@%p19 bra BB65_31;

BB65_28:
bar.sync 0;
add.s32 %r79, %r207, %r14;
setp.lt.u32	%p20, %r79, %r13;
setp.lt.u32	%p21, %r14, %r207;
and.pred %p22, %p21, %p20;
@!%p22 bra BB65_30;
bra.uni BB65_29;

BB65_29:
cvt.u64.u32	%rd180, %r72;
mul.lo.s32 %r84, %r207, %r30;
cvt.u64.u32	%rd184, %r84;
add.s64 %rd185, %rd184, %rd180;
shl.b64 %rd186, %rd185, 3;
add.s64 %rd187, %rd178, %rd186;
ld.shared.u64 %rd188, [%rd187];
ld.shared.u64 %rd189, [%rd179];
mul.lo.s64 %rd190, %rd188, %rd189;
st.shared.u64 [%rd179], %rd190;

BB65_30:
shr.s32 %r207, %r207, 1;
setp.gt.s32	%p23, %r207, 0;
@%p23 bra BB65_28;

BB65_31:
setp.lt.u64	%p24, %rd136, %rd104;
setp.eq.s32	%p25, %r14, 0;
and.pred %p26, %p25, %p24;
@!%p26 bra BB65_33;
bra.uni BB65_32;

BB65_32:
ld.shared.u64 %rd195, [%rd179];
add.u64 %rd196, %SP, 8;
cvta.to.local.u64 %rd197, %rd196;
st.local.u64 [%rd197], %rd195;
ld.local.u64 %rd198, [%rd197];
add.u64 %rd199, %SP, 0;
cvta.to.local.u64 %rd200, %rd199;
st.local.u64 [%rd200], %rd198;
ld.local.u64 %rd201, [%rd200];
cvt.u64.u32	%rd202, %r61;
mul.lo.s64 %rd203, %rd202, %rd104;
add.s64 %rd205, %rd203, %rd136;
cvta.to.global.u64 %rd206, %rd106;
shl.b64 %rd207, %rd205, 3;
add.s64 %rd208, %rd206, %rd207;
st.volatile.global.u64 [%rd208], %rd201;

BB65_33:
membar.gl;
bar.sync 0;
or.b32 %r99, %r14, %r32;
setp.ne.s32	%p27, %r99, 0;
@%p27 bra BB65_35;

cvta.to.global.u64 %rd209, %rd107;
mul.wide.u32 %rd210, %r31, 4;
add.s64 %rd211, %rd209, %rd210;
atom.global.add.u32 %r101, [%rd211], 1;
add.s32 %r103, %r55, -1;
setp.eq.s32	%p28, %r101, %r103;
selp.u32	%r104, 1, 0, %p28;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r104;

BB65_35:
bar.sync 0;
ld.shared.u32 %r105, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE14ReduceMultiplyIlES2_Lin1ELin1EEv10TensorInfoIT_T0_ES8_S7_S7_S7_T1_T2_T3_T4_PVS9_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p29, %r105, 0;
@%p29 bra BB65_70;

setp.ge.u32	%p30, %r14, %r55;
mov.u64 %rd397, %rd105;
@%p30 bra BB65_38;

cvt.u64.u32	%rd212, %r14;
mul.lo.s64 %rd213, %rd212, %rd104;
add.s64 %rd215, %rd213, %rd136;
cvta.to.global.u64 %rd216, %rd106;
shl.b64 %rd217, %rd215, 3;
add.s64 %rd218, %rd216, %rd217;
ld.volatile.global.u64 %rd397, [%rd218];

BB65_38:
mov.u64 %rd65, %rd397;
setp.lt.u32	%p31, %r55, %r56;
sub.s32 %r119, %r55, %r56;
cvt.u64.u32	%rd220, %r119;
selp.b64	%rd66, 0, %rd220, %p31;
ld.local.u64 %rd67, [%rd3];
min.u32 %r18, %r55, %r56;
mov.u64 %rd394, %rd65;
@%p12 bra BB65_48;

cvt.u64.u32	%rd374, %r14;
setp.ge.u64	%p33, %rd374, %rd66;
mov.u64 %rd385, %rd65;
mov.u64 %rd394, %rd385;
@%p33 bra BB65_48;

mov.u64 %rd395, %rd65;

BB65_41:
mul.lo.s32 %r122, %r56, 3;
cvt.u64.u32	%rd221, %r122;
add.s64 %rd71, %rd374, %rd221;
setp.lt.u64	%p35, %rd71, %rd66;
add.s64 %rd72, %rd374, %rd45;
shl.b32 %r125, %r56, 1;
cvt.u64.u32	%rd73, %r125;
add.s64 %rd74, %rd374, %rd73;
mul.lo.s64 %rd225, %rd45, %rd104;
add.s64 %rd75, %rd225, %rd136;
mul.lo.s64 %rd227, %rd374, %rd104;
add.s64 %rd228, %rd227, %rd75;
cvta.to.global.u64 %rd229, %rd106;
shl.b64 %rd230, %rd228, 3;
add.s64 %rd76, %rd229, %rd230;
mul.lo.s64 %rd231, %rd72, %rd104;
add.s64 %rd232, %rd231, %rd75;
shl.b64 %rd233, %rd232, 3;
add.s64 %rd77, %rd229, %rd233;
@%p35 bra BB65_46;
bra.uni BB65_42;

BB65_46:
ld.volatile.global.u64 %rd251, [%rd76];
mul.lo.s64 %rd253, %rd74, %rd104;
add.s64 %rd254, %rd253, %rd75;
shl.b64 %rd255, %rd254, 3;
add.s64 %rd257, %rd229, %rd255;
mul.lo.s64 %rd262, %rd71, %rd104;
add.s64 %rd263, %rd262, %rd75;
shl.b64 %rd264, %rd263, 3;
add.s64 %rd265, %rd229, %rd264;
mul.lo.s64 %rd266, %rd251, %rd395;
ld.volatile.global.u64 %rd267, [%rd77];
mul.lo.s64 %rd268, %rd266, %rd267;
ld.volatile.global.u64 %rd269, [%rd257];
mul.lo.s64 %rd270, %rd268, %rd269;
ld.volatile.global.u64 %rd271, [%rd265];
mul.lo.s64 %rd396, %rd270, %rd271;
bra.uni BB65_47;

BB65_42:
setp.lt.u64	%p37, %rd74, %rd66;
@%p37 bra BB65_45;
bra.uni BB65_43;

BB65_45:
ld.volatile.global.u64 %rd240, [%rd76];
mul.lo.s64 %rd242, %rd74, %rd104;
add.s64 %rd243, %rd242, %rd75;
shl.b64 %rd245, %rd243, 3;
add.s64 %rd246, %rd229, %rd245;
mul.lo.s64 %rd247, %rd240, %rd395;
ld.volatile.global.u64 %rd248, [%rd77];
mul.lo.s64 %rd249, %rd247, %rd248;
ld.volatile.global.u64 %rd250, [%rd246];
mul.lo.s64 %rd396, %rd249, %rd250;
bra.uni BB65_47;

BB65_43:
ld.volatile.global.u64 %rd238, [%rd76];
mul.lo.s64 %rd396, %rd238, %rd395;
setp.ge.u64	%p39, %rd72, %rd66;
@%p39 bra BB65_47;

ld.volatile.global.u64 %rd239, [%rd77];
mul.lo.s64 %rd396, %rd396, %rd239;

BB65_47:
mov.u64 %rd395, %rd396;
shl.b32 %r142, %r56, 2;
cvt.u64.u32	%rd272, %r142;
add.s64 %rd374, %rd374, %rd272;
setp.lt.u64	%p41, %rd374, %rd66;
mov.u64 %rd394, %rd395;
@%p41 bra BB65_41;

BB65_48:
st.shared.u64 [%rd179], %rd394;
clz.b32 %r148, %r18;
sub.s32 %r150, %r74, %r148;
shl.b32 %r152, %r76, %r150;
setp.eq.s32	%p42, %r18, %r152;
selp.u32	%r153, 1, 0, %p42;
shr.s32 %r208, %r152, %r153;
setp.lt.s32	%p43, %r208, 1;
@%p43 bra BB65_52;

BB65_49:
bar.sync 0;
add.s32 %r154, %r208, %r14;
setp.lt.u32	%p44, %r154, %r18;
setp.lt.u32	%p45, %r14, %r208;
and.pred %p46, %p45, %p44;
@!%p46 bra BB65_51;
bra.uni BB65_50;

BB65_50:
cvt.u64.u32	%rd278, %r72;
mul.lo.s32 %r159, %r208, %r30;
cvt.u64.u32	%rd282, %r159;
add.s64 %rd283, %rd282, %rd278;
shl.b64 %rd284, %rd283, 3;
add.s64 %rd285, %rd178, %rd284;
ld.shared.u64 %rd286, [%rd285];
ld.shared.u64 %rd287, [%rd179];
mul.lo.s64 %rd288, %rd286, %rd287;
st.shared.u64 [%rd179], %rd288;

BB65_51:
shr.s32 %r208, %r208, 1;
setp.gt.s32	%p47, %r208, 0;
@%p47 bra BB65_49;

BB65_52:
@!%p26 bra BB65_70;
bra.uni BB65_53;

BB65_53:
ld.shared.u64 %rd293, [%rd179];
add.s64 %rd294, %rd67, %rd26;
st.u8 [%rd294], %rd293;

BB65_70:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7[8]
)
{
.reg .pred %p<17>;
.reg .b32 %r<35>;
.reg .b64 %rd<129>;


ld.param.u32 %r14, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r15, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd23, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd24, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1;
mov.u32 %r16, %nctaid.y;
mov.u32 %r17, %ctaid.z;
mov.u32 %r18, %ctaid.y;
mad.lo.s32 %r19, %r16, %r17, %r18;
mov.u32 %r20, %nctaid.x;
mov.u32 %r21, %ctaid.x;
mad.lo.s32 %r1, %r19, %r20, %r21;
setp.ge.u32	%p1, %r1, %r15;
@%p1 bra BB66_24;

ld.param.u64 %rd25, [%rd2];
cvta.to.global.u64 %rd3, %rd25;
ld.param.u32 %r22, [%rd2+108];
mul.lo.s32 %r2, %r1, %r22;
mov.u32 %r3, %tid.x;
mov.u32 %r4, %ntid.x;
setp.ge.u32	%p2, %r3, %r14;
mov.u64 %rd126, %rd23;
@%p2 bra BB66_4;

mov.u32 %r32, %r3;
mov.u64 %rd127, %rd23;

BB66_3:
mov.u32 %r5, %r32;
add.s32 %r23, %r5, %r2;
cvt.u64.u32	%rd26, %r23;
add.s64 %rd27, %rd3, %rd26;
ld.global.s8 %rd28, [%rd27];
add.s64 %rd127, %rd28, %rd127;
add.s32 %r6, %r4, %r5;
setp.lt.u32	%p3, %r6, %r14;
mov.u32 %r32, %r6;
mov.u64 %rd111, %rd127;
mov.u64 %rd126, %rd111;
@%p3 bra BB66_3;

BB66_4:
mov.u64 %rd112, %rd126;
mov.u64 %rd6, %rd112;
setp.eq.s32	%p4, %r4, 0;
mov.u64 %rd121, %rd23;
@%p4 bra BB66_19;

mul.wide.u32 %rd29, %r3, 8;
mov.u64 %rd30, smemChar;
add.s64 %rd7, %rd30, %rd29;
setp.ge.u32	%p5, %r3, %r4;
@%p5 bra BB66_7;

st.shared.u64 [%rd7], %rd6;

BB66_7:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r4, %r7;
setp.ge.u32	%p6, %r7, %r4;
mov.u64 %rd123, %rd6;
@%p6 bra BB66_13;

div.u32 %r24, %r3, %r7;
setp.ne.s32	%p7, %r24, 0;
mov.u64 %rd113, %rd6;
mov.u64 %rd123, %rd113;
@%p7 bra BB66_13;

setp.lt.u32	%p8, %r3, %r4;
selp.b64	%rd124, %rd6, %rd23, %p8;
add.s32 %r33, %r7, %r3;
setp.ge.u32	%p9, %r33, %r4;
@%p9 bra BB66_12;

mov.u64 %rd125, %rd124;

BB66_11:
mul.wide.u32 %rd31, %r33, 8;
add.s64 %rd33, %rd30, %rd31;
ld.shared.u64 %rd34, [%rd33];
add.s64 %rd125, %rd34, %rd125;
add.s32 %r33, %r33, %r7;
setp.lt.u32	%p10, %r33, %r4;
mov.u64 %rd124, %rd125;
@%p10 bra BB66_11;

BB66_12:
mov.u64 %rd123, %rd124;
mov.u32 %r25, %tid.x;
mul.wide.u32 %rd35, %r25, 8;
add.s64 %rd37, %rd30, %rd35;
st.shared.u64 [%rd37], %rd123;

BB66_13:
mov.u64 %rd12, %rd123;
bar.sync 0;
setp.ne.s32	%p11, %r3, 0;
mov.u64 %rd121, %rd12;
@%p11 bra BB66_19;

setp.eq.s32	%p12, %r8, 32;
@%p12 bra BB66_18;
bra.uni BB66_15;

BB66_18:
ld.shared.u64 %rd41, [smemChar+8];
add.s64 %rd42, %rd41, %rd12;
ld.shared.u64 %rd43, [smemChar+16];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+24];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+32];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+40];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+48];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+56];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+64];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+72];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+80];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+88];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+96];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+104];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+112];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+120];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+128];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+136];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+144];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+152];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+160];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+168];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+176];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+184];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+192];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+200];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+208];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+216];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+224];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+232];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+240];
add.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+248];
add.s64 %rd121, %rd101, %rd100;
bra.uni BB66_19;

BB66_15:
add.s64 %rd108, %rd30, 8;
mov.u32 %r34, 1;
setp.lt.u32	%p13, %r8, 2;
mov.u64 %rd119, %rd12;
mov.u64 %rd121, %rd119;
@%p13 bra BB66_19;

mov.u64 %rd122, %rd12;

BB66_17:
ld.shared.u64 %rd40, [%rd108];
add.s64 %rd122, %rd40, %rd122;
add.s64 %rd108, %rd108, 8;
add.s32 %r34, %r34, 1;
setp.lt.u32	%p14, %r34, %r8;
mov.u64 %rd121, %rd122;
@%p14 bra BB66_17;

BB66_19:
setp.ne.s32	%p15, %r3, 0;
@%p15 bra BB66_24;

or.b64 %rd102, %rd121, %rd24;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p16, %rd103, 0;
@%p16 bra BB66_22;

div.s64 %rd128, %rd121, %rd24;
bra.uni BB66_23;

BB66_22:
cvt.u32.u64	%r27, %rd24;
cvt.u32.u64	%r28, %rd121;
div.u32 %r29, %r28, %r27;
cvt.u64.u32	%rd128, %r29;

BB66_23:
ld.param.u64 %rd104, [%rd1];
cvta.to.global.u64 %rd105, %rd104;
ld.param.u32 %r30, [%rd1+108];
mul.lo.s32 %r31, %r1, %r30;
cvt.u64.u32	%rd106, %r31;
add.s64 %rd107, %rd105, %rd106;
st.global.u8 [%rd107], %rd128;

BB66_24:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_7[1],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8[8]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<5>;
.reg .b32 %r<28>;
.reg .b64 %rd<25>;


ld.param.u32 %r7, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r8, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd23, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5];
ld.param.u64 %rd12, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
shl.b32 %r17, %r16, 9;
mov.u32 %r18, %tid.x;
add.s32 %r1, %r17, %r18;
setp.ge.u32	%p1, %r1, %r9;
@%p1 bra BB67_7;

ld.param.u64 %rd13, [%rd2];
cvta.to.global.u64 %rd3, %rd13;
ld.param.u32 %r20, [%rd2+108];
mul.lo.s32 %r27, %r1, %r20;
setp.eq.s32	%p2, %r8, 0;
mov.u32 %r26, 0;
@%p2 bra BB67_3;

BB67_2:
cvt.u64.u32	%rd14, %r27;
add.s64 %rd15, %rd3, %rd14;
ld.global.s8 %rd16, [%rd15];
add.s64 %rd23, %rd16, %rd23;
add.s32 %r27, %r27, %r7;
add.s32 %r26, %r26, 1;
setp.lt.u32	%p3, %r26, %r8;
@%p3 bra BB67_2;

BB67_3:
or.b64 %rd17, %rd23, %rd12;
and.b64 %rd18, %rd17, -4294967296;
setp.eq.s64	%p4, %rd18, 0;
@%p4 bra BB67_5;

div.s64 %rd24, %rd23, %rd12;
bra.uni BB67_6;

BB67_5:
cvt.u32.u64	%r21, %rd12;
cvt.u32.u64	%r22, %rd23;
div.u32 %r23, %r22, %r21;
cvt.u64.u32	%rd24, %r23;

BB67_6:
ld.param.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
ld.param.u32 %r24, [%rd1+108];
mul.lo.s32 %r25, %r1, %r24;
cvt.u64.u32	%rd21, %r25;
add.s64 %rd22, %rd20, %rd21;
st.global.u8 [%rd22], %rd24;

BB67_7:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_7[1],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8[8],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot68[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<61>;
.reg .b32 %r<219>;
.reg .b64 %rd<214>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd213, __local_depot68;
cvta.local.u64 %SP, %rd213;
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3];
ld.param.u32 %r43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4];
ld.param.u64 %rd44, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5];
ld.param.u64 %rd45, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8];
ld.param.u64 %rd46, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9];
ld.param.u64 %rd47, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10];
mov.u64 %rd48, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0;
mov.u64 %rd49, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1;
ld.param.u64 %rd50, [%rd48];
cvta.to.global.u64 %rd51, %rd50;
ld.param.u64 %rd52, [%rd49];
cvta.to.global.u64 %rd1, %rd52;
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r1, %r44, %r45, %r46;
mov.u32 %r217, %tid.y;
ld.param.u32 %r47, [%rd48+108];
mul.lo.s32 %r48, %r1, %r47;
ld.param.u32 %r49, [%rd49+108];
mul.lo.s32 %r3, %r1, %r49;
mov.u32 %r50, %nctaid.y;
setp.eq.s32	%p1, %r50, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd53, %r48;
add.s64 %rd2, %rd51, %rd53;
@%p1 bra BB68_38;
bra.uni BB68_1;

BB68_38:
setp.lt.u32	%p44, %r1, %r43;
min.u32 %r31, %r42, %r4;
setp.lt.u32	%p45, %r217, %r42;
and.pred %p46, %p44, %p45;
mov.u64 %rd202, %rd44;
@!%p46 bra BB68_47;
bra.uni BB68_39;

BB68_39:
mov.u64 %rd203, %rd44;

BB68_40:
mad.lo.s32 %r33, %r4, 3, %r217;
setp.lt.u32	%p47, %r33, %r42;
add.s32 %r34, %r217, %r4;
shl.b32 %r179, %r4, 1;
add.s32 %r35, %r217, %r179;
mad.lo.s32 %r180, %r217, %r41, %r3;
cvt.u64.u32	%rd150, %r180;
add.s64 %rd30, %rd1, %rd150;
mad.lo.s32 %r181, %r34, %r41, %r3;
cvt.u64.u32	%rd151, %r181;
add.s64 %rd31, %rd1, %rd151;
mad.lo.s32 %r182, %r35, %r41, %r3;
cvt.u64.u32	%rd152, %r182;
add.s64 %rd32, %rd1, %rd152;
@%p47 bra BB68_45;
bra.uni BB68_41;

BB68_45:
ld.global.s8 %rd160, [%rd30];
ld.global.s8 %rd161, [%rd31];
ld.global.s8 %rd162, [%rd32];
mad.lo.s32 %r183, %r33, %r41, %r3;
cvt.u64.u32	%rd163, %r183;
add.s64 %rd164, %rd1, %rd163;
ld.global.s8 %rd165, [%rd164];
add.s64 %rd166, %rd160, %rd203;
add.s64 %rd167, %rd166, %rd161;
add.s64 %rd168, %rd167, %rd162;
add.s64 %rd204, %rd168, %rd165;
bra.uni BB68_46;

BB68_41:
setp.lt.u32	%p48, %r35, %r42;
@%p48 bra BB68_44;
bra.uni BB68_42;

BB68_44:
ld.global.s8 %rd155, [%rd30];
ld.global.s8 %rd156, [%rd31];
ld.global.s8 %rd157, [%rd32];
add.s64 %rd158, %rd155, %rd203;
add.s64 %rd159, %rd158, %rd156;
add.s64 %rd204, %rd159, %rd157;
bra.uni BB68_46;

BB68_42:
ld.global.s8 %rd153, [%rd30];
add.s64 %rd204, %rd153, %rd203;
setp.ge.u32	%p49, %r34, %r42;
@%p49 bra BB68_46;

ld.global.s8 %rd154, [%rd31];
add.s64 %rd204, %rd204, %rd154;

BB68_46:
mov.u64 %rd203, %rd204;
shl.b32 %r185, %r4, 2;
add.s32 %r217, %r217, %r185;
setp.lt.u32	%p50, %r217, %r42;
mov.u64 %rd202, %rd203;
@%p50 bra BB68_40;

BB68_47:
mov.u32 %r37, %tid.y;
mad.lo.s32 %r188, %r37, %r44, %r46;
mul.wide.u32 %rd169, %r188, 8;
mov.u64 %rd170, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd171, %rd170, %rd169;
st.shared.u64 [%rd171], %rd202;
clz.b32 %r189, %r31;
mov.u32 %r190, 31;
sub.s32 %r191, %r190, %r189;
mov.u32 %r192, 1;
shl.b32 %r193, %r192, %r191;
setp.eq.s32	%p51, %r31, %r193;
selp.u32	%r194, 1, 0, %p51;
shr.s32 %r218, %r193, %r194;
setp.lt.s32	%p52, %r218, 1;
@%p52 bra BB68_51;

BB68_48:
bar.sync 0;
add.s32 %r195, %r218, %r37;
setp.lt.u32	%p53, %r195, %r31;
setp.lt.u32	%p54, %r37, %r218;
and.pred %p55, %p54, %p53;
@!%p55 bra BB68_50;
bra.uni BB68_49;

BB68_49:
cvt.u64.u32	%rd172, %r188;
mul.lo.s32 %r200, %r218, %r44;
cvt.u64.u32	%rd176, %r200;
add.s64 %rd177, %rd176, %rd172;
shl.b64 %rd178, %rd177, 3;
add.s64 %rd179, %rd170, %rd178;
ld.shared.u64 %rd180, [%rd179];
ld.shared.u64 %rd181, [%rd171];
add.s64 %rd182, %rd180, %rd181;
st.shared.u64 [%rd171], %rd182;

BB68_50:
shr.s32 %r218, %r218, 1;
setp.gt.s32	%p56, %r218, 0;
@%p56 bra BB68_48;

BB68_51:
setp.eq.s32	%p58, %r37, 0;
and.pred %p59, %p58, %p44;
@!%p59 bra BB68_56;
bra.uni BB68_52;

BB68_52:
ld.shared.u64 %rd40, [%rd171];
or.b64 %rd186, %rd40, %rd45;
and.b64 %rd187, %rd186, -4294967296;
setp.eq.s64	%p60, %rd187, 0;
@%p60 bra BB68_54;

div.s64 %rd212, %rd40, %rd45;
bra.uni BB68_55;

BB68_1:
setp.lt.u32	%p2, %r1, %r43;
mov.u32 %r51, %ctaid.y;
shl.b32 %r52, %r51, 8;
sub.s32 %r53, %r42, %r52;
mov.u32 %r54, 256;
min.u32 %r5, %r53, %r54;
mad.lo.s32 %r6, %r52, %r41, %r3;
min.u32 %r7, %r5, %r4;
setp.lt.u32	%p3, %r217, %r5;
and.pred %p4, %p2, %p3;
mov.u64 %rd209, %rd44;
@!%p4 bra BB68_10;
bra.uni BB68_2;

BB68_2:
mov.u32 %r213, %tid.y;
mov.u64 %rd210, %rd44;

BB68_3:
mad.lo.s32 %r10, %r4, 3, %r213;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r213, %r4;
shl.b32 %r56, %r4, 1;
add.s32 %r12, %r213, %r56;
mad.lo.s32 %r57, %r213, %r41, %r6;
cvt.u64.u32	%rd54, %r57;
add.s64 %rd4, %rd1, %rd54;
mad.lo.s32 %r58, %r11, %r41, %r6;
cvt.u64.u32	%rd55, %r58;
add.s64 %rd5, %rd1, %rd55;
mad.lo.s32 %r59, %r12, %r41, %r6;
cvt.u64.u32	%rd56, %r59;
add.s64 %rd6, %rd1, %rd56;
@%p5 bra BB68_8;
bra.uni BB68_4;

BB68_8:
ld.global.s8 %rd64, [%rd4];
ld.global.s8 %rd65, [%rd5];
ld.global.s8 %rd66, [%rd6];
mad.lo.s32 %r60, %r10, %r41, %r6;
cvt.u64.u32	%rd67, %r60;
add.s64 %rd68, %rd1, %rd67;
ld.global.s8 %rd69, [%rd68];
add.s64 %rd70, %rd64, %rd210;
add.s64 %rd71, %rd70, %rd65;
add.s64 %rd72, %rd71, %rd66;
add.s64 %rd211, %rd72, %rd69;
bra.uni BB68_9;

BB68_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB68_7;
bra.uni BB68_5;

BB68_7:
ld.global.s8 %rd59, [%rd4];
ld.global.s8 %rd60, [%rd5];
ld.global.s8 %rd61, [%rd6];
add.s64 %rd62, %rd59, %rd210;
add.s64 %rd63, %rd62, %rd60;
add.s64 %rd211, %rd63, %rd61;
bra.uni BB68_9;

BB68_5:
ld.global.s8 %rd57, [%rd4];
add.s64 %rd211, %rd57, %rd210;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB68_9;

ld.global.s8 %rd58, [%rd5];
add.s64 %rd211, %rd211, %rd58;

BB68_9:
mov.u64 %rd210, %rd211;
shl.b32 %r62, %r4, 2;
add.s32 %r213, %r213, %r62;
setp.lt.u32	%p8, %r213, %r5;
mov.u64 %rd195, %rd210;
mov.u64 %rd209, %rd195;
@%p8 bra BB68_3;

BB68_10:
mov.u64 %rd12, %rd209;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r65, %r14, %r44, %r46;
mul.wide.u32 %rd73, %r65, 8;
mov.u64 %rd74, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd75, %rd74, %rd73;
st.shared.u64 [%rd75], %rd12;
clz.b32 %r66, %r7;
mov.u32 %r67, 31;
sub.s32 %r68, %r67, %r66;
mov.u32 %r69, 1;
shl.b32 %r70, %r69, %r68;
setp.eq.s32	%p9, %r7, %r70;
selp.u32	%r71, 1, 0, %p9;
shr.s32 %r214, %r70, %r71;
setp.lt.s32	%p10, %r214, 1;
@%p10 bra BB68_14;

BB68_11:
bar.sync 0;
add.s32 %r72, %r214, %r14;
setp.lt.u32	%p11, %r72, %r7;
setp.lt.u32	%p12, %r14, %r214;
and.pred %p13, %p12, %p11;
@!%p13 bra BB68_13;
bra.uni BB68_12;

BB68_12:
cvt.u64.u32	%rd76, %r65;
mul.lo.s32 %r77, %r214, %r44;
cvt.u64.u32	%rd80, %r77;
add.s64 %rd81, %rd80, %rd76;
shl.b64 %rd82, %rd81, 3;
add.s64 %rd83, %rd74, %rd82;
ld.shared.u64 %rd84, [%rd83];
ld.shared.u64 %rd85, [%rd75];
add.s64 %rd86, %rd84, %rd85;
st.shared.u64 [%rd75], %rd86;

BB68_13:
shr.s32 %r214, %r214, 1;
setp.gt.s32	%p14, %r214, 0;
@%p14 bra BB68_11;

BB68_14:
setp.eq.s32	%p16, %r14, 0;
and.pred %p17, %p16, %p2;
@!%p17 bra BB68_16;
bra.uni BB68_15;

BB68_15:
mov.u32 %r83, %tid.y;
mad.lo.s32 %r86, %r83, %r44, %r46;
mul.wide.u32 %rd87, %r86, 8;
add.s64 %rd89, %rd74, %rd87;
ld.shared.u64 %rd90, [%rd89];
add.u64 %rd91, %SP, 8;
cvta.to.local.u64 %rd92, %rd91;
st.local.u64 [%rd92], %rd90;
ld.local.u64 %rd93, [%rd92];
add.u64 %rd94, %SP, 0;
cvta.to.local.u64 %rd95, %rd94;
st.local.u64 [%rd95], %rd93;
ld.local.u64 %rd96, [%rd95];
mad.lo.s32 %r90, %r51, %r43, %r1;
cvta.to.global.u64 %rd97, %rd46;
mul.wide.u32 %rd98, %r90, 8;
add.s64 %rd99, %rd97, %rd98;
st.volatile.global.u64 [%rd99], %rd96;

BB68_16:
membar.gl;
bar.sync 0;
or.b32 %r93, %r14, %r46;
setp.ne.s32	%p18, %r93, 0;
@%p18 bra BB68_18;

cvta.to.global.u64 %rd100, %rd47;
mul.wide.u32 %rd101, %r45, 4;
add.s64 %rd102, %rd100, %rd101;
atom.global.add.u32 %r95, [%rd102], 1;
add.s32 %r97, %r50, -1;
setp.eq.s32	%p19, %r95, %r97;
selp.u32	%r98, 1, 0, %p19;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r98;

BB68_18:
bar.sync 0;
ld.shared.u32 %r99, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p20, %r99, 0;
@%p20 bra BB68_56;

setp.ge.u32	%p21, %r14, %r50;
mov.u64 %rd208, %rd44;
@%p21 bra BB68_21;

mov.u32 %r102, %tid.y;
mad.lo.s32 %r107, %r102, %r43, %r1;
cvta.to.global.u64 %rd103, %rd46;
mul.wide.u32 %rd104, %r107, 8;
add.s64 %rd105, %rd103, %rd104;
ld.volatile.global.u64 %rd208, [%rd105];

BB68_21:
mov.u64 %rd205, %rd208;
setp.lt.u32	%p23, %r50, %r4;
sub.s32 %r114, %r50, %r4;
selp.b32	%r115, 0, %r114, %p23;
min.u32 %r18, %r50, %r4;
setp.lt.u32	%p24, %r14, %r115;
and.pred %p25, %p2, %p24;
@!%p25 bra BB68_30;
bra.uni BB68_22;

BB68_22:
mov.u32 %r215, %r14;
mov.u64 %rd206, %rd205;

BB68_23:
mov.u32 %r20, %r215;
mad.lo.s32 %r21, %r4, 3, %r20;
setp.lt.u32	%p27, %r21, %r115;
add.s32 %r22, %r20, %r4;
shl.b32 %r23, %r4, 1;
add.s32 %r24, %r20, %r23;
mad.lo.s32 %r25, %r4, %r43, %r1;
mad.lo.s32 %r125, %r20, %r43, %r25;
cvta.to.global.u64 %rd106, %rd46;
mul.wide.u32 %rd107, %r125, 8;
add.s64 %rd16, %rd106, %rd107;
mad.lo.s32 %r126, %r22, %r43, %r25;
mul.wide.u32 %rd108, %r126, 8;
add.s64 %rd17, %rd106, %rd108;
@%p27 bra BB68_28;
bra.uni BB68_24;

BB68_28:
ld.volatile.global.u64 %rd119, [%rd16];
mad.lo.s32 %r138, %r24, %r43, %r25;
mul.wide.u32 %rd120, %r138, 8;
add.s64 %rd122, %rd106, %rd120;
mad.lo.s32 %r145, %r21, %r43, %r25;
mul.wide.u32 %rd123, %r145, 8;
add.s64 %rd124, %rd106, %rd123;
add.s64 %rd125, %rd119, %rd206;
ld.volatile.global.u64 %rd126, [%rd17];
add.s64 %rd127, %rd125, %rd126;
ld.volatile.global.u64 %rd128, [%rd122];
add.s64 %rd129, %rd127, %rd128;
ld.volatile.global.u64 %rd130, [%rd124];
add.s64 %rd207, %rd129, %rd130;
bra.uni BB68_29;

BB68_24:
setp.lt.u32	%p29, %r24, %r115;
@%p29 bra BB68_27;
bra.uni BB68_25;

BB68_27:
ld.volatile.global.u64 %rd111, [%rd16];
mad.lo.s32 %r136, %r24, %r43, %r25;
mul.wide.u32 %rd113, %r136, 8;
add.s64 %rd114, %rd106, %rd113;
add.s64 %rd115, %rd111, %rd206;
ld.volatile.global.u64 %rd116, [%rd17];
add.s64 %rd117, %rd115, %rd116;
ld.volatile.global.u64 %rd118, [%rd114];
add.s64 %rd207, %rd117, %rd118;
bra.uni BB68_29;

BB68_25:
ld.volatile.global.u64 %rd109, [%rd16];
add.s64 %rd207, %rd109, %rd206;
setp.ge.u32	%p31, %r22, %r115;
@%p31 bra BB68_29;

ld.volatile.global.u64 %rd110, [%rd17];
add.s64 %rd207, %rd207, %rd110;

BB68_29:
mov.u64 %rd206, %rd207;
shl.b32 %r147, %r4, 2;
add.s32 %r26, %r20, %r147;
setp.lt.u32	%p33, %r26, %r115;
mov.u32 %r215, %r26;
mov.u64 %rd205, %rd206;
@%p33 bra BB68_23;

BB68_30:
st.shared.u64 [%rd75], %rd205;
clz.b32 %r154, %r18;
sub.s32 %r156, %r67, %r154;
shl.b32 %r158, %r69, %r156;
setp.eq.s32	%p34, %r18, %r158;
selp.u32	%r159, 1, 0, %p34;
shr.s32 %r216, %r158, %r159;
setp.lt.s32	%p35, %r216, 1;
@%p35 bra BB68_34;

BB68_31:
bar.sync 0;
add.s32 %r160, %r216, %r14;
setp.lt.u32	%p36, %r160, %r18;
setp.lt.u32	%p37, %r14, %r216;
and.pred %p38, %p37, %p36;
@!%p38 bra BB68_33;
bra.uni BB68_32;

BB68_32:
cvt.u64.u32	%rd134, %r65;
mul.lo.s32 %r165, %r216, %r44;
cvt.u64.u32	%rd138, %r165;
add.s64 %rd139, %rd138, %rd134;
shl.b64 %rd140, %rd139, 3;
add.s64 %rd141, %rd74, %rd140;
ld.shared.u64 %rd142, [%rd141];
ld.shared.u64 %rd143, [%rd75];
add.s64 %rd144, %rd142, %rd143;
st.shared.u64 [%rd75], %rd144;

BB68_33:
shr.s32 %r216, %r216, 1;
setp.gt.s32	%p39, %r216, 0;
@%p39 bra BB68_31;

BB68_34:
@!%p17 bra BB68_56;
bra.uni BB68_35;

BB68_35:
ld.shared.u64 %rd25, [%rd75];
or.b64 %rd148, %rd25, %rd45;
and.b64 %rd149, %rd148, -4294967296;
setp.eq.s64	%p43, %rd149, 0;
@%p43 bra BB68_37;

div.s64 %rd26, %rd25, %rd45;
st.global.u8 [%rd2], %rd26;
bra.uni BB68_56;

BB68_54:
cvt.u32.u64	%r210, %rd45;
cvt.u32.u64	%r211, %rd40;
div.u32 %r212, %r211, %r210;
cvt.u64.u32	%rd212, %r212;

BB68_55:
st.global.u8 [%rd2], %rd212;
bra.uni BB68_56;

BB68_37:
cvt.u32.u64	%r175, %rd45;
cvt.u32.u64	%r176, %rd25;
div.u32 %r177, %r176, %r175;
cvt.u64.u32	%rd27, %r177;
st.global.u8 [%rd2], %rd27;

BB68_56:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7[8]
)
{
.reg .pred %p<17>;
.reg .b32 %r<40>;
.reg .b64 %rd<129>;


ld.param.u32 %r14, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r15, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd23, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd24, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1;
mov.u32 %r16, %nctaid.y;
mov.u32 %r17, %ctaid.z;
mov.u32 %r18, %ctaid.y;
mad.lo.s32 %r19, %r16, %r17, %r18;
mov.u32 %r20, %nctaid.x;
mov.u32 %r21, %ctaid.x;
mad.lo.s32 %r1, %r19, %r20, %r21;
setp.ge.u32	%p1, %r1, %r15;
@%p1 bra BB69_24;

mov.u32 %r2, %tid.x;
mov.u32 %r3, %ntid.x;
setp.ge.u32	%p2, %r2, %r14;
mov.u64 %rd126, %rd23;
@%p2 bra BB69_4;

ld.param.u64 %rd25, [%rd2];
ld.param.u32 %r22, [%rd2+12];
ld.param.u32 %r23, [%rd2+112];
rem.u32 %r24, %r1, %r22;
mul.lo.s32 %r25, %r23, %r24;
div.u32 %r26, %r1, %r22;
ld.param.u32 %r27, [%rd2+108];
mad.lo.s32 %r4, %r27, %r26, %r25;
cvta.to.global.u64 %rd3, %rd25;
mov.u32 %r37, %r2;
mov.u64 %rd127, %rd23;

BB69_3:
mov.u32 %r5, %r37;
add.s32 %r28, %r4, %r5;
cvt.u64.u32	%rd26, %r28;
add.s64 %rd27, %rd3, %rd26;
ld.global.s8 %rd28, [%rd27];
add.s64 %rd127, %rd28, %rd127;
add.s32 %r6, %r3, %r5;
setp.lt.u32	%p3, %r6, %r14;
mov.u32 %r37, %r6;
mov.u64 %rd111, %rd127;
mov.u64 %rd126, %rd111;
@%p3 bra BB69_3;

BB69_4:
mov.u64 %rd112, %rd126;
mov.u64 %rd6, %rd112;
setp.eq.s32	%p4, %r3, 0;
mov.u64 %rd121, %rd23;
@%p4 bra BB69_19;

mul.wide.u32 %rd29, %r2, 8;
mov.u64 %rd30, smemChar;
add.s64 %rd7, %rd30, %rd29;
setp.ge.u32	%p5, %r2, %r3;
@%p5 bra BB69_7;

st.shared.u64 [%rd7], %rd6;

BB69_7:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r3, %r7;
setp.ge.u32	%p6, %r7, %r3;
mov.u64 %rd123, %rd6;
@%p6 bra BB69_13;

div.u32 %r29, %r2, %r7;
setp.ne.s32	%p7, %r29, 0;
mov.u64 %rd113, %rd6;
mov.u64 %rd123, %rd113;
@%p7 bra BB69_13;

setp.lt.u32	%p8, %r2, %r3;
selp.b64	%rd124, %rd6, %rd23, %p8;
add.s32 %r38, %r7, %r2;
setp.ge.u32	%p9, %r38, %r3;
@%p9 bra BB69_12;

mov.u64 %rd125, %rd124;

BB69_11:
mul.wide.u32 %rd31, %r38, 8;
add.s64 %rd33, %rd30, %rd31;
ld.shared.u64 %rd34, [%rd33];
add.s64 %rd125, %rd34, %rd125;
add.s32 %r38, %r38, %r7;
setp.lt.u32	%p10, %r38, %r3;
mov.u64 %rd124, %rd125;
@%p10 bra BB69_11;

BB69_12:
mov.u64 %rd123, %rd124;
mov.u32 %r30, %tid.x;
mul.wide.u32 %rd35, %r30, 8;
add.s64 %rd37, %rd30, %rd35;
st.shared.u64 [%rd37], %rd123;

BB69_13:
mov.u64 %rd12, %rd123;
bar.sync 0;
setp.ne.s32	%p11, %r2, 0;
mov.u64 %rd121, %rd12;
@%p11 bra BB69_19;

setp.eq.s32	%p12, %r8, 32;
@%p12 bra BB69_18;
bra.uni BB69_15;

BB69_18:
ld.shared.u64 %rd41, [smemChar+8];
add.s64 %rd42, %rd41, %rd12;
ld.shared.u64 %rd43, [smemChar+16];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+24];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+32];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+40];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+48];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+56];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+64];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+72];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+80];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+88];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+96];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+104];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+112];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+120];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+128];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+136];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+144];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+152];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+160];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+168];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+176];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+184];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+192];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+200];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+208];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+216];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+224];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+232];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+240];
add.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+248];
add.s64 %rd121, %rd101, %rd100;
bra.uni BB69_19;

BB69_15:
add.s64 %rd108, %rd30, 8;
mov.u32 %r39, 1;
setp.lt.u32	%p13, %r8, 2;
mov.u64 %rd119, %rd12;
mov.u64 %rd121, %rd119;
@%p13 bra BB69_19;

mov.u64 %rd122, %rd12;

BB69_17:
ld.shared.u64 %rd40, [%rd108];
add.s64 %rd122, %rd40, %rd122;
add.s64 %rd108, %rd108, 8;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p14, %r39, %r8;
mov.u64 %rd121, %rd122;
@%p14 bra BB69_17;

BB69_19:
setp.ne.s32	%p15, %r2, 0;
@%p15 bra BB69_24;

or.b64 %rd102, %rd121, %rd24;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p16, %rd103, 0;
@%p16 bra BB69_22;

div.s64 %rd128, %rd121, %rd24;
bra.uni BB69_23;

BB69_22:
cvt.u32.u64	%r32, %rd24;
cvt.u32.u64	%r33, %rd121;
div.u32 %r34, %r33, %r32;
cvt.u64.u32	%rd128, %r34;

BB69_23:
ld.param.u64 %rd104, [%rd1];
cvta.to.global.u64 %rd105, %rd104;
ld.param.u32 %r35, [%rd1+108];
mul.lo.s32 %r36, %r1, %r35;
cvt.u64.u32	%rd106, %r36;
add.s64 %rd107, %rd105, %rd106;
st.global.u8 [%rd107], %rd128;

BB69_24:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_7[1],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8[8]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<5>;
.reg .b32 %r<33>;
.reg .b64 %rd<25>;


ld.param.u32 %r7, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r8, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u32 %r9, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd23, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5];
ld.param.u64 %rd12, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
shl.b32 %r17, %r16, 9;
mov.u32 %r18, %tid.x;
add.s32 %r1, %r17, %r18;
setp.ge.u32	%p1, %r1, %r9;
@%p1 bra BB70_8;

setp.eq.s32	%p2, %r8, 0;
@%p2 bra BB70_4;

ld.param.u64 %rd13, [%rd2];
ld.param.u32 %r20, [%rd2+12];
ld.param.u32 %r21, [%rd2+112];
rem.u32 %r22, %r1, %r20;
mul.lo.s32 %r23, %r21, %r22;
div.u32 %r24, %r1, %r20;
ld.param.u32 %r25, [%rd2+108];
mad.lo.s32 %r32, %r25, %r24, %r23;
cvta.to.global.u64 %rd3, %rd13;
mov.u32 %r31, 0;

BB70_3:
cvt.u64.u32	%rd14, %r32;
add.s64 %rd15, %rd3, %rd14;
ld.global.s8 %rd16, [%rd15];
add.s64 %rd23, %rd16, %rd23;
add.s32 %r32, %r32, %r7;
add.s32 %r31, %r31, 1;
setp.lt.u32	%p3, %r31, %r8;
@%p3 bra BB70_3;

BB70_4:
or.b64 %rd17, %rd23, %rd12;
and.b64 %rd18, %rd17, -4294967296;
setp.eq.s64	%p4, %rd18, 0;
@%p4 bra BB70_6;

div.s64 %rd24, %rd23, %rd12;
bra.uni BB70_7;

BB70_6:
cvt.u32.u64	%r26, %rd12;
cvt.u32.u64	%r27, %rd23;
div.u32 %r28, %r27, %r26;
cvt.u64.u32	%rd24, %r28;

BB70_7:
ld.param.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
ld.param.u32 %r29, [%rd1+108];
mul.lo.s32 %r30, %r1, %r29;
cvt.u64.u32	%rd21, %r30;
add.s64 %rd22, %rd20, %rd21;
st.global.u8 [%rd22], %rd24;

BB70_8:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_7[1],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8[8],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot71[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<61>;
.reg .b32 %r<224>;
.reg .b64 %rd<214>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd213, __local_depot71;
cvta.local.u64 %SP, %rd213;
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3];
ld.param.u32 %r43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4];
ld.param.u64 %rd44, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5];
ld.param.u64 %rd45, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8];
ld.param.u64 %rd46, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9];
ld.param.u64 %rd47, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10];
mov.u64 %rd48, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0;
mov.u64 %rd49, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1;
ld.param.u64 %rd50, [%rd49];
cvta.to.global.u64 %rd1, %rd50;
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r1, %r44, %r45, %r46;
mov.u32 %r222, %tid.y;
ld.param.u32 %r47, [%rd49+12];
rem.u32 %r48, %r1, %r47;
ld.param.u32 %r49, [%rd49+112];
mul.lo.s32 %r50, %r49, %r48;
div.u32 %r51, %r1, %r47;
ld.param.u32 %r52, [%rd48+108];
mul.lo.s32 %r53, %r1, %r52;
ld.param.u64 %rd51, [%rd48];
cvta.to.global.u64 %rd52, %rd51;
ld.param.u32 %r54, [%rd49+108];
mad.lo.s32 %r3, %r54, %r51, %r50;
mov.u32 %r55, %nctaid.y;
setp.eq.s32	%p1, %r55, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd53, %r53;
add.s64 %rd2, %rd52, %rd53;
@%p1 bra BB71_38;
bra.uni BB71_1;

BB71_38:
setp.lt.u32	%p44, %r1, %r43;
min.u32 %r31, %r42, %r4;
setp.lt.u32	%p45, %r222, %r42;
and.pred %p46, %p44, %p45;
mov.u64 %rd202, %rd44;
@!%p46 bra BB71_47;
bra.uni BB71_39;

BB71_39:
mov.u64 %rd203, %rd44;

BB71_40:
mad.lo.s32 %r33, %r4, 3, %r222;
setp.lt.u32	%p47, %r33, %r42;
add.s32 %r34, %r222, %r4;
shl.b32 %r184, %r4, 1;
add.s32 %r35, %r222, %r184;
mad.lo.s32 %r185, %r222, %r41, %r3;
cvt.u64.u32	%rd150, %r185;
add.s64 %rd30, %rd1, %rd150;
mad.lo.s32 %r186, %r34, %r41, %r3;
cvt.u64.u32	%rd151, %r186;
add.s64 %rd31, %rd1, %rd151;
mad.lo.s32 %r187, %r35, %r41, %r3;
cvt.u64.u32	%rd152, %r187;
add.s64 %rd32, %rd1, %rd152;
@%p47 bra BB71_45;
bra.uni BB71_41;

BB71_45:
ld.global.s8 %rd160, [%rd30];
ld.global.s8 %rd161, [%rd31];
ld.global.s8 %rd162, [%rd32];
mad.lo.s32 %r188, %r33, %r41, %r3;
cvt.u64.u32	%rd163, %r188;
add.s64 %rd164, %rd1, %rd163;
ld.global.s8 %rd165, [%rd164];
add.s64 %rd166, %rd160, %rd203;
add.s64 %rd167, %rd166, %rd161;
add.s64 %rd168, %rd167, %rd162;
add.s64 %rd204, %rd168, %rd165;
bra.uni BB71_46;

BB71_41:
setp.lt.u32	%p48, %r35, %r42;
@%p48 bra BB71_44;
bra.uni BB71_42;

BB71_44:
ld.global.s8 %rd155, [%rd30];
ld.global.s8 %rd156, [%rd31];
ld.global.s8 %rd157, [%rd32];
add.s64 %rd158, %rd155, %rd203;
add.s64 %rd159, %rd158, %rd156;
add.s64 %rd204, %rd159, %rd157;
bra.uni BB71_46;

BB71_42:
ld.global.s8 %rd153, [%rd30];
add.s64 %rd204, %rd153, %rd203;
setp.ge.u32	%p49, %r34, %r42;
@%p49 bra BB71_46;

ld.global.s8 %rd154, [%rd31];
add.s64 %rd204, %rd204, %rd154;

BB71_46:
mov.u64 %rd203, %rd204;
shl.b32 %r190, %r4, 2;
add.s32 %r222, %r222, %r190;
setp.lt.u32	%p50, %r222, %r42;
mov.u64 %rd202, %rd203;
@%p50 bra BB71_40;

BB71_47:
mov.u32 %r37, %tid.y;
mad.lo.s32 %r193, %r37, %r44, %r46;
mul.wide.u32 %rd169, %r193, 8;
mov.u64 %rd170, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd171, %rd170, %rd169;
st.shared.u64 [%rd171], %rd202;
clz.b32 %r194, %r31;
mov.u32 %r195, 31;
sub.s32 %r196, %r195, %r194;
mov.u32 %r197, 1;
shl.b32 %r198, %r197, %r196;
setp.eq.s32	%p51, %r31, %r198;
selp.u32	%r199, 1, 0, %p51;
shr.s32 %r223, %r198, %r199;
setp.lt.s32	%p52, %r223, 1;
@%p52 bra BB71_51;

BB71_48:
bar.sync 0;
add.s32 %r200, %r223, %r37;
setp.lt.u32	%p53, %r200, %r31;
setp.lt.u32	%p54, %r37, %r223;
and.pred %p55, %p54, %p53;
@!%p55 bra BB71_50;
bra.uni BB71_49;

BB71_49:
cvt.u64.u32	%rd172, %r193;
mul.lo.s32 %r205, %r223, %r44;
cvt.u64.u32	%rd176, %r205;
add.s64 %rd177, %rd176, %rd172;
shl.b64 %rd178, %rd177, 3;
add.s64 %rd179, %rd170, %rd178;
ld.shared.u64 %rd180, [%rd179];
ld.shared.u64 %rd181, [%rd171];
add.s64 %rd182, %rd180, %rd181;
st.shared.u64 [%rd171], %rd182;

BB71_50:
shr.s32 %r223, %r223, 1;
setp.gt.s32	%p56, %r223, 0;
@%p56 bra BB71_48;

BB71_51:
setp.eq.s32	%p58, %r37, 0;
and.pred %p59, %p58, %p44;
@!%p59 bra BB71_56;
bra.uni BB71_52;

BB71_52:
ld.shared.u64 %rd40, [%rd171];
or.b64 %rd186, %rd40, %rd45;
and.b64 %rd187, %rd186, -4294967296;
setp.eq.s64	%p60, %rd187, 0;
@%p60 bra BB71_54;

div.s64 %rd212, %rd40, %rd45;
bra.uni BB71_55;

BB71_1:
setp.lt.u32	%p2, %r1, %r43;
mov.u32 %r56, %ctaid.y;
shl.b32 %r57, %r56, 8;
sub.s32 %r58, %r42, %r57;
mov.u32 %r59, 256;
min.u32 %r5, %r58, %r59;
mad.lo.s32 %r6, %r57, %r41, %r3;
min.u32 %r7, %r5, %r4;
setp.lt.u32	%p3, %r222, %r5;
and.pred %p4, %p2, %p3;
mov.u64 %rd209, %rd44;
@!%p4 bra BB71_10;
bra.uni BB71_2;

BB71_2:
mov.u32 %r218, %tid.y;
mov.u64 %rd210, %rd44;

BB71_3:
mad.lo.s32 %r10, %r4, 3, %r218;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r218, %r4;
shl.b32 %r61, %r4, 1;
add.s32 %r12, %r218, %r61;
mad.lo.s32 %r62, %r218, %r41, %r6;
cvt.u64.u32	%rd54, %r62;
add.s64 %rd4, %rd1, %rd54;
mad.lo.s32 %r63, %r11, %r41, %r6;
cvt.u64.u32	%rd55, %r63;
add.s64 %rd5, %rd1, %rd55;
mad.lo.s32 %r64, %r12, %r41, %r6;
cvt.u64.u32	%rd56, %r64;
add.s64 %rd6, %rd1, %rd56;
@%p5 bra BB71_8;
bra.uni BB71_4;

BB71_8:
ld.global.s8 %rd64, [%rd4];
ld.global.s8 %rd65, [%rd5];
ld.global.s8 %rd66, [%rd6];
mad.lo.s32 %r65, %r10, %r41, %r6;
cvt.u64.u32	%rd67, %r65;
add.s64 %rd68, %rd1, %rd67;
ld.global.s8 %rd69, [%rd68];
add.s64 %rd70, %rd64, %rd210;
add.s64 %rd71, %rd70, %rd65;
add.s64 %rd72, %rd71, %rd66;
add.s64 %rd211, %rd72, %rd69;
bra.uni BB71_9;

BB71_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB71_7;
bra.uni BB71_5;

BB71_7:
ld.global.s8 %rd59, [%rd4];
ld.global.s8 %rd60, [%rd5];
ld.global.s8 %rd61, [%rd6];
add.s64 %rd62, %rd59, %rd210;
add.s64 %rd63, %rd62, %rd60;
add.s64 %rd211, %rd63, %rd61;
bra.uni BB71_9;

BB71_5:
ld.global.s8 %rd57, [%rd4];
add.s64 %rd211, %rd57, %rd210;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB71_9;

ld.global.s8 %rd58, [%rd5];
add.s64 %rd211, %rd211, %rd58;

BB71_9:
mov.u64 %rd210, %rd211;
shl.b32 %r67, %r4, 2;
add.s32 %r218, %r218, %r67;
setp.lt.u32	%p8, %r218, %r5;
mov.u64 %rd195, %rd210;
mov.u64 %rd209, %rd195;
@%p8 bra BB71_3;

BB71_10:
mov.u64 %rd12, %rd209;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r70, %r14, %r44, %r46;
mul.wide.u32 %rd73, %r70, 8;
mov.u64 %rd74, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd75, %rd74, %rd73;
st.shared.u64 [%rd75], %rd12;
clz.b32 %r71, %r7;
mov.u32 %r72, 31;
sub.s32 %r73, %r72, %r71;
mov.u32 %r74, 1;
shl.b32 %r75, %r74, %r73;
setp.eq.s32	%p9, %r7, %r75;
selp.u32	%r76, 1, 0, %p9;
shr.s32 %r219, %r75, %r76;
setp.lt.s32	%p10, %r219, 1;
@%p10 bra BB71_14;

BB71_11:
bar.sync 0;
add.s32 %r77, %r219, %r14;
setp.lt.u32	%p11, %r77, %r7;
setp.lt.u32	%p12, %r14, %r219;
and.pred %p13, %p12, %p11;
@!%p13 bra BB71_13;
bra.uni BB71_12;

BB71_12:
cvt.u64.u32	%rd76, %r70;
mul.lo.s32 %r82, %r219, %r44;
cvt.u64.u32	%rd80, %r82;
add.s64 %rd81, %rd80, %rd76;
shl.b64 %rd82, %rd81, 3;
add.s64 %rd83, %rd74, %rd82;
ld.shared.u64 %rd84, [%rd83];
ld.shared.u64 %rd85, [%rd75];
add.s64 %rd86, %rd84, %rd85;
st.shared.u64 [%rd75], %rd86;

BB71_13:
shr.s32 %r219, %r219, 1;
setp.gt.s32	%p14, %r219, 0;
@%p14 bra BB71_11;

BB71_14:
setp.eq.s32	%p16, %r14, 0;
and.pred %p17, %p16, %p2;
@!%p17 bra BB71_16;
bra.uni BB71_15;

BB71_15:
mov.u32 %r88, %tid.y;
mad.lo.s32 %r91, %r88, %r44, %r46;
mul.wide.u32 %rd87, %r91, 8;
add.s64 %rd89, %rd74, %rd87;
ld.shared.u64 %rd90, [%rd89];
add.u64 %rd91, %SP, 8;
cvta.to.local.u64 %rd92, %rd91;
st.local.u64 [%rd92], %rd90;
ld.local.u64 %rd93, [%rd92];
add.u64 %rd94, %SP, 0;
cvta.to.local.u64 %rd95, %rd94;
st.local.u64 [%rd95], %rd93;
ld.local.u64 %rd96, [%rd95];
mad.lo.s32 %r95, %r56, %r43, %r1;
cvta.to.global.u64 %rd97, %rd46;
mul.wide.u32 %rd98, %r95, 8;
add.s64 %rd99, %rd97, %rd98;
st.volatile.global.u64 [%rd99], %rd96;

BB71_16:
membar.gl;
bar.sync 0;
or.b32 %r98, %r14, %r46;
setp.ne.s32	%p18, %r98, 0;
@%p18 bra BB71_18;

cvta.to.global.u64 %rd100, %rd47;
mul.wide.u32 %rd101, %r45, 4;
add.s64 %rd102, %rd100, %rd101;
atom.global.add.u32 %r100, [%rd102], 1;
add.s32 %r102, %r55, -1;
setp.eq.s32	%p19, %r100, %r102;
selp.u32	%r103, 1, 0, %p19;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r103;

BB71_18:
bar.sync 0;
ld.shared.u32 %r104, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p20, %r104, 0;
@%p20 bra BB71_56;

setp.ge.u32	%p21, %r14, %r55;
mov.u64 %rd208, %rd44;
@%p21 bra BB71_21;

mov.u32 %r107, %tid.y;
mad.lo.s32 %r112, %r107, %r43, %r1;
cvta.to.global.u64 %rd103, %rd46;
mul.wide.u32 %rd104, %r112, 8;
add.s64 %rd105, %rd103, %rd104;
ld.volatile.global.u64 %rd208, [%rd105];

BB71_21:
mov.u64 %rd205, %rd208;
setp.lt.u32	%p23, %r55, %r4;
sub.s32 %r119, %r55, %r4;
selp.b32	%r120, 0, %r119, %p23;
min.u32 %r18, %r55, %r4;
setp.lt.u32	%p24, %r14, %r120;
and.pred %p25, %p2, %p24;
@!%p25 bra BB71_30;
bra.uni BB71_22;

BB71_22:
mov.u32 %r220, %r14;
mov.u64 %rd206, %rd205;

BB71_23:
mov.u32 %r20, %r220;
mad.lo.s32 %r21, %r4, 3, %r20;
setp.lt.u32	%p27, %r21, %r120;
add.s32 %r22, %r20, %r4;
shl.b32 %r23, %r4, 1;
add.s32 %r24, %r20, %r23;
mad.lo.s32 %r25, %r4, %r43, %r1;
mad.lo.s32 %r130, %r20, %r43, %r25;
cvta.to.global.u64 %rd106, %rd46;
mul.wide.u32 %rd107, %r130, 8;
add.s64 %rd16, %rd106, %rd107;
mad.lo.s32 %r131, %r22, %r43, %r25;
mul.wide.u32 %rd108, %r131, 8;
add.s64 %rd17, %rd106, %rd108;
@%p27 bra BB71_28;
bra.uni BB71_24;

BB71_28:
ld.volatile.global.u64 %rd119, [%rd16];
mad.lo.s32 %r143, %r24, %r43, %r25;
mul.wide.u32 %rd120, %r143, 8;
add.s64 %rd122, %rd106, %rd120;
mad.lo.s32 %r150, %r21, %r43, %r25;
mul.wide.u32 %rd123, %r150, 8;
add.s64 %rd124, %rd106, %rd123;
add.s64 %rd125, %rd119, %rd206;
ld.volatile.global.u64 %rd126, [%rd17];
add.s64 %rd127, %rd125, %rd126;
ld.volatile.global.u64 %rd128, [%rd122];
add.s64 %rd129, %rd127, %rd128;
ld.volatile.global.u64 %rd130, [%rd124];
add.s64 %rd207, %rd129, %rd130;
bra.uni BB71_29;

BB71_24:
setp.lt.u32	%p29, %r24, %r120;
@%p29 bra BB71_27;
bra.uni BB71_25;

BB71_27:
ld.volatile.global.u64 %rd111, [%rd16];
mad.lo.s32 %r141, %r24, %r43, %r25;
mul.wide.u32 %rd113, %r141, 8;
add.s64 %rd114, %rd106, %rd113;
add.s64 %rd115, %rd111, %rd206;
ld.volatile.global.u64 %rd116, [%rd17];
add.s64 %rd117, %rd115, %rd116;
ld.volatile.global.u64 %rd118, [%rd114];
add.s64 %rd207, %rd117, %rd118;
bra.uni BB71_29;

BB71_25:
ld.volatile.global.u64 %rd109, [%rd16];
add.s64 %rd207, %rd109, %rd206;
setp.ge.u32	%p31, %r22, %r120;
@%p31 bra BB71_29;

ld.volatile.global.u64 %rd110, [%rd17];
add.s64 %rd207, %rd207, %rd110;

BB71_29:
mov.u64 %rd206, %rd207;
shl.b32 %r152, %r4, 2;
add.s32 %r26, %r20, %r152;
setp.lt.u32	%p33, %r26, %r120;
mov.u32 %r220, %r26;
mov.u64 %rd205, %rd206;
@%p33 bra BB71_23;

BB71_30:
st.shared.u64 [%rd75], %rd205;
clz.b32 %r159, %r18;
sub.s32 %r161, %r72, %r159;
shl.b32 %r163, %r74, %r161;
setp.eq.s32	%p34, %r18, %r163;
selp.u32	%r164, 1, 0, %p34;
shr.s32 %r221, %r163, %r164;
setp.lt.s32	%p35, %r221, 1;
@%p35 bra BB71_34;

BB71_31:
bar.sync 0;
add.s32 %r165, %r221, %r14;
setp.lt.u32	%p36, %r165, %r18;
setp.lt.u32	%p37, %r14, %r221;
and.pred %p38, %p37, %p36;
@!%p38 bra BB71_33;
bra.uni BB71_32;

BB71_32:
cvt.u64.u32	%rd134, %r70;
mul.lo.s32 %r170, %r221, %r44;
cvt.u64.u32	%rd138, %r170;
add.s64 %rd139, %rd138, %rd134;
shl.b64 %rd140, %rd139, 3;
add.s64 %rd141, %rd74, %rd140;
ld.shared.u64 %rd142, [%rd141];
ld.shared.u64 %rd143, [%rd75];
add.s64 %rd144, %rd142, %rd143;
st.shared.u64 [%rd75], %rd144;

BB71_33:
shr.s32 %r221, %r221, 1;
setp.gt.s32	%p39, %r221, 0;
@%p39 bra BB71_31;

BB71_34:
@!%p17 bra BB71_56;
bra.uni BB71_35;

BB71_35:
ld.shared.u64 %rd25, [%rd75];
or.b64 %rd148, %rd25, %rd45;
and.b64 %rd149, %rd148, -4294967296;
setp.eq.s64	%p43, %rd149, 0;
@%p43 bra BB71_37;

div.s64 %rd26, %rd25, %rd45;
st.global.u8 [%rd2], %rd26;
bra.uni BB71_56;

BB71_54:
cvt.u32.u64	%r215, %rd45;
cvt.u32.u64	%r216, %rd40;
div.u32 %r217, %r216, %r215;
cvt.u64.u32	%rd212, %r217;

BB71_55:
st.global.u8 [%rd2], %rd212;
bra.uni BB71_56;

BB71_37:
cvt.u32.u64	%r180, %rd45;
cvt.u32.u64	%r181, %rd25;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd27, %r182;
st.global.u8 [%rd2], %rd27;

BB71_56:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7[8]
)
{
.local .align 8 .b8 __local_depot72[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b32 %r<60>;
.reg .b64 %rd<142>;


mov.u64 %rd141, __local_depot72;
cvta.local.u64 %SP, %rd141;
ld.param.u32 %r26, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r27, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd28, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd29, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd2, %rd30;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB72_2;

BB72_1:
mul.wide.s32 %rd31, %r50, 8;
add.s64 %rd32, %rd3, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd2, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB72_1;

BB72_2:
mov.u32 %r29, %nctaid.y;
mov.u32 %r30, %ctaid.z;
mov.u32 %r31, %ctaid.y;
mad.lo.s32 %r32, %r29, %r30, %r31;
mov.u32 %r33, %nctaid.x;
mov.u32 %r34, %ctaid.x;
mad.lo.s32 %r3, %r32, %r33, %r34;
setp.ge.u32	%p3, %r3, %r27;
@%p3 bra BB72_29;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r51, %r4, -1;
mov.u32 %r56, 0;
setp.lt.s32	%p4, %r51, 1;
mov.u32 %r54, %r3;
@%p4 bra BB72_6;

mul.wide.s32 %rd35, %r4, 4;
add.s64 %rd119, %rd2, %rd35;
mov.u32 %r56, 0;
mov.u32 %r55, %r3;

BB72_5:
ld.local.u32 %r37, [%rd119+4];
rem.u32 %r38, %r55, %r37;
ld.local.u32 %r39, [%rd119+104];
mad.lo.s32 %r56, %r39, %r38, %r56;
div.u32 %r55, %r55, %r37;
add.s64 %rd119, %rd119, -4;
add.s32 %r51, %r51, -1;
setp.gt.s32	%p5, %r51, 0;
mov.u32 %r53, %r55;
mov.u32 %r54, %r53;
@%p5 bra BB72_5;

BB72_6:
mov.u32 %r12, %r54;
mov.u32 %r14, %tid.x;
mov.u32 %r15, %ntid.x;
setp.ge.u32	%p6, %r14, %r26;
mov.u64 %rd138, %rd28;
@%p6 bra BB72_9;

ld.local.u32 %r40, [%rd2+108];
mad.lo.s32 %r16, %r40, %r12, %r56;
ld.local.u64 %rd36, [%rd2];
cvta.to.global.u64 %rd8, %rd36;
mov.u32 %r57, %r14;
mov.u64 %rd139, %rd28;

BB72_8:
mov.u32 %r17, %r57;
add.s32 %r41, %r16, %r17;
cvt.u64.u32	%rd37, %r41;
add.s64 %rd38, %rd8, %rd37;
ld.global.s8 %rd39, [%rd38];
add.s64 %rd139, %rd39, %rd139;
add.s32 %r18, %r15, %r17;
setp.lt.u32	%p7, %r18, %r26;
mov.u32 %r57, %r18;
mov.u64 %rd123, %rd139;
mov.u64 %rd138, %rd123;
@%p7 bra BB72_8;

BB72_9:
mov.u64 %rd124, %rd138;
mov.u64 %rd11, %rd124;
setp.eq.s32	%p8, %r15, 0;
mov.u64 %rd133, %rd28;
@%p8 bra BB72_24;

mul.wide.u32 %rd40, %r14, 8;
mov.u64 %rd41, smemChar;
add.s64 %rd12, %rd41, %rd40;
setp.ge.u32	%p9, %r14, %r15;
@%p9 bra BB72_12;

st.shared.u64 [%rd12], %rd11;

BB72_12:
bar.sync 0;
mov.u32 %r19, WARP_SZ;
min.u32 %r20, %r15, %r19;
setp.ge.u32	%p10, %r19, %r15;
mov.u64 %rd135, %rd11;
@%p10 bra BB72_18;

div.u32 %r42, %r14, %r19;
setp.ne.s32	%p11, %r42, 0;
mov.u64 %rd125, %rd11;
mov.u64 %rd135, %rd125;
@%p11 bra BB72_18;

setp.lt.u32	%p12, %r14, %r15;
selp.b64	%rd136, %rd11, %rd28, %p12;
add.s32 %r58, %r19, %r14;
setp.ge.u32	%p13, %r58, %r15;
@%p13 bra BB72_17;

mov.u64 %rd137, %rd136;

BB72_16:
mul.wide.u32 %rd42, %r58, 8;
add.s64 %rd44, %rd41, %rd42;
ld.shared.u64 %rd45, [%rd44];
add.s64 %rd137, %rd45, %rd137;
add.s32 %r58, %r58, %r19;
setp.lt.u32	%p14, %r58, %r15;
mov.u64 %rd136, %rd137;
@%p14 bra BB72_16;

BB72_17:
mov.u64 %rd135, %rd136;
mov.u32 %r43, %tid.x;
mul.wide.u32 %rd46, %r43, 8;
add.s64 %rd48, %rd41, %rd46;
st.shared.u64 [%rd48], %rd135;

BB72_18:
mov.u64 %rd17, %rd135;
bar.sync 0;
setp.ne.s32	%p15, %r14, 0;
mov.u64 %rd133, %rd17;
@%p15 bra BB72_24;

setp.eq.s32	%p16, %r20, 32;
@%p16 bra BB72_23;
bra.uni BB72_20;

BB72_23:
ld.shared.u64 %rd52, [smemChar+8];
add.s64 %rd53, %rd52, %rd17;
ld.shared.u64 %rd54, [smemChar+16];
add.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+24];
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+32];
add.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+40];
add.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+48];
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+56];
add.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+64];
add.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+72];
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+80];
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+88];
add.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+96];
add.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+104];
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+112];
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+120];
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+128];
add.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+136];
add.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+144];
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+152];
add.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+160];
add.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+168];
add.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+176];
add.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+184];
add.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+192];
add.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+200];
add.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+208];
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+216];
add.s64 %rd105, %rd104, %rd103;
ld.shared.u64 %rd106, [smemChar+224];
add.s64 %rd107, %rd106, %rd105;
ld.shared.u64 %rd108, [smemChar+232];
add.s64 %rd109, %rd108, %rd107;
ld.shared.u64 %rd110, [smemChar+240];
add.s64 %rd111, %rd110, %rd109;
ld.shared.u64 %rd112, [smemChar+248];
add.s64 %rd133, %rd112, %rd111;
bra.uni BB72_24;

BB72_20:
add.s64 %rd120, %rd41, 8;
mov.u32 %r59, 1;
setp.lt.u32	%p17, %r20, 2;
mov.u64 %rd131, %rd17;
mov.u64 %rd133, %rd131;
@%p17 bra BB72_24;

mov.u64 %rd134, %rd17;

BB72_22:
ld.shared.u64 %rd51, [%rd120];
add.s64 %rd134, %rd51, %rd134;
add.s64 %rd120, %rd120, 8;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p18, %r59, %r20;
mov.u64 %rd133, %rd134;
@%p18 bra BB72_22;

BB72_24:
setp.ne.s32	%p19, %r14, 0;
@%p19 bra BB72_29;

or.b64 %rd113, %rd133, %rd29;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p20, %rd114, 0;
@%p20 bra BB72_27;

div.s64 %rd140, %rd133, %rd29;
bra.uni BB72_28;

BB72_27:
cvt.u32.u64	%r45, %rd29;
cvt.u32.u64	%r46, %rd133;
div.u32 %r47, %r46, %r45;
cvt.u64.u32	%rd140, %r47;

BB72_28:
ld.param.u64 %rd115, [%rd1];
cvta.to.global.u64 %rd116, %rd115;
ld.param.u32 %r48, [%rd1+108];
mul.lo.s32 %r49, %r3, %r48;
cvt.u64.u32	%rd117, %r49;
add.s64 %rd118, %rd116, %rd117;
st.global.u8 [%rd118], %rd140;

BB72_29:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_7[1],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8[8]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot73[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b32 %r<53>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot73;
cvta.local.u64 %SP, %rd37;
ld.param.u32 %r19, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd35, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5];
ld.param.u64 %rd17, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
mov.u32 %r44, 0;
mov.pred %p1, 0;
@%p1 bra BB73_2;

BB73_1:
mul.wide.s32 %rd19, %r44, 8;
add.s64 %rd20, %rd3, %rd19;
ld.param.u64 %rd21, [%rd20];
add.s64 %rd22, %rd2, %rd19;
st.local.u64 [%rd22], %rd21;
add.s32 %r44, %r44, 1;
setp.lt.u32	%p2, %r44, 27;
@%p2 bra BB73_1;

BB73_2:
mov.u32 %r23, %nctaid.y;
mov.u32 %r24, %ctaid.z;
mov.u32 %r25, %ctaid.y;
mad.lo.s32 %r26, %r23, %r24, %r25;
mov.u32 %r27, %nctaid.x;
mov.u32 %r28, %ctaid.x;
mad.lo.s32 %r29, %r26, %r27, %r28;
shl.b32 %r30, %r29, 9;
mov.u32 %r31, %tid.x;
add.s32 %r3, %r30, %r31;
setp.ge.u32	%p3, %r3, %r21;
@%p3 bra BB73_13;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r45, %r4, -1;
mov.u32 %r50, 0;
setp.lt.s32	%p4, %r45, 1;
mov.u32 %r48, %r3;
@%p4 bra BB73_6;

mul.wide.s32 %rd23, %r4, 4;
add.s64 %rd34, %rd2, %rd23;
mov.u32 %r50, 0;
mov.u32 %r49, %r3;

BB73_5:
ld.local.u32 %r34, [%rd34+4];
rem.u32 %r35, %r49, %r34;
ld.local.u32 %r36, [%rd34+104];
mad.lo.s32 %r50, %r36, %r35, %r50;
div.u32 %r49, %r49, %r34;
add.s64 %rd34, %rd34, -4;
add.s32 %r45, %r45, -1;
setp.gt.s32	%p5, %r45, 0;
mov.u32 %r47, %r49;
mov.u32 %r48, %r47;
@%p5 bra BB73_5;

BB73_6:
mov.u32 %r12, %r48;
setp.eq.s32	%p6, %r20, 0;
@%p6 bra BB73_9;

ld.local.u32 %r38, [%rd2+108];
mad.lo.s32 %r52, %r38, %r12, %r50;
ld.local.u64 %rd24, [%rd2];
cvta.to.global.u64 %rd8, %rd24;
mov.u32 %r51, 0;

BB73_8:
cvt.u64.u32	%rd25, %r52;
add.s64 %rd26, %rd8, %rd25;
ld.global.s8 %rd27, [%rd26];
add.s64 %rd35, %rd27, %rd35;
add.s32 %r52, %r52, %r19;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p7, %r51, %r20;
@%p7 bra BB73_8;

BB73_9:
or.b64 %rd28, %rd35, %rd17;
and.b64 %rd29, %rd28, -4294967296;
setp.eq.s64	%p8, %rd29, 0;
@%p8 bra BB73_11;

div.s64 %rd36, %rd35, %rd17;
bra.uni BB73_12;

BB73_11:
cvt.u32.u64	%r39, %rd17;
cvt.u32.u64	%r40, %rd35;
div.u32 %r41, %r40, %r39;
cvt.u64.u32	%rd36, %r41;

BB73_12:
ld.param.u64 %rd30, [%rd1];
cvta.to.global.u64 %rd31, %rd30;
ld.param.u32 %r42, [%rd1+108];
mul.lo.s32 %r43, %r3, %r42;
cvt.u64.u32	%rd32, %r43;
add.s64 %rd33, %rd31, %rd32;
st.global.u8 [%rd33], %rd36;

BB73_13:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_7[1],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8[8],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot74[232];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<65>;
.reg .b32 %r<260>;
.reg .b64 %rd<235>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd234, __local_depot74;
cvta.local.u64 %SP, %rd234;
ld.param.u32 %r54, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2];
ld.param.u32 %r55, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3];
ld.param.u32 %r56, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4];
ld.param.u64 %rd51, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5];
ld.param.u64 %rd52, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8];
ld.param.u64 %rd53, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9];
ld.param.u64 %rd54, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1;
add.u64 %rd55, %SP, 16;
cvta.to.local.u64 %rd3, %rd55;
mov.u32 %r248, 0;
mov.pred %p1, 0;
@%p1 bra BB74_2;

BB74_1:
mul.wide.s32 %rd56, %r248, 8;
add.s64 %rd57, %rd2, %rd56;
ld.param.u64 %rd58, [%rd57];
add.s64 %rd59, %rd3, %rd56;
st.local.u64 [%rd59], %rd58;
add.s32 %r248, %r248, 1;
setp.lt.u32	%p2, %r248, 27;
@%p2 bra BB74_1;

BB74_2:
mov.u32 %r59, %ntid.x;
mov.u32 %r60, %ctaid.x;
mov.u32 %r61, %tid.x;
mad.lo.s32 %r3, %r59, %r60, %r61;
mov.u32 %r258, %tid.y;
ld.param.u32 %r5, [%rd2+208];
add.s32 %r249, %r5, -1;
mov.u32 %r253, 0;
setp.lt.s32	%p3, %r249, 1;
mov.u32 %r251, %r3;
@%p3 bra BB74_5;

mul.wide.s32 %rd60, %r5, 4;
add.s64 %rd210, %rd3, %rd60;
mad.lo.s32 %r252, %r59, %r60, %r61;
mov.u32 %r253, 0;

BB74_4:
ld.local.u32 %r67, [%rd210+4];
rem.u32 %r68, %r252, %r67;
ld.local.u32 %r69, [%rd210+104];
mad.lo.s32 %r253, %r69, %r68, %r253;
div.u32 %r252, %r252, %r67;
add.s64 %rd210, %rd210, -4;
add.s32 %r249, %r249, -1;
setp.gt.s32	%p4, %r249, 0;
mov.u32 %r250, %r252;
mov.u32 %r251, %r250;
@%p4 bra BB74_4;

BB74_5:
mov.u32 %r14, %r251;
ld.param.u64 %rd61, [%rd1];
cvta.to.global.u64 %rd62, %rd61;
ld.param.u32 %r70, [%rd1+108];
mul.lo.s32 %r71, %r3, %r70;
ld.local.u32 %r72, [%rd3+108];
mad.lo.s32 %r16, %r72, %r14, %r253;
mov.u32 %r73, %nctaid.y;
setp.eq.s32	%p5, %r73, 1;
mov.u32 %r17, %ntid.y;
cvt.u64.u32	%rd63, %r71;
add.s64 %rd9, %rd62, %rd63;
@%p5 bra BB74_43;
bra.uni BB74_6;

BB74_43:
mad.lo.s32 %r210, %r59, %r60, %r61;
setp.lt.u32	%p48, %r210, %r56;
ld.local.u64 %rd36, [%rd3];
min.u32 %r44, %r55, %r17;
setp.lt.u32	%p49, %r258, %r55;
and.pred %p50, %p48, %p49;
mov.u64 %rd223, %rd51;
@!%p50 bra BB74_52;
bra.uni BB74_44;

BB74_44:
mov.u64 %rd224, %rd51;

BB74_45:
mad.lo.s32 %r46, %r17, 3, %r258;
setp.lt.u32	%p51, %r46, %r55;
add.s32 %r47, %r258, %r17;
shl.b32 %r212, %r17, 1;
add.s32 %r48, %r258, %r212;
mad.lo.s32 %r213, %r47, %r54, %r16;
cvt.u64.u32	%rd165, %r213;
add.s64 %rd38, %rd36, %rd165;
mad.lo.s32 %r214, %r48, %r54, %r16;
cvt.u64.u32	%rd166, %r214;
add.s64 %rd39, %rd36, %rd166;
@%p51 bra BB74_50;
bra.uni BB74_46;

BB74_50:
mad.lo.s32 %r217, %r258, %r54, %r16;
cvt.u64.u32	%rd178, %r217;
add.s64 %rd179, %rd36, %rd178;
ld.s8 %rd180, [%rd179];
ld.s8 %rd181, [%rd38];
ld.s8 %rd182, [%rd39];
mad.lo.s32 %r218, %r46, %r54, %r16;
cvt.u64.u32	%rd183, %r218;
add.s64 %rd184, %rd36, %rd183;
ld.s8 %rd185, [%rd184];
add.s64 %rd186, %rd180, %rd224;
add.s64 %rd187, %rd186, %rd181;
add.s64 %rd188, %rd187, %rd182;
add.s64 %rd225, %rd188, %rd185;
bra.uni BB74_51;

BB74_46:
setp.lt.u32	%p52, %r48, %r55;
@%p52 bra BB74_49;
bra.uni BB74_47;

BB74_49:
mad.lo.s32 %r216, %r258, %r54, %r16;
cvt.u64.u32	%rd171, %r216;
add.s64 %rd172, %rd36, %rd171;
ld.s8 %rd173, [%rd172];
ld.s8 %rd174, [%rd38];
ld.s8 %rd175, [%rd39];
add.s64 %rd176, %rd173, %rd224;
add.s64 %rd177, %rd176, %rd174;
add.s64 %rd225, %rd177, %rd175;
bra.uni BB74_51;

BB74_47:
mad.lo.s32 %r215, %r258, %r54, %r16;
cvt.u64.u32	%rd167, %r215;
add.s64 %rd168, %rd36, %rd167;
ld.s8 %rd169, [%rd168];
add.s64 %rd225, %rd169, %rd224;
setp.ge.u32	%p53, %r47, %r55;
@%p53 bra BB74_51;

ld.s8 %rd170, [%rd38];
add.s64 %rd225, %rd225, %rd170;

BB74_51:
mov.u64 %rd224, %rd225;
shl.b32 %r220, %r17, 2;
add.s32 %r258, %r258, %r220;
setp.lt.u32	%p54, %r258, %r55;
mov.u64 %rd223, %rd224;
@%p54 bra BB74_45;

BB74_52:
mov.u32 %r50, %tid.y;
mad.lo.s32 %r223, %r50, %r59, %r61;
mul.wide.u32 %rd189, %r223, 8;
mov.u64 %rd190, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd191, %rd190, %rd189;
st.shared.u64 [%rd191], %rd223;
clz.b32 %r224, %r44;
mov.u32 %r225, 31;
sub.s32 %r226, %r225, %r224;
mov.u32 %r227, 1;
shl.b32 %r228, %r227, %r226;
setp.eq.s32	%p55, %r44, %r228;
selp.u32	%r229, 1, 0, %p55;
shr.s32 %r259, %r228, %r229;
setp.lt.s32	%p56, %r259, 1;
@%p56 bra BB74_56;

BB74_53:
bar.sync 0;
add.s32 %r230, %r259, %r50;
setp.lt.u32	%p57, %r230, %r44;
setp.lt.u32	%p58, %r50, %r259;
and.pred %p59, %p58, %p57;
@!%p59 bra BB74_55;
bra.uni BB74_54;

BB74_54:
cvt.u64.u32	%rd192, %r223;
mul.lo.s32 %r235, %r259, %r59;
cvt.u64.u32	%rd196, %r235;
add.s64 %rd197, %rd196, %rd192;
shl.b64 %rd198, %rd197, 3;
add.s64 %rd199, %rd190, %rd198;
ld.shared.u64 %rd200, [%rd199];
ld.shared.u64 %rd201, [%rd191];
add.s64 %rd202, %rd200, %rd201;
st.shared.u64 [%rd191], %rd202;

BB74_55:
shr.s32 %r259, %r259, 1;
setp.gt.s32	%p60, %r259, 0;
@%p60 bra BB74_53;

BB74_56:
setp.eq.s32	%p62, %r50, 0;
and.pred %p63, %p62, %p48;
@!%p63 bra BB74_61;
bra.uni BB74_57;

BB74_57:
ld.shared.u64 %rd47, [%rd191];
or.b64 %rd206, %rd47, %rd52;
and.b64 %rd207, %rd206, -4294967296;
setp.eq.s64	%p64, %rd207, 0;
@%p64 bra BB74_59;

div.s64 %rd233, %rd47, %rd52;
bra.uni BB74_60;

BB74_6:
mad.lo.s32 %r77, %r59, %r60, %r61;
setp.lt.u32	%p6, %r77, %r56;
mov.u32 %r78, %ctaid.y;
shl.b32 %r79, %r78, 8;
sub.s32 %r80, %r55, %r79;
mov.u32 %r81, 256;
min.u32 %r18, %r80, %r81;
ld.local.u64 %rd10, [%rd3];
mad.lo.s32 %r19, %r79, %r54, %r16;
min.u32 %r20, %r18, %r17;
setp.lt.u32	%p7, %r258, %r18;
and.pred %p8, %p6, %p7;
mov.u64 %rd230, %rd51;
@!%p8 bra BB74_15;
bra.uni BB74_7;

BB74_7:
mov.u32 %r254, %tid.y;
mov.u64 %rd231, %rd51;

BB74_8:
mad.lo.s32 %r23, %r17, 3, %r254;
setp.lt.u32	%p9, %r23, %r18;
add.s32 %r24, %r254, %r17;
shl.b32 %r83, %r17, 1;
add.s32 %r25, %r254, %r83;
mad.lo.s32 %r84, %r24, %r54, %r19;
cvt.u64.u32	%rd64, %r84;
add.s64 %rd12, %rd10, %rd64;
mad.lo.s32 %r85, %r25, %r54, %r19;
cvt.u64.u32	%rd65, %r85;
add.s64 %rd13, %rd10, %rd65;
@%p9 bra BB74_13;
bra.uni BB74_9;

BB74_13:
mad.lo.s32 %r88, %r254, %r54, %r19;
cvt.u64.u32	%rd77, %r88;
add.s64 %rd78, %rd10, %rd77;
ld.s8 %rd79, [%rd78];
ld.s8 %rd80, [%rd12];
ld.s8 %rd81, [%rd13];
mad.lo.s32 %r89, %r23, %r54, %r19;
cvt.u64.u32	%rd82, %r89;
add.s64 %rd83, %rd10, %rd82;
ld.s8 %rd84, [%rd83];
add.s64 %rd85, %rd79, %rd231;
add.s64 %rd86, %rd85, %rd80;
add.s64 %rd87, %rd86, %rd81;
add.s64 %rd232, %rd87, %rd84;
bra.uni BB74_14;

BB74_9:
setp.lt.u32	%p10, %r25, %r18;
@%p10 bra BB74_12;
bra.uni BB74_10;

BB74_12:
mad.lo.s32 %r87, %r254, %r54, %r19;
cvt.u64.u32	%rd70, %r87;
add.s64 %rd71, %rd10, %rd70;
ld.s8 %rd72, [%rd71];
ld.s8 %rd73, [%rd12];
ld.s8 %rd74, [%rd13];
add.s64 %rd75, %rd72, %rd231;
add.s64 %rd76, %rd75, %rd73;
add.s64 %rd232, %rd76, %rd74;
bra.uni BB74_14;

BB74_10:
mad.lo.s32 %r86, %r254, %r54, %r19;
cvt.u64.u32	%rd66, %r86;
add.s64 %rd67, %rd10, %rd66;
ld.s8 %rd68, [%rd67];
add.s64 %rd232, %rd68, %rd231;
setp.ge.u32	%p11, %r24, %r18;
@%p11 bra BB74_14;

ld.s8 %rd69, [%rd12];
add.s64 %rd232, %rd232, %rd69;

BB74_14:
mov.u64 %rd231, %rd232;
shl.b32 %r91, %r17, 2;
add.s32 %r254, %r254, %r91;
setp.lt.u32	%p12, %r254, %r18;
mov.u64 %rd216, %rd231;
mov.u64 %rd230, %rd216;
@%p12 bra BB74_8;

BB74_15:
mov.u64 %rd19, %rd230;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r94, %r27, %r59, %r61;
mul.wide.u32 %rd88, %r94, 8;
mov.u64 %rd89, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd90, %rd89, %rd88;
st.shared.u64 [%rd90], %rd19;
clz.b32 %r95, %r20;
mov.u32 %r96, 31;
sub.s32 %r97, %r96, %r95;
mov.u32 %r98, 1;
shl.b32 %r99, %r98, %r97;
setp.eq.s32	%p13, %r20, %r99;
selp.u32	%r100, 1, 0, %p13;
shr.s32 %r255, %r99, %r100;
setp.lt.s32	%p14, %r255, 1;
@%p14 bra BB74_19;

BB74_16:
bar.sync 0;
add.s32 %r101, %r255, %r27;
setp.lt.u32	%p15, %r101, %r20;
setp.lt.u32	%p16, %r27, %r255;
and.pred %p17, %p16, %p15;
@!%p17 bra BB74_18;
bra.uni BB74_17;

BB74_17:
cvt.u64.u32	%rd91, %r94;
mul.lo.s32 %r106, %r255, %r59;
cvt.u64.u32	%rd95, %r106;
add.s64 %rd96, %rd95, %rd91;
shl.b64 %rd97, %rd96, 3;
add.s64 %rd98, %rd89, %rd97;
ld.shared.u64 %rd99, [%rd98];
ld.shared.u64 %rd100, [%rd90];
add.s64 %rd101, %rd99, %rd100;
st.shared.u64 [%rd90], %rd101;

BB74_18:
shr.s32 %r255, %r255, 1;
setp.gt.s32	%p18, %r255, 0;
@%p18 bra BB74_16;

BB74_19:
setp.eq.s32	%p20, %r27, 0;
and.pred %p21, %p20, %p6;
@!%p21 bra BB74_21;
bra.uni BB74_20;

BB74_20:
mov.u32 %r112, %tid.y;
mad.lo.s32 %r115, %r112, %r59, %r61;
mul.wide.u32 %rd102, %r115, 8;
add.s64 %rd104, %rd89, %rd102;
ld.shared.u64 %rd105, [%rd104];
add.u64 %rd106, %SP, 8;
cvta.to.local.u64 %rd107, %rd106;
st.local.u64 [%rd107], %rd105;
ld.local.u64 %rd108, [%rd107];
add.u64 %rd109, %SP, 0;
cvta.to.local.u64 %rd110, %rd109;
st.local.u64 [%rd110], %rd108;
ld.local.u64 %rd111, [%rd110];
mad.lo.s32 %r119, %r78, %r56, %r77;
cvta.to.global.u64 %rd112, %rd53;
mul.wide.u32 %rd113, %r119, 8;
add.s64 %rd114, %rd112, %rd113;
st.volatile.global.u64 [%rd114], %rd111;

BB74_21:
membar.gl;
bar.sync 0;
or.b32 %r122, %r27, %r61;
setp.ne.s32	%p22, %r122, 0;
@%p22 bra BB74_23;

cvta.to.global.u64 %rd115, %rd54;
mul.wide.u32 %rd116, %r60, 4;
add.s64 %rd117, %rd115, %rd116;
atom.global.add.u32 %r124, [%rd117], 1;
add.s32 %r126, %r73, -1;
setp.eq.s32	%p23, %r124, %r126;
selp.u32	%r127, 1, 0, %p23;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r127;

BB74_23:
bar.sync 0;
ld.shared.u32 %r128, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p24, %r128, 0;
@%p24 bra BB74_61;

setp.ge.u32	%p25, %r27, %r73;
mov.u64 %rd229, %rd51;
@%p25 bra BB74_26;

mov.u32 %r131, %tid.y;
mad.lo.s32 %r136, %r131, %r56, %r77;
cvta.to.global.u64 %rd118, %rd53;
mul.wide.u32 %rd119, %r136, 8;
add.s64 %rd120, %rd118, %rd119;
ld.volatile.global.u64 %rd229, [%rd120];

BB74_26:
mov.u64 %rd226, %rd229;
setp.lt.u32	%p27, %r73, %r17;
sub.s32 %r143, %r73, %r17;
selp.b32	%r144, 0, %r143, %p27;
min.u32 %r31, %r73, %r17;
setp.lt.u32	%p28, %r27, %r144;
and.pred %p29, %p6, %p28;
@!%p29 bra BB74_35;
bra.uni BB74_27;

BB74_27:
mov.u32 %r256, %r27;
mov.u64 %rd227, %rd226;

BB74_28:
mov.u32 %r33, %r256;
mad.lo.s32 %r34, %r17, 3, %r33;
setp.lt.u32	%p31, %r34, %r144;
add.s32 %r35, %r33, %r17;
shl.b32 %r36, %r17, 1;
add.s32 %r37, %r33, %r36;
mad.lo.s32 %r38, %r17, %r56, %r77;
mad.lo.s32 %r154, %r33, %r56, %r38;
cvta.to.global.u64 %rd121, %rd53;
mul.wide.u32 %rd122, %r154, 8;
add.s64 %rd23, %rd121, %rd122;
mad.lo.s32 %r155, %r35, %r56, %r38;
mul.wide.u32 %rd123, %r155, 8;
add.s64 %rd24, %rd121, %rd123;
@%p31 bra BB74_33;
bra.uni BB74_29;

BB74_33:
ld.volatile.global.u64 %rd134, [%rd23];
mad.lo.s32 %r167, %r37, %r56, %r38;
mul.wide.u32 %rd135, %r167, 8;
add.s64 %rd137, %rd121, %rd135;
mad.lo.s32 %r174, %r34, %r56, %r38;
mul.wide.u32 %rd138, %r174, 8;
add.s64 %rd139, %rd121, %rd138;
add.s64 %rd140, %rd134, %rd227;
ld.volatile.global.u64 %rd141, [%rd24];
add.s64 %rd142, %rd140, %rd141;
ld.volatile.global.u64 %rd143, [%rd137];
add.s64 %rd144, %rd142, %rd143;
ld.volatile.global.u64 %rd145, [%rd139];
add.s64 %rd228, %rd144, %rd145;
bra.uni BB74_34;

BB74_29:
setp.lt.u32	%p33, %r37, %r144;
@%p33 bra BB74_32;
bra.uni BB74_30;

BB74_32:
ld.volatile.global.u64 %rd126, [%rd23];
mad.lo.s32 %r165, %r37, %r56, %r38;
mul.wide.u32 %rd128, %r165, 8;
add.s64 %rd129, %rd121, %rd128;
add.s64 %rd130, %rd126, %rd227;
ld.volatile.global.u64 %rd131, [%rd24];
add.s64 %rd132, %rd130, %rd131;
ld.volatile.global.u64 %rd133, [%rd129];
add.s64 %rd228, %rd132, %rd133;
bra.uni BB74_34;

BB74_30:
ld.volatile.global.u64 %rd124, [%rd23];
add.s64 %rd228, %rd124, %rd227;
setp.ge.u32	%p35, %r35, %r144;
@%p35 bra BB74_34;

ld.volatile.global.u64 %rd125, [%rd24];
add.s64 %rd228, %rd228, %rd125;

BB74_34:
mov.u64 %rd227, %rd228;
shl.b32 %r176, %r17, 2;
add.s32 %r39, %r33, %r176;
setp.lt.u32	%p37, %r39, %r144;
mov.u32 %r256, %r39;
mov.u64 %rd226, %rd227;
@%p37 bra BB74_28;

BB74_35:
st.shared.u64 [%rd90], %rd226;
clz.b32 %r183, %r31;
sub.s32 %r185, %r96, %r183;
shl.b32 %r187, %r98, %r185;
setp.eq.s32	%p38, %r31, %r187;
selp.u32	%r188, 1, 0, %p38;
shr.s32 %r257, %r187, %r188;
setp.lt.s32	%p39, %r257, 1;
@%p39 bra BB74_39;

BB74_36:
bar.sync 0;
add.s32 %r189, %r257, %r27;
setp.lt.u32	%p40, %r189, %r31;
setp.lt.u32	%p41, %r27, %r257;
and.pred %p42, %p41, %p40;
@!%p42 bra BB74_38;
bra.uni BB74_37;

BB74_37:
cvt.u64.u32	%rd149, %r94;
mul.lo.s32 %r194, %r257, %r59;
cvt.u64.u32	%rd153, %r194;
add.s64 %rd154, %rd153, %rd149;
shl.b64 %rd155, %rd154, 3;
add.s64 %rd156, %rd89, %rd155;
ld.shared.u64 %rd157, [%rd156];
ld.shared.u64 %rd158, [%rd90];
add.s64 %rd159, %rd157, %rd158;
st.shared.u64 [%rd90], %rd159;

BB74_38:
shr.s32 %r257, %r257, 1;
setp.gt.s32	%p43, %r257, 0;
@%p43 bra BB74_36;

BB74_39:
@!%p21 bra BB74_61;
bra.uni BB74_40;

BB74_40:
ld.shared.u64 %rd32, [%rd90];
or.b64 %rd163, %rd32, %rd52;
and.b64 %rd164, %rd163, -4294967296;
setp.eq.s64	%p47, %rd164, 0;
@%p47 bra BB74_42;

div.s64 %rd33, %rd32, %rd52;
st.global.u8 [%rd9], %rd33;
bra.uni BB74_61;

BB74_59:
cvt.u32.u64	%r245, %rd52;
cvt.u32.u64	%r246, %rd47;
div.u32 %r247, %r246, %r245;
cvt.u64.u32	%rd233, %r247;

BB74_60:
st.global.u8 [%rd9], %rd233;
bra.uni BB74_61;

BB74_42:
cvt.u32.u64	%r204, %rd52;
cvt.u32.u64	%r205, %rd32;
div.u32 %r206, %r205, %r204;
cvt.u64.u32	%rd34, %r206;
st.global.u8 [%rd9], %rd34;

BB74_61:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7[8]
)
{
.reg .pred %p<17>;
.reg .b32 %r<40>;
.reg .b64 %rd<129>;


ld.param.u32 %r17, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r18, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd23, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd24, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1;
mov.u32 %r19, %nctaid.y;
mov.u32 %r20, %ctaid.z;
mov.u32 %r21, %ctaid.y;
mad.lo.s32 %r22, %r19, %r20, %r21;
mov.u32 %r23, %nctaid.x;
mov.u32 %r24, %ctaid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r18;
@%p1 bra BB75_24;

ld.param.u32 %r25, [%rd1+12];
ld.param.u64 %rd25, [%rd2];
cvta.to.global.u64 %rd3, %rd25;
ld.param.u32 %r26, [%rd2+108];
rem.u32 %r2, %r1, %r25;
div.u32 %r3, %r1, %r25;
mul.lo.s32 %r4, %r1, %r26;
mov.u32 %r5, %tid.x;
mov.u32 %r6, %ntid.x;
setp.ge.u32	%p2, %r5, %r17;
mov.u64 %rd126, %rd23;
@%p2 bra BB75_4;

mov.u32 %r37, %r5;
mov.u64 %rd127, %rd23;

BB75_3:
mov.u32 %r7, %r37;
add.s32 %r27, %r7, %r4;
cvt.u64.u32	%rd26, %r27;
add.s64 %rd27, %rd3, %rd26;
ld.global.s8 %rd28, [%rd27];
add.s64 %rd127, %rd28, %rd127;
add.s32 %r8, %r6, %r7;
setp.lt.u32	%p3, %r8, %r17;
mov.u32 %r37, %r8;
mov.u64 %rd111, %rd127;
mov.u64 %rd126, %rd111;
@%p3 bra BB75_3;

BB75_4:
mov.u64 %rd112, %rd126;
mov.u64 %rd6, %rd112;
ld.param.u32 %r28, [%rd1+112];
mul.lo.s32 %r29, %r28, %r2;
ld.param.u32 %r30, [%rd1+108];
mad.lo.s32 %r9, %r30, %r3, %r29;
setp.eq.s32	%p4, %r6, 0;
mov.u64 %rd121, %rd23;
@%p4 bra BB75_19;

mul.wide.u32 %rd29, %r5, 8;
mov.u64 %rd30, smemChar;
add.s64 %rd7, %rd30, %rd29;
setp.ge.u32	%p5, %r5, %r6;
@%p5 bra BB75_7;

st.shared.u64 [%rd7], %rd6;

BB75_7:
bar.sync 0;
mov.u32 %r10, WARP_SZ;
min.u32 %r11, %r6, %r10;
setp.ge.u32	%p6, %r10, %r6;
mov.u64 %rd123, %rd6;
@%p6 bra BB75_13;

div.u32 %r31, %r5, %r10;
setp.ne.s32	%p7, %r31, 0;
mov.u64 %rd113, %rd6;
mov.u64 %rd123, %rd113;
@%p7 bra BB75_13;

setp.lt.u32	%p8, %r5, %r6;
selp.b64	%rd124, %rd6, %rd23, %p8;
add.s32 %r38, %r10, %r5;
setp.ge.u32	%p9, %r38, %r6;
@%p9 bra BB75_12;

mov.u64 %rd125, %rd124;

BB75_11:
mul.wide.u32 %rd31, %r38, 8;
add.s64 %rd33, %rd30, %rd31;
ld.shared.u64 %rd34, [%rd33];
add.s64 %rd125, %rd34, %rd125;
add.s32 %r38, %r38, %r10;
setp.lt.u32	%p10, %r38, %r6;
mov.u64 %rd124, %rd125;
@%p10 bra BB75_11;

BB75_12:
mov.u64 %rd123, %rd124;
mov.u32 %r32, %tid.x;
mul.wide.u32 %rd35, %r32, 8;
add.s64 %rd37, %rd30, %rd35;
st.shared.u64 [%rd37], %rd123;

BB75_13:
mov.u64 %rd12, %rd123;
bar.sync 0;
setp.ne.s32	%p11, %r5, 0;
mov.u64 %rd121, %rd12;
@%p11 bra BB75_19;

setp.eq.s32	%p12, %r11, 32;
@%p12 bra BB75_18;
bra.uni BB75_15;

BB75_18:
ld.shared.u64 %rd41, [smemChar+8];
add.s64 %rd42, %rd41, %rd12;
ld.shared.u64 %rd43, [smemChar+16];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+24];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+32];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+40];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+48];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+56];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+64];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+72];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+80];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+88];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+96];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+104];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+112];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+120];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+128];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+136];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+144];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+152];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+160];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+168];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+176];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+184];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+192];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+200];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+208];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+216];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+224];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+232];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+240];
add.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+248];
add.s64 %rd121, %rd101, %rd100;
bra.uni BB75_19;

BB75_15:
add.s64 %rd108, %rd30, 8;
mov.u32 %r39, 1;
setp.lt.u32	%p13, %r11, 2;
mov.u64 %rd119, %rd12;
mov.u64 %rd121, %rd119;
@%p13 bra BB75_19;

mov.u64 %rd122, %rd12;

BB75_17:
ld.shared.u64 %rd40, [%rd108];
add.s64 %rd122, %rd40, %rd122;
add.s64 %rd108, %rd108, 8;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p14, %r39, %r11;
mov.u64 %rd121, %rd122;
@%p14 bra BB75_17;

BB75_19:
setp.ne.s32	%p15, %r5, 0;
@%p15 bra BB75_24;

or.b64 %rd102, %rd121, %rd24;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p16, %rd103, 0;
@%p16 bra BB75_22;

div.s64 %rd128, %rd121, %rd24;
bra.uni BB75_23;

BB75_22:
cvt.u32.u64	%r34, %rd24;
cvt.u32.u64	%r35, %rd121;
div.u32 %r36, %r35, %r34;
cvt.u64.u32	%rd128, %r36;

BB75_23:
ld.param.u64 %rd104, [%rd1];
cvt.u64.u32	%rd105, %r9;
cvta.to.global.u64 %rd106, %rd104;
add.s64 %rd107, %rd106, %rd105;
st.global.u8 [%rd107], %rd128;

BB75_24:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_7[1],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8[8]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<5>;
.reg .b32 %r<33>;
.reg .b64 %rd<25>;


ld.param.u32 %r10, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r11, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u32 %r12, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd23, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5];
ld.param.u64 %rd12, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1;
mov.u32 %r13, %nctaid.y;
mov.u32 %r14, %ctaid.z;
mov.u32 %r15, %ctaid.y;
mad.lo.s32 %r16, %r13, %r14, %r15;
mov.u32 %r17, %nctaid.x;
mov.u32 %r18, %ctaid.x;
mad.lo.s32 %r19, %r16, %r17, %r18;
shl.b32 %r20, %r19, 9;
mov.u32 %r21, %tid.x;
add.s32 %r1, %r20, %r21;
setp.ge.u32	%p1, %r1, %r12;
@%p1 bra BB76_7;

ld.param.u32 %r23, [%rd1+12];
ld.param.u64 %rd13, [%rd2];
cvta.to.global.u64 %rd3, %rd13;
ld.param.u32 %r24, [%rd2+108];
rem.u32 %r2, %r1, %r23;
div.u32 %r3, %r1, %r23;
mul.lo.s32 %r32, %r1, %r24;
setp.eq.s32	%p2, %r11, 0;
mov.u32 %r31, 0;
@%p2 bra BB76_3;

BB76_2:
cvt.u64.u32	%rd14, %r32;
add.s64 %rd15, %rd3, %rd14;
ld.global.s8 %rd16, [%rd15];
add.s64 %rd23, %rd16, %rd23;
add.s32 %r32, %r32, %r10;
add.s32 %r31, %r31, 1;
setp.lt.u32	%p3, %r31, %r11;
@%p3 bra BB76_2;

BB76_3:
ld.param.u32 %r25, [%rd1+112];
mul.lo.s32 %r26, %r25, %r2;
ld.param.u32 %r27, [%rd1+108];
mad.lo.s32 %r9, %r27, %r3, %r26;
or.b64 %rd17, %rd23, %rd12;
and.b64 %rd18, %rd17, -4294967296;
setp.eq.s64	%p4, %rd18, 0;
@%p4 bra BB76_5;

div.s64 %rd24, %rd23, %rd12;
bra.uni BB76_6;

BB76_5:
cvt.u32.u64	%r28, %rd12;
cvt.u32.u64	%r29, %rd23;
div.u32 %r30, %r29, %r28;
cvt.u64.u32	%rd24, %r30;

BB76_6:
ld.param.u64 %rd19, [%rd1];
cvt.u64.u32	%rd20, %r9;
cvta.to.global.u64 %rd21, %rd19;
add.s64 %rd22, %rd21, %rd20;
st.global.u8 [%rd22], %rd24;

BB76_7:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_7[1],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8[8],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot77[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<61>;
.reg .b32 %r<224>;
.reg .b64 %rd<214>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd213, __local_depot77;
cvta.local.u64 %SP, %rd213;
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3];
ld.param.u32 %r43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4];
ld.param.u64 %rd44, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5];
ld.param.u64 %rd45, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8];
ld.param.u64 %rd46, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9];
ld.param.u64 %rd47, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10];
mov.u64 %rd48, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0;
mov.u64 %rd49, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1;
ld.param.u64 %rd50, [%rd48];
cvta.to.global.u64 %rd51, %rd50;
ld.param.u64 %rd52, [%rd49];
cvta.to.global.u64 %rd1, %rd52;
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r1, %r44, %r45, %r46;
mov.u32 %r222, %tid.y;
ld.param.u32 %r47, [%rd48+12];
rem.u32 %r48, %r1, %r47;
ld.param.u32 %r49, [%rd48+112];
mul.lo.s32 %r50, %r49, %r48;
div.u32 %r51, %r1, %r47;
ld.param.u32 %r52, [%rd48+108];
mad.lo.s32 %r53, %r52, %r51, %r50;
ld.param.u32 %r54, [%rd49+108];
mul.lo.s32 %r3, %r1, %r54;
mov.u32 %r55, %nctaid.y;
setp.eq.s32	%p1, %r55, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd53, %r53;
add.s64 %rd2, %rd51, %rd53;
@%p1 bra BB77_38;
bra.uni BB77_1;

BB77_38:
setp.lt.u32	%p44, %r1, %r43;
min.u32 %r31, %r42, %r4;
setp.lt.u32	%p45, %r222, %r42;
and.pred %p46, %p44, %p45;
mov.u64 %rd202, %rd44;
@!%p46 bra BB77_47;
bra.uni BB77_39;

BB77_39:
mov.u64 %rd203, %rd44;

BB77_40:
mad.lo.s32 %r33, %r4, 3, %r222;
setp.lt.u32	%p47, %r33, %r42;
add.s32 %r34, %r222, %r4;
shl.b32 %r184, %r4, 1;
add.s32 %r35, %r222, %r184;
mad.lo.s32 %r185, %r222, %r41, %r3;
cvt.u64.u32	%rd150, %r185;
add.s64 %rd30, %rd1, %rd150;
mad.lo.s32 %r186, %r34, %r41, %r3;
cvt.u64.u32	%rd151, %r186;
add.s64 %rd31, %rd1, %rd151;
mad.lo.s32 %r187, %r35, %r41, %r3;
cvt.u64.u32	%rd152, %r187;
add.s64 %rd32, %rd1, %rd152;
@%p47 bra BB77_45;
bra.uni BB77_41;

BB77_45:
ld.global.s8 %rd160, [%rd30];
ld.global.s8 %rd161, [%rd31];
ld.global.s8 %rd162, [%rd32];
mad.lo.s32 %r188, %r33, %r41, %r3;
cvt.u64.u32	%rd163, %r188;
add.s64 %rd164, %rd1, %rd163;
ld.global.s8 %rd165, [%rd164];
add.s64 %rd166, %rd160, %rd203;
add.s64 %rd167, %rd166, %rd161;
add.s64 %rd168, %rd167, %rd162;
add.s64 %rd204, %rd168, %rd165;
bra.uni BB77_46;

BB77_41:
setp.lt.u32	%p48, %r35, %r42;
@%p48 bra BB77_44;
bra.uni BB77_42;

BB77_44:
ld.global.s8 %rd155, [%rd30];
ld.global.s8 %rd156, [%rd31];
ld.global.s8 %rd157, [%rd32];
add.s64 %rd158, %rd155, %rd203;
add.s64 %rd159, %rd158, %rd156;
add.s64 %rd204, %rd159, %rd157;
bra.uni BB77_46;

BB77_42:
ld.global.s8 %rd153, [%rd30];
add.s64 %rd204, %rd153, %rd203;
setp.ge.u32	%p49, %r34, %r42;
@%p49 bra BB77_46;

ld.global.s8 %rd154, [%rd31];
add.s64 %rd204, %rd204, %rd154;

BB77_46:
mov.u64 %rd203, %rd204;
shl.b32 %r190, %r4, 2;
add.s32 %r222, %r222, %r190;
setp.lt.u32	%p50, %r222, %r42;
mov.u64 %rd202, %rd203;
@%p50 bra BB77_40;

BB77_47:
mov.u32 %r37, %tid.y;
mad.lo.s32 %r193, %r37, %r44, %r46;
mul.wide.u32 %rd169, %r193, 8;
mov.u64 %rd170, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd171, %rd170, %rd169;
st.shared.u64 [%rd171], %rd202;
clz.b32 %r194, %r31;
mov.u32 %r195, 31;
sub.s32 %r196, %r195, %r194;
mov.u32 %r197, 1;
shl.b32 %r198, %r197, %r196;
setp.eq.s32	%p51, %r31, %r198;
selp.u32	%r199, 1, 0, %p51;
shr.s32 %r223, %r198, %r199;
setp.lt.s32	%p52, %r223, 1;
@%p52 bra BB77_51;

BB77_48:
bar.sync 0;
add.s32 %r200, %r223, %r37;
setp.lt.u32	%p53, %r200, %r31;
setp.lt.u32	%p54, %r37, %r223;
and.pred %p55, %p54, %p53;
@!%p55 bra BB77_50;
bra.uni BB77_49;

BB77_49:
cvt.u64.u32	%rd172, %r193;
mul.lo.s32 %r205, %r223, %r44;
cvt.u64.u32	%rd176, %r205;
add.s64 %rd177, %rd176, %rd172;
shl.b64 %rd178, %rd177, 3;
add.s64 %rd179, %rd170, %rd178;
ld.shared.u64 %rd180, [%rd179];
ld.shared.u64 %rd181, [%rd171];
add.s64 %rd182, %rd180, %rd181;
st.shared.u64 [%rd171], %rd182;

BB77_50:
shr.s32 %r223, %r223, 1;
setp.gt.s32	%p56, %r223, 0;
@%p56 bra BB77_48;

BB77_51:
setp.eq.s32	%p58, %r37, 0;
and.pred %p59, %p58, %p44;
@!%p59 bra BB77_56;
bra.uni BB77_52;

BB77_52:
ld.shared.u64 %rd40, [%rd171];
or.b64 %rd186, %rd40, %rd45;
and.b64 %rd187, %rd186, -4294967296;
setp.eq.s64	%p60, %rd187, 0;
@%p60 bra BB77_54;

div.s64 %rd212, %rd40, %rd45;
bra.uni BB77_55;

BB77_1:
setp.lt.u32	%p2, %r1, %r43;
mov.u32 %r56, %ctaid.y;
shl.b32 %r57, %r56, 8;
sub.s32 %r58, %r42, %r57;
mov.u32 %r59, 256;
min.u32 %r5, %r58, %r59;
mad.lo.s32 %r6, %r57, %r41, %r3;
min.u32 %r7, %r5, %r4;
setp.lt.u32	%p3, %r222, %r5;
and.pred %p4, %p2, %p3;
mov.u64 %rd209, %rd44;
@!%p4 bra BB77_10;
bra.uni BB77_2;

BB77_2:
mov.u32 %r218, %tid.y;
mov.u64 %rd210, %rd44;

BB77_3:
mad.lo.s32 %r10, %r4, 3, %r218;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r218, %r4;
shl.b32 %r61, %r4, 1;
add.s32 %r12, %r218, %r61;
mad.lo.s32 %r62, %r218, %r41, %r6;
cvt.u64.u32	%rd54, %r62;
add.s64 %rd4, %rd1, %rd54;
mad.lo.s32 %r63, %r11, %r41, %r6;
cvt.u64.u32	%rd55, %r63;
add.s64 %rd5, %rd1, %rd55;
mad.lo.s32 %r64, %r12, %r41, %r6;
cvt.u64.u32	%rd56, %r64;
add.s64 %rd6, %rd1, %rd56;
@%p5 bra BB77_8;
bra.uni BB77_4;

BB77_8:
ld.global.s8 %rd64, [%rd4];
ld.global.s8 %rd65, [%rd5];
ld.global.s8 %rd66, [%rd6];
mad.lo.s32 %r65, %r10, %r41, %r6;
cvt.u64.u32	%rd67, %r65;
add.s64 %rd68, %rd1, %rd67;
ld.global.s8 %rd69, [%rd68];
add.s64 %rd70, %rd64, %rd210;
add.s64 %rd71, %rd70, %rd65;
add.s64 %rd72, %rd71, %rd66;
add.s64 %rd211, %rd72, %rd69;
bra.uni BB77_9;

BB77_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB77_7;
bra.uni BB77_5;

BB77_7:
ld.global.s8 %rd59, [%rd4];
ld.global.s8 %rd60, [%rd5];
ld.global.s8 %rd61, [%rd6];
add.s64 %rd62, %rd59, %rd210;
add.s64 %rd63, %rd62, %rd60;
add.s64 %rd211, %rd63, %rd61;
bra.uni BB77_9;

BB77_5:
ld.global.s8 %rd57, [%rd4];
add.s64 %rd211, %rd57, %rd210;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB77_9;

ld.global.s8 %rd58, [%rd5];
add.s64 %rd211, %rd211, %rd58;

BB77_9:
mov.u64 %rd210, %rd211;
shl.b32 %r67, %r4, 2;
add.s32 %r218, %r218, %r67;
setp.lt.u32	%p8, %r218, %r5;
mov.u64 %rd195, %rd210;
mov.u64 %rd209, %rd195;
@%p8 bra BB77_3;

BB77_10:
mov.u64 %rd12, %rd209;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r70, %r14, %r44, %r46;
mul.wide.u32 %rd73, %r70, 8;
mov.u64 %rd74, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd75, %rd74, %rd73;
st.shared.u64 [%rd75], %rd12;
clz.b32 %r71, %r7;
mov.u32 %r72, 31;
sub.s32 %r73, %r72, %r71;
mov.u32 %r74, 1;
shl.b32 %r75, %r74, %r73;
setp.eq.s32	%p9, %r7, %r75;
selp.u32	%r76, 1, 0, %p9;
shr.s32 %r219, %r75, %r76;
setp.lt.s32	%p10, %r219, 1;
@%p10 bra BB77_14;

BB77_11:
bar.sync 0;
add.s32 %r77, %r219, %r14;
setp.lt.u32	%p11, %r77, %r7;
setp.lt.u32	%p12, %r14, %r219;
and.pred %p13, %p12, %p11;
@!%p13 bra BB77_13;
bra.uni BB77_12;

BB77_12:
cvt.u64.u32	%rd76, %r70;
mul.lo.s32 %r82, %r219, %r44;
cvt.u64.u32	%rd80, %r82;
add.s64 %rd81, %rd80, %rd76;
shl.b64 %rd82, %rd81, 3;
add.s64 %rd83, %rd74, %rd82;
ld.shared.u64 %rd84, [%rd83];
ld.shared.u64 %rd85, [%rd75];
add.s64 %rd86, %rd84, %rd85;
st.shared.u64 [%rd75], %rd86;

BB77_13:
shr.s32 %r219, %r219, 1;
setp.gt.s32	%p14, %r219, 0;
@%p14 bra BB77_11;

BB77_14:
setp.eq.s32	%p16, %r14, 0;
and.pred %p17, %p16, %p2;
@!%p17 bra BB77_16;
bra.uni BB77_15;

BB77_15:
mov.u32 %r88, %tid.y;
mad.lo.s32 %r91, %r88, %r44, %r46;
mul.wide.u32 %rd87, %r91, 8;
add.s64 %rd89, %rd74, %rd87;
ld.shared.u64 %rd90, [%rd89];
add.u64 %rd91, %SP, 8;
cvta.to.local.u64 %rd92, %rd91;
st.local.u64 [%rd92], %rd90;
ld.local.u64 %rd93, [%rd92];
add.u64 %rd94, %SP, 0;
cvta.to.local.u64 %rd95, %rd94;
st.local.u64 [%rd95], %rd93;
ld.local.u64 %rd96, [%rd95];
mad.lo.s32 %r95, %r56, %r43, %r1;
cvta.to.global.u64 %rd97, %rd46;
mul.wide.u32 %rd98, %r95, 8;
add.s64 %rd99, %rd97, %rd98;
st.volatile.global.u64 [%rd99], %rd96;

BB77_16:
membar.gl;
bar.sync 0;
or.b32 %r98, %r14, %r46;
setp.ne.s32	%p18, %r98, 0;
@%p18 bra BB77_18;

cvta.to.global.u64 %rd100, %rd47;
mul.wide.u32 %rd101, %r45, 4;
add.s64 %rd102, %rd100, %rd101;
atom.global.add.u32 %r100, [%rd102], 1;
add.s32 %r102, %r55, -1;
setp.eq.s32	%p19, %r100, %r102;
selp.u32	%r103, 1, 0, %p19;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r103;

BB77_18:
bar.sync 0;
ld.shared.u32 %r104, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p20, %r104, 0;
@%p20 bra BB77_56;

setp.ge.u32	%p21, %r14, %r55;
mov.u64 %rd208, %rd44;
@%p21 bra BB77_21;

mov.u32 %r107, %tid.y;
mad.lo.s32 %r112, %r107, %r43, %r1;
cvta.to.global.u64 %rd103, %rd46;
mul.wide.u32 %rd104, %r112, 8;
add.s64 %rd105, %rd103, %rd104;
ld.volatile.global.u64 %rd208, [%rd105];

BB77_21:
mov.u64 %rd205, %rd208;
setp.lt.u32	%p23, %r55, %r4;
sub.s32 %r119, %r55, %r4;
selp.b32	%r120, 0, %r119, %p23;
min.u32 %r18, %r55, %r4;
setp.lt.u32	%p24, %r14, %r120;
and.pred %p25, %p2, %p24;
@!%p25 bra BB77_30;
bra.uni BB77_22;

BB77_22:
mov.u32 %r220, %r14;
mov.u64 %rd206, %rd205;

BB77_23:
mov.u32 %r20, %r220;
mad.lo.s32 %r21, %r4, 3, %r20;
setp.lt.u32	%p27, %r21, %r120;
add.s32 %r22, %r20, %r4;
shl.b32 %r23, %r4, 1;
add.s32 %r24, %r20, %r23;
mad.lo.s32 %r25, %r4, %r43, %r1;
mad.lo.s32 %r130, %r20, %r43, %r25;
cvta.to.global.u64 %rd106, %rd46;
mul.wide.u32 %rd107, %r130, 8;
add.s64 %rd16, %rd106, %rd107;
mad.lo.s32 %r131, %r22, %r43, %r25;
mul.wide.u32 %rd108, %r131, 8;
add.s64 %rd17, %rd106, %rd108;
@%p27 bra BB77_28;
bra.uni BB77_24;

BB77_28:
ld.volatile.global.u64 %rd119, [%rd16];
mad.lo.s32 %r143, %r24, %r43, %r25;
mul.wide.u32 %rd120, %r143, 8;
add.s64 %rd122, %rd106, %rd120;
mad.lo.s32 %r150, %r21, %r43, %r25;
mul.wide.u32 %rd123, %r150, 8;
add.s64 %rd124, %rd106, %rd123;
add.s64 %rd125, %rd119, %rd206;
ld.volatile.global.u64 %rd126, [%rd17];
add.s64 %rd127, %rd125, %rd126;
ld.volatile.global.u64 %rd128, [%rd122];
add.s64 %rd129, %rd127, %rd128;
ld.volatile.global.u64 %rd130, [%rd124];
add.s64 %rd207, %rd129, %rd130;
bra.uni BB77_29;

BB77_24:
setp.lt.u32	%p29, %r24, %r120;
@%p29 bra BB77_27;
bra.uni BB77_25;

BB77_27:
ld.volatile.global.u64 %rd111, [%rd16];
mad.lo.s32 %r141, %r24, %r43, %r25;
mul.wide.u32 %rd113, %r141, 8;
add.s64 %rd114, %rd106, %rd113;
add.s64 %rd115, %rd111, %rd206;
ld.volatile.global.u64 %rd116, [%rd17];
add.s64 %rd117, %rd115, %rd116;
ld.volatile.global.u64 %rd118, [%rd114];
add.s64 %rd207, %rd117, %rd118;
bra.uni BB77_29;

BB77_25:
ld.volatile.global.u64 %rd109, [%rd16];
add.s64 %rd207, %rd109, %rd206;
setp.ge.u32	%p31, %r22, %r120;
@%p31 bra BB77_29;

ld.volatile.global.u64 %rd110, [%rd17];
add.s64 %rd207, %rd207, %rd110;

BB77_29:
mov.u64 %rd206, %rd207;
shl.b32 %r152, %r4, 2;
add.s32 %r26, %r20, %r152;
setp.lt.u32	%p33, %r26, %r120;
mov.u32 %r220, %r26;
mov.u64 %rd205, %rd206;
@%p33 bra BB77_23;

BB77_30:
st.shared.u64 [%rd75], %rd205;
clz.b32 %r159, %r18;
sub.s32 %r161, %r72, %r159;
shl.b32 %r163, %r74, %r161;
setp.eq.s32	%p34, %r18, %r163;
selp.u32	%r164, 1, 0, %p34;
shr.s32 %r221, %r163, %r164;
setp.lt.s32	%p35, %r221, 1;
@%p35 bra BB77_34;

BB77_31:
bar.sync 0;
add.s32 %r165, %r221, %r14;
setp.lt.u32	%p36, %r165, %r18;
setp.lt.u32	%p37, %r14, %r221;
and.pred %p38, %p37, %p36;
@!%p38 bra BB77_33;
bra.uni BB77_32;

BB77_32:
cvt.u64.u32	%rd134, %r70;
mul.lo.s32 %r170, %r221, %r44;
cvt.u64.u32	%rd138, %r170;
add.s64 %rd139, %rd138, %rd134;
shl.b64 %rd140, %rd139, 3;
add.s64 %rd141, %rd74, %rd140;
ld.shared.u64 %rd142, [%rd141];
ld.shared.u64 %rd143, [%rd75];
add.s64 %rd144, %rd142, %rd143;
st.shared.u64 [%rd75], %rd144;

BB77_33:
shr.s32 %r221, %r221, 1;
setp.gt.s32	%p39, %r221, 0;
@%p39 bra BB77_31;

BB77_34:
@!%p17 bra BB77_56;
bra.uni BB77_35;

BB77_35:
ld.shared.u64 %rd25, [%rd75];
or.b64 %rd148, %rd25, %rd45;
and.b64 %rd149, %rd148, -4294967296;
setp.eq.s64	%p43, %rd149, 0;
@%p43 bra BB77_37;

div.s64 %rd26, %rd25, %rd45;
st.global.u8 [%rd2], %rd26;
bra.uni BB77_56;

BB77_54:
cvt.u32.u64	%r215, %rd45;
cvt.u32.u64	%r216, %rd40;
div.u32 %r217, %r216, %r215;
cvt.u64.u32	%rd212, %r217;

BB77_55:
st.global.u8 [%rd2], %rd212;
bra.uni BB77_56;

BB77_37:
cvt.u32.u64	%r180, %rd45;
cvt.u32.u64	%r181, %rd25;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd27, %r182;
st.global.u8 [%rd2], %rd27;

BB77_56:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7[8]
)
{
.reg .pred %p<17>;
.reg .b32 %r<45>;
.reg .b64 %rd<129>;


ld.param.u32 %r17, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r18, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd23, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd24, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1;
mov.u32 %r19, %nctaid.y;
mov.u32 %r20, %ctaid.z;
mov.u32 %r21, %ctaid.y;
mad.lo.s32 %r22, %r19, %r20, %r21;
mov.u32 %r23, %nctaid.x;
mov.u32 %r24, %ctaid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32	%p1, %r1, %r18;
@%p1 bra BB78_24;

ld.param.u32 %r25, [%rd1+12];
rem.u32 %r2, %r1, %r25;
div.u32 %r3, %r1, %r25;
mov.u32 %r4, %tid.x;
mov.u32 %r5, %ntid.x;
setp.ge.u32	%p2, %r4, %r17;
mov.u64 %rd126, %rd23;
@%p2 bra BB78_4;

ld.param.u64 %rd25, [%rd2];
ld.param.u32 %r26, [%rd2+12];
ld.param.u32 %r27, [%rd2+112];
rem.u32 %r28, %r1, %r26;
mul.lo.s32 %r29, %r27, %r28;
div.u32 %r30, %r1, %r26;
ld.param.u32 %r31, [%rd2+108];
mad.lo.s32 %r6, %r31, %r30, %r29;
cvta.to.global.u64 %rd3, %rd25;
mov.u32 %r42, %r4;
mov.u64 %rd127, %rd23;

BB78_3:
mov.u32 %r7, %r42;
add.s32 %r32, %r6, %r7;
cvt.u64.u32	%rd26, %r32;
add.s64 %rd27, %rd3, %rd26;
ld.global.s8 %rd28, [%rd27];
add.s64 %rd127, %rd28, %rd127;
add.s32 %r8, %r5, %r7;
setp.lt.u32	%p3, %r8, %r17;
mov.u32 %r42, %r8;
mov.u64 %rd111, %rd127;
mov.u64 %rd126, %rd111;
@%p3 bra BB78_3;

BB78_4:
mov.u64 %rd112, %rd126;
mov.u64 %rd6, %rd112;
ld.param.u32 %r33, [%rd1+112];
mul.lo.s32 %r34, %r33, %r2;
ld.param.u32 %r35, [%rd1+108];
mad.lo.s32 %r9, %r35, %r3, %r34;
setp.eq.s32	%p4, %r5, 0;
mov.u64 %rd121, %rd23;
@%p4 bra BB78_19;

mul.wide.u32 %rd29, %r4, 8;
mov.u64 %rd30, smemChar;
add.s64 %rd7, %rd30, %rd29;
setp.ge.u32	%p5, %r4, %r5;
@%p5 bra BB78_7;

st.shared.u64 [%rd7], %rd6;

BB78_7:
bar.sync 0;
mov.u32 %r10, WARP_SZ;
min.u32 %r11, %r5, %r10;
setp.ge.u32	%p6, %r10, %r5;
mov.u64 %rd123, %rd6;
@%p6 bra BB78_13;

div.u32 %r36, %r4, %r10;
setp.ne.s32	%p7, %r36, 0;
mov.u64 %rd113, %rd6;
mov.u64 %rd123, %rd113;
@%p7 bra BB78_13;

setp.lt.u32	%p8, %r4, %r5;
selp.b64	%rd124, %rd6, %rd23, %p8;
add.s32 %r43, %r10, %r4;
setp.ge.u32	%p9, %r43, %r5;
@%p9 bra BB78_12;

mov.u64 %rd125, %rd124;

BB78_11:
mul.wide.u32 %rd31, %r43, 8;
add.s64 %rd33, %rd30, %rd31;
ld.shared.u64 %rd34, [%rd33];
add.s64 %rd125, %rd34, %rd125;
add.s32 %r43, %r43, %r10;
setp.lt.u32	%p10, %r43, %r5;
mov.u64 %rd124, %rd125;
@%p10 bra BB78_11;

BB78_12:
mov.u64 %rd123, %rd124;
mov.u32 %r37, %tid.x;
mul.wide.u32 %rd35, %r37, 8;
add.s64 %rd37, %rd30, %rd35;
st.shared.u64 [%rd37], %rd123;

BB78_13:
mov.u64 %rd12, %rd123;
bar.sync 0;
setp.ne.s32	%p11, %r4, 0;
mov.u64 %rd121, %rd12;
@%p11 bra BB78_19;

setp.eq.s32	%p12, %r11, 32;
@%p12 bra BB78_18;
bra.uni BB78_15;

BB78_18:
ld.shared.u64 %rd41, [smemChar+8];
add.s64 %rd42, %rd41, %rd12;
ld.shared.u64 %rd43, [smemChar+16];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+24];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+32];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+40];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+48];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+56];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+64];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+72];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+80];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+88];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+96];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+104];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+112];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+120];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+128];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+136];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+144];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+152];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+160];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+168];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+176];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+184];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+192];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+200];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+208];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+216];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+224];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+232];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+240];
add.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+248];
add.s64 %rd121, %rd101, %rd100;
bra.uni BB78_19;

BB78_15:
add.s64 %rd108, %rd30, 8;
mov.u32 %r44, 1;
setp.lt.u32	%p13, %r11, 2;
mov.u64 %rd119, %rd12;
mov.u64 %rd121, %rd119;
@%p13 bra BB78_19;

mov.u64 %rd122, %rd12;

BB78_17:
ld.shared.u64 %rd40, [%rd108];
add.s64 %rd122, %rd40, %rd122;
add.s64 %rd108, %rd108, 8;
add.s32 %r44, %r44, 1;
setp.lt.u32	%p14, %r44, %r11;
mov.u64 %rd121, %rd122;
@%p14 bra BB78_17;

BB78_19:
setp.ne.s32	%p15, %r4, 0;
@%p15 bra BB78_24;

or.b64 %rd102, %rd121, %rd24;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p16, %rd103, 0;
@%p16 bra BB78_22;

div.s64 %rd128, %rd121, %rd24;
bra.uni BB78_23;

BB78_22:
cvt.u32.u64	%r39, %rd24;
cvt.u32.u64	%r40, %rd121;
div.u32 %r41, %r40, %r39;
cvt.u64.u32	%rd128, %r41;

BB78_23:
ld.param.u64 %rd104, [%rd1];
cvt.u64.u32	%rd105, %r9;
cvta.to.global.u64 %rd106, %rd104;
add.s64 %rd107, %rd106, %rd105;
st.global.u8 [%rd107], %rd128;

BB78_24:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_7[1],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8[8]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<5>;
.reg .b32 %r<38>;
.reg .b64 %rd<25>;


ld.param.u32 %r10, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r11, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u32 %r12, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd23, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5];
ld.param.u64 %rd12, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1;
mov.u32 %r13, %nctaid.y;
mov.u32 %r14, %ctaid.z;
mov.u32 %r15, %ctaid.y;
mad.lo.s32 %r16, %r13, %r14, %r15;
mov.u32 %r17, %nctaid.x;
mov.u32 %r18, %ctaid.x;
mad.lo.s32 %r19, %r16, %r17, %r18;
shl.b32 %r20, %r19, 9;
mov.u32 %r21, %tid.x;
add.s32 %r1, %r20, %r21;
setp.ge.u32	%p1, %r1, %r12;
@%p1 bra BB79_8;

ld.param.u32 %r22, [%rd1+12];
rem.u32 %r2, %r1, %r22;
div.u32 %r3, %r1, %r22;
setp.eq.s32	%p2, %r11, 0;
@%p2 bra BB79_4;

ld.param.u64 %rd13, [%rd2];
ld.param.u32 %r24, [%rd2+12];
ld.param.u32 %r25, [%rd2+112];
rem.u32 %r26, %r1, %r24;
mul.lo.s32 %r27, %r25, %r26;
div.u32 %r28, %r1, %r24;
ld.param.u32 %r29, [%rd2+108];
mad.lo.s32 %r37, %r29, %r28, %r27;
cvta.to.global.u64 %rd3, %rd13;
mov.u32 %r36, 0;

BB79_3:
cvt.u64.u32	%rd14, %r37;
add.s64 %rd15, %rd3, %rd14;
ld.global.s8 %rd16, [%rd15];
add.s64 %rd23, %rd16, %rd23;
add.s32 %r37, %r37, %r10;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p3, %r36, %r11;
@%p3 bra BB79_3;

BB79_4:
ld.param.u32 %r30, [%rd1+112];
mul.lo.s32 %r31, %r30, %r2;
ld.param.u32 %r32, [%rd1+108];
mad.lo.s32 %r9, %r32, %r3, %r31;
or.b64 %rd17, %rd23, %rd12;
and.b64 %rd18, %rd17, -4294967296;
setp.eq.s64	%p4, %rd18, 0;
@%p4 bra BB79_6;

div.s64 %rd24, %rd23, %rd12;
bra.uni BB79_7;

BB79_6:
cvt.u32.u64	%r33, %rd12;
cvt.u32.u64	%r34, %rd23;
div.u32 %r35, %r34, %r33;
cvt.u64.u32	%rd24, %r35;

BB79_7:
ld.param.u64 %rd19, [%rd1];
cvt.u64.u32	%rd20, %r9;
cvta.to.global.u64 %rd21, %rd19;
add.s64 %rd22, %rd21, %rd20;
st.global.u8 [%rd22], %rd24;

BB79_8:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_7[1],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8[8],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot80[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<61>;
.reg .b32 %r<229>;
.reg .b64 %rd<214>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd213, __local_depot80;
cvta.local.u64 %SP, %rd213;
ld.param.u32 %r41, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2];
ld.param.u32 %r42, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3];
ld.param.u32 %r43, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4];
ld.param.u64 %rd44, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5];
ld.param.u64 %rd45, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8];
ld.param.u64 %rd46, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9];
ld.param.u64 %rd47, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10];
mov.u64 %rd48, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0;
mov.u64 %rd49, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1;
ld.param.u64 %rd50, [%rd48];
cvta.to.global.u64 %rd51, %rd50;
ld.param.u64 %rd52, [%rd49];
cvta.to.global.u64 %rd1, %rd52;
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r1, %r44, %r45, %r46;
mov.u32 %r227, %tid.y;
ld.param.u32 %r47, [%rd48+12];
rem.u32 %r48, %r1, %r47;
ld.param.u32 %r49, [%rd48+112];
mul.lo.s32 %r50, %r49, %r48;
div.u32 %r51, %r1, %r47;
ld.param.u32 %r52, [%rd49+12];
rem.u32 %r53, %r1, %r52;
ld.param.u32 %r54, [%rd49+112];
mul.lo.s32 %r55, %r54, %r53;
div.u32 %r56, %r1, %r52;
ld.param.u32 %r57, [%rd48+108];
mad.lo.s32 %r58, %r57, %r51, %r50;
ld.param.u32 %r59, [%rd49+108];
mad.lo.s32 %r3, %r59, %r56, %r55;
mov.u32 %r60, %nctaid.y;
setp.eq.s32	%p1, %r60, 1;
mov.u32 %r4, %ntid.y;
cvt.u64.u32	%rd53, %r58;
add.s64 %rd2, %rd51, %rd53;
@%p1 bra BB80_38;
bra.uni BB80_1;

BB80_38:
setp.lt.u32	%p44, %r1, %r43;
min.u32 %r31, %r42, %r4;
setp.lt.u32	%p45, %r227, %r42;
and.pred %p46, %p44, %p45;
mov.u64 %rd202, %rd44;
@!%p46 bra BB80_47;
bra.uni BB80_39;

BB80_39:
mov.u64 %rd203, %rd44;

BB80_40:
mad.lo.s32 %r33, %r4, 3, %r227;
setp.lt.u32	%p47, %r33, %r42;
add.s32 %r34, %r227, %r4;
shl.b32 %r189, %r4, 1;
add.s32 %r35, %r227, %r189;
mad.lo.s32 %r190, %r227, %r41, %r3;
cvt.u64.u32	%rd150, %r190;
add.s64 %rd30, %rd1, %rd150;
mad.lo.s32 %r191, %r34, %r41, %r3;
cvt.u64.u32	%rd151, %r191;
add.s64 %rd31, %rd1, %rd151;
mad.lo.s32 %r192, %r35, %r41, %r3;
cvt.u64.u32	%rd152, %r192;
add.s64 %rd32, %rd1, %rd152;
@%p47 bra BB80_45;
bra.uni BB80_41;

BB80_45:
ld.global.s8 %rd160, [%rd30];
ld.global.s8 %rd161, [%rd31];
ld.global.s8 %rd162, [%rd32];
mad.lo.s32 %r193, %r33, %r41, %r3;
cvt.u64.u32	%rd163, %r193;
add.s64 %rd164, %rd1, %rd163;
ld.global.s8 %rd165, [%rd164];
add.s64 %rd166, %rd160, %rd203;
add.s64 %rd167, %rd166, %rd161;
add.s64 %rd168, %rd167, %rd162;
add.s64 %rd204, %rd168, %rd165;
bra.uni BB80_46;

BB80_41:
setp.lt.u32	%p48, %r35, %r42;
@%p48 bra BB80_44;
bra.uni BB80_42;

BB80_44:
ld.global.s8 %rd155, [%rd30];
ld.global.s8 %rd156, [%rd31];
ld.global.s8 %rd157, [%rd32];
add.s64 %rd158, %rd155, %rd203;
add.s64 %rd159, %rd158, %rd156;
add.s64 %rd204, %rd159, %rd157;
bra.uni BB80_46;

BB80_42:
ld.global.s8 %rd153, [%rd30];
add.s64 %rd204, %rd153, %rd203;
setp.ge.u32	%p49, %r34, %r42;
@%p49 bra BB80_46;

ld.global.s8 %rd154, [%rd31];
add.s64 %rd204, %rd204, %rd154;

BB80_46:
mov.u64 %rd203, %rd204;
shl.b32 %r195, %r4, 2;
add.s32 %r227, %r227, %r195;
setp.lt.u32	%p50, %r227, %r42;
mov.u64 %rd202, %rd203;
@%p50 bra BB80_40;

BB80_47:
mov.u32 %r37, %tid.y;
mad.lo.s32 %r198, %r37, %r44, %r46;
mul.wide.u32 %rd169, %r198, 8;
mov.u64 %rd170, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd171, %rd170, %rd169;
st.shared.u64 [%rd171], %rd202;
clz.b32 %r199, %r31;
mov.u32 %r200, 31;
sub.s32 %r201, %r200, %r199;
mov.u32 %r202, 1;
shl.b32 %r203, %r202, %r201;
setp.eq.s32	%p51, %r31, %r203;
selp.u32	%r204, 1, 0, %p51;
shr.s32 %r228, %r203, %r204;
setp.lt.s32	%p52, %r228, 1;
@%p52 bra BB80_51;

BB80_48:
bar.sync 0;
add.s32 %r205, %r228, %r37;
setp.lt.u32	%p53, %r205, %r31;
setp.lt.u32	%p54, %r37, %r228;
and.pred %p55, %p54, %p53;
@!%p55 bra BB80_50;
bra.uni BB80_49;

BB80_49:
cvt.u64.u32	%rd172, %r198;
mul.lo.s32 %r210, %r228, %r44;
cvt.u64.u32	%rd176, %r210;
add.s64 %rd177, %rd176, %rd172;
shl.b64 %rd178, %rd177, 3;
add.s64 %rd179, %rd170, %rd178;
ld.shared.u64 %rd180, [%rd179];
ld.shared.u64 %rd181, [%rd171];
add.s64 %rd182, %rd180, %rd181;
st.shared.u64 [%rd171], %rd182;

BB80_50:
shr.s32 %r228, %r228, 1;
setp.gt.s32	%p56, %r228, 0;
@%p56 bra BB80_48;

BB80_51:
setp.eq.s32	%p58, %r37, 0;
and.pred %p59, %p58, %p44;
@!%p59 bra BB80_56;
bra.uni BB80_52;

BB80_52:
ld.shared.u64 %rd40, [%rd171];
or.b64 %rd186, %rd40, %rd45;
and.b64 %rd187, %rd186, -4294967296;
setp.eq.s64	%p60, %rd187, 0;
@%p60 bra BB80_54;

div.s64 %rd212, %rd40, %rd45;
bra.uni BB80_55;

BB80_1:
setp.lt.u32	%p2, %r1, %r43;
mov.u32 %r61, %ctaid.y;
shl.b32 %r62, %r61, 8;
sub.s32 %r63, %r42, %r62;
mov.u32 %r64, 256;
min.u32 %r5, %r63, %r64;
mad.lo.s32 %r6, %r62, %r41, %r3;
min.u32 %r7, %r5, %r4;
setp.lt.u32	%p3, %r227, %r5;
and.pred %p4, %p2, %p3;
mov.u64 %rd209, %rd44;
@!%p4 bra BB80_10;
bra.uni BB80_2;

BB80_2:
mov.u32 %r223, %tid.y;
mov.u64 %rd210, %rd44;

BB80_3:
mad.lo.s32 %r10, %r4, 3, %r223;
setp.lt.u32	%p5, %r10, %r5;
add.s32 %r11, %r223, %r4;
shl.b32 %r66, %r4, 1;
add.s32 %r12, %r223, %r66;
mad.lo.s32 %r67, %r223, %r41, %r6;
cvt.u64.u32	%rd54, %r67;
add.s64 %rd4, %rd1, %rd54;
mad.lo.s32 %r68, %r11, %r41, %r6;
cvt.u64.u32	%rd55, %r68;
add.s64 %rd5, %rd1, %rd55;
mad.lo.s32 %r69, %r12, %r41, %r6;
cvt.u64.u32	%rd56, %r69;
add.s64 %rd6, %rd1, %rd56;
@%p5 bra BB80_8;
bra.uni BB80_4;

BB80_8:
ld.global.s8 %rd64, [%rd4];
ld.global.s8 %rd65, [%rd5];
ld.global.s8 %rd66, [%rd6];
mad.lo.s32 %r70, %r10, %r41, %r6;
cvt.u64.u32	%rd67, %r70;
add.s64 %rd68, %rd1, %rd67;
ld.global.s8 %rd69, [%rd68];
add.s64 %rd70, %rd64, %rd210;
add.s64 %rd71, %rd70, %rd65;
add.s64 %rd72, %rd71, %rd66;
add.s64 %rd211, %rd72, %rd69;
bra.uni BB80_9;

BB80_4:
setp.lt.u32	%p6, %r12, %r5;
@%p6 bra BB80_7;
bra.uni BB80_5;

BB80_7:
ld.global.s8 %rd59, [%rd4];
ld.global.s8 %rd60, [%rd5];
ld.global.s8 %rd61, [%rd6];
add.s64 %rd62, %rd59, %rd210;
add.s64 %rd63, %rd62, %rd60;
add.s64 %rd211, %rd63, %rd61;
bra.uni BB80_9;

BB80_5:
ld.global.s8 %rd57, [%rd4];
add.s64 %rd211, %rd57, %rd210;
setp.ge.u32	%p7, %r11, %r5;
@%p7 bra BB80_9;

ld.global.s8 %rd58, [%rd5];
add.s64 %rd211, %rd211, %rd58;

BB80_9:
mov.u64 %rd210, %rd211;
shl.b32 %r72, %r4, 2;
add.s32 %r223, %r223, %r72;
setp.lt.u32	%p8, %r223, %r5;
mov.u64 %rd195, %rd210;
mov.u64 %rd209, %rd195;
@%p8 bra BB80_3;

BB80_10:
mov.u64 %rd12, %rd209;
mov.u32 %r14, %tid.y;
mad.lo.s32 %r75, %r14, %r44, %r46;
mul.wide.u32 %rd73, %r75, 8;
mov.u64 %rd74, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd75, %rd74, %rd73;
st.shared.u64 [%rd75], %rd12;
clz.b32 %r76, %r7;
mov.u32 %r77, 31;
sub.s32 %r78, %r77, %r76;
mov.u32 %r79, 1;
shl.b32 %r80, %r79, %r78;
setp.eq.s32	%p9, %r7, %r80;
selp.u32	%r81, 1, 0, %p9;
shr.s32 %r224, %r80, %r81;
setp.lt.s32	%p10, %r224, 1;
@%p10 bra BB80_14;

BB80_11:
bar.sync 0;
add.s32 %r82, %r224, %r14;
setp.lt.u32	%p11, %r82, %r7;
setp.lt.u32	%p12, %r14, %r224;
and.pred %p13, %p12, %p11;
@!%p13 bra BB80_13;
bra.uni BB80_12;

BB80_12:
cvt.u64.u32	%rd76, %r75;
mul.lo.s32 %r87, %r224, %r44;
cvt.u64.u32	%rd80, %r87;
add.s64 %rd81, %rd80, %rd76;
shl.b64 %rd82, %rd81, 3;
add.s64 %rd83, %rd74, %rd82;
ld.shared.u64 %rd84, [%rd83];
ld.shared.u64 %rd85, [%rd75];
add.s64 %rd86, %rd84, %rd85;
st.shared.u64 [%rd75], %rd86;

BB80_13:
shr.s32 %r224, %r224, 1;
setp.gt.s32	%p14, %r224, 0;
@%p14 bra BB80_11;

BB80_14:
setp.eq.s32	%p16, %r14, 0;
and.pred %p17, %p16, %p2;
@!%p17 bra BB80_16;
bra.uni BB80_15;

BB80_15:
mov.u32 %r93, %tid.y;
mad.lo.s32 %r96, %r93, %r44, %r46;
mul.wide.u32 %rd87, %r96, 8;
add.s64 %rd89, %rd74, %rd87;
ld.shared.u64 %rd90, [%rd89];
add.u64 %rd91, %SP, 8;
cvta.to.local.u64 %rd92, %rd91;
st.local.u64 [%rd92], %rd90;
ld.local.u64 %rd93, [%rd92];
add.u64 %rd94, %SP, 0;
cvta.to.local.u64 %rd95, %rd94;
st.local.u64 [%rd95], %rd93;
ld.local.u64 %rd96, [%rd95];
mad.lo.s32 %r100, %r61, %r43, %r1;
cvta.to.global.u64 %rd97, %rd46;
mul.wide.u32 %rd98, %r100, 8;
add.s64 %rd99, %rd97, %rd98;
st.volatile.global.u64 [%rd99], %rd96;

BB80_16:
membar.gl;
bar.sync 0;
or.b32 %r103, %r14, %r46;
setp.ne.s32	%p18, %r103, 0;
@%p18 bra BB80_18;

cvta.to.global.u64 %rd100, %rd47;
mul.wide.u32 %rd101, %r45, 4;
add.s64 %rd102, %rd100, %rd101;
atom.global.add.u32 %r105, [%rd102], 1;
add.s32 %r107, %r60, -1;
setp.eq.s32	%p19, %r105, %r107;
selp.u32	%r108, 1, 0, %p19;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r108;

BB80_18:
bar.sync 0;
ld.shared.u32 %r109, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p20, %r109, 0;
@%p20 bra BB80_56;

setp.ge.u32	%p21, %r14, %r60;
mov.u64 %rd208, %rd44;
@%p21 bra BB80_21;

mov.u32 %r112, %tid.y;
mad.lo.s32 %r117, %r112, %r43, %r1;
cvta.to.global.u64 %rd103, %rd46;
mul.wide.u32 %rd104, %r117, 8;
add.s64 %rd105, %rd103, %rd104;
ld.volatile.global.u64 %rd208, [%rd105];

BB80_21:
mov.u64 %rd205, %rd208;
setp.lt.u32	%p23, %r60, %r4;
sub.s32 %r124, %r60, %r4;
selp.b32	%r125, 0, %r124, %p23;
min.u32 %r18, %r60, %r4;
setp.lt.u32	%p24, %r14, %r125;
and.pred %p25, %p2, %p24;
@!%p25 bra BB80_30;
bra.uni BB80_22;

BB80_22:
mov.u32 %r225, %r14;
mov.u64 %rd206, %rd205;

BB80_23:
mov.u32 %r20, %r225;
mad.lo.s32 %r21, %r4, 3, %r20;
setp.lt.u32	%p27, %r21, %r125;
add.s32 %r22, %r20, %r4;
shl.b32 %r23, %r4, 1;
add.s32 %r24, %r20, %r23;
mad.lo.s32 %r25, %r4, %r43, %r1;
mad.lo.s32 %r135, %r20, %r43, %r25;
cvta.to.global.u64 %rd106, %rd46;
mul.wide.u32 %rd107, %r135, 8;
add.s64 %rd16, %rd106, %rd107;
mad.lo.s32 %r136, %r22, %r43, %r25;
mul.wide.u32 %rd108, %r136, 8;
add.s64 %rd17, %rd106, %rd108;
@%p27 bra BB80_28;
bra.uni BB80_24;

BB80_28:
ld.volatile.global.u64 %rd119, [%rd16];
mad.lo.s32 %r148, %r24, %r43, %r25;
mul.wide.u32 %rd120, %r148, 8;
add.s64 %rd122, %rd106, %rd120;
mad.lo.s32 %r155, %r21, %r43, %r25;
mul.wide.u32 %rd123, %r155, 8;
add.s64 %rd124, %rd106, %rd123;
add.s64 %rd125, %rd119, %rd206;
ld.volatile.global.u64 %rd126, [%rd17];
add.s64 %rd127, %rd125, %rd126;
ld.volatile.global.u64 %rd128, [%rd122];
add.s64 %rd129, %rd127, %rd128;
ld.volatile.global.u64 %rd130, [%rd124];
add.s64 %rd207, %rd129, %rd130;
bra.uni BB80_29;

BB80_24:
setp.lt.u32	%p29, %r24, %r125;
@%p29 bra BB80_27;
bra.uni BB80_25;

BB80_27:
ld.volatile.global.u64 %rd111, [%rd16];
mad.lo.s32 %r146, %r24, %r43, %r25;
mul.wide.u32 %rd113, %r146, 8;
add.s64 %rd114, %rd106, %rd113;
add.s64 %rd115, %rd111, %rd206;
ld.volatile.global.u64 %rd116, [%rd17];
add.s64 %rd117, %rd115, %rd116;
ld.volatile.global.u64 %rd118, [%rd114];
add.s64 %rd207, %rd117, %rd118;
bra.uni BB80_29;

BB80_25:
ld.volatile.global.u64 %rd109, [%rd16];
add.s64 %rd207, %rd109, %rd206;
setp.ge.u32	%p31, %r22, %r125;
@%p31 bra BB80_29;

ld.volatile.global.u64 %rd110, [%rd17];
add.s64 %rd207, %rd207, %rd110;

BB80_29:
mov.u64 %rd206, %rd207;
shl.b32 %r157, %r4, 2;
add.s32 %r26, %r20, %r157;
setp.lt.u32	%p33, %r26, %r125;
mov.u32 %r225, %r26;
mov.u64 %rd205, %rd206;
@%p33 bra BB80_23;

BB80_30:
st.shared.u64 [%rd75], %rd205;
clz.b32 %r164, %r18;
sub.s32 %r166, %r77, %r164;
shl.b32 %r168, %r79, %r166;
setp.eq.s32	%p34, %r18, %r168;
selp.u32	%r169, 1, 0, %p34;
shr.s32 %r226, %r168, %r169;
setp.lt.s32	%p35, %r226, 1;
@%p35 bra BB80_34;

BB80_31:
bar.sync 0;
add.s32 %r170, %r226, %r14;
setp.lt.u32	%p36, %r170, %r18;
setp.lt.u32	%p37, %r14, %r226;
and.pred %p38, %p37, %p36;
@!%p38 bra BB80_33;
bra.uni BB80_32;

BB80_32:
cvt.u64.u32	%rd134, %r75;
mul.lo.s32 %r175, %r226, %r44;
cvt.u64.u32	%rd138, %r175;
add.s64 %rd139, %rd138, %rd134;
shl.b64 %rd140, %rd139, 3;
add.s64 %rd141, %rd74, %rd140;
ld.shared.u64 %rd142, [%rd141];
ld.shared.u64 %rd143, [%rd75];
add.s64 %rd144, %rd142, %rd143;
st.shared.u64 [%rd75], %rd144;

BB80_33:
shr.s32 %r226, %r226, 1;
setp.gt.s32	%p39, %r226, 0;
@%p39 bra BB80_31;

BB80_34:
@!%p17 bra BB80_56;
bra.uni BB80_35;

BB80_35:
ld.shared.u64 %rd25, [%rd75];
or.b64 %rd148, %rd25, %rd45;
and.b64 %rd149, %rd148, -4294967296;
setp.eq.s64	%p43, %rd149, 0;
@%p43 bra BB80_37;

div.s64 %rd26, %rd25, %rd45;
st.global.u8 [%rd2], %rd26;
bra.uni BB80_56;

BB80_54:
cvt.u32.u64	%r220, %rd45;
cvt.u32.u64	%r221, %rd40;
div.u32 %r222, %r221, %r220;
cvt.u64.u32	%rd212, %r222;

BB80_55:
st.global.u8 [%rd2], %rd212;
bra.uni BB80_56;

BB80_37:
cvt.u32.u64	%r185, %rd45;
cvt.u32.u64	%r186, %rd25;
div.u32 %r187, %r186, %r185;
cvt.u64.u32	%rd27, %r187;
st.global.u8 [%rd2], %rd27;

BB80_56:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7[8]
)
{
.local .align 8 .b8 __local_depot81[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b32 %r<62>;
.reg .b64 %rd<142>;


mov.u64 %rd141, __local_depot81;
cvta.local.u64 %SP, %rd141;
ld.param.u32 %r29, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r30, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd28, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd29, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7];
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd2, %rd30;
mov.u32 %r55, 0;
mov.pred %p1, 0;
@%p1 bra BB81_2;

BB81_1:
mul.wide.s32 %rd31, %r55, 8;
add.s64 %rd32, %rd3, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd2, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p2, %r55, 27;
@%p2 bra BB81_1;

BB81_2:
mov.u32 %r32, %nctaid.y;
mov.u32 %r33, %ctaid.z;
mov.u32 %r34, %ctaid.y;
mad.lo.s32 %r35, %r32, %r33, %r34;
mov.u32 %r36, %nctaid.x;
mov.u32 %r37, %ctaid.x;
mad.lo.s32 %r57, %r35, %r36, %r37;
setp.ge.u32	%p3, %r57, %r30;
@%p3 bra BB81_29;

ld.param.u32 %r39, [%rd1+12];
rem.u32 %r4, %r57, %r39;
div.u32 %r5, %r57, %r39;
ld.local.u32 %r6, [%rd2+208];
add.s32 %r56, %r6, -1;
mov.u32 %r58, 0;
setp.lt.s32	%p4, %r56, 1;
@%p4 bra BB81_6;

mul.wide.s32 %rd35, %r6, 4;
add.s64 %rd119, %rd2, %rd35;
mov.u32 %r58, 0;

BB81_5:
ld.local.u32 %r41, [%rd119+4];
rem.u32 %r42, %r57, %r41;
ld.local.u32 %r43, [%rd119+104];
mad.lo.s32 %r58, %r43, %r42, %r58;
div.u32 %r57, %r57, %r41;
add.s64 %rd119, %rd119, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p5, %r56, 0;
@%p5 bra BB81_5;

BB81_6:
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ntid.x;
setp.ge.u32	%p6, %r16, %r29;
mov.u64 %rd138, %rd28;
@%p6 bra BB81_9;

ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r18, %r44, %r57, %r58;
ld.local.u64 %rd36, [%rd2];
cvta.to.global.u64 %rd8, %rd36;
mov.u32 %r59, %r16;
mov.u64 %rd139, %rd28;

BB81_8:
mov.u32 %r19, %r59;
add.s32 %r45, %r18, %r19;
cvt.u64.u32	%rd37, %r45;
add.s64 %rd38, %rd8, %rd37;
ld.global.s8 %rd39, [%rd38];
add.s64 %rd139, %rd39, %rd139;
add.s32 %r20, %r17, %r19;
setp.lt.u32	%p7, %r20, %r29;
mov.u32 %r59, %r20;
mov.u64 %rd123, %rd139;
mov.u64 %rd138, %rd123;
@%p7 bra BB81_8;

BB81_9:
mov.u64 %rd124, %rd138;
mov.u64 %rd11, %rd124;
ld.param.u32 %r46, [%rd1+112];
mul.lo.s32 %r47, %r46, %r4;
ld.param.u32 %r48, [%rd1+108];
mad.lo.s32 %r21, %r48, %r5, %r47;
setp.eq.s32	%p8, %r17, 0;
mov.u64 %rd133, %rd28;
@%p8 bra BB81_24;

mul.wide.u32 %rd40, %r16, 8;
mov.u64 %rd41, smemChar;
add.s64 %rd12, %rd41, %rd40;
setp.ge.u32	%p9, %r16, %r17;
@%p9 bra BB81_12;

st.shared.u64 [%rd12], %rd11;

BB81_12:
bar.sync 0;
mov.u32 %r22, WARP_SZ;
min.u32 %r23, %r17, %r22;
setp.ge.u32	%p10, %r22, %r17;
mov.u64 %rd135, %rd11;
@%p10 bra BB81_18;

div.u32 %r49, %r16, %r22;
setp.ne.s32	%p11, %r49, 0;
mov.u64 %rd125, %rd11;
mov.u64 %rd135, %rd125;
@%p11 bra BB81_18;

setp.lt.u32	%p12, %r16, %r17;
selp.b64	%rd136, %rd11, %rd28, %p12;
add.s32 %r60, %r22, %r16;
setp.ge.u32	%p13, %r60, %r17;
@%p13 bra BB81_17;

mov.u64 %rd137, %rd136;

BB81_16:
mul.wide.u32 %rd42, %r60, 8;
add.s64 %rd44, %rd41, %rd42;
ld.shared.u64 %rd45, [%rd44];
add.s64 %rd137, %rd45, %rd137;
add.s32 %r60, %r60, %r22;
setp.lt.u32	%p14, %r60, %r17;
mov.u64 %rd136, %rd137;
@%p14 bra BB81_16;

BB81_17:
mov.u64 %rd135, %rd136;
mov.u32 %r50, %tid.x;
mul.wide.u32 %rd46, %r50, 8;
add.s64 %rd48, %rd41, %rd46;
st.shared.u64 [%rd48], %rd135;

BB81_18:
mov.u64 %rd17, %rd135;
bar.sync 0;
setp.ne.s32	%p15, %r16, 0;
mov.u64 %rd133, %rd17;
@%p15 bra BB81_24;

setp.eq.s32	%p16, %r23, 32;
@%p16 bra BB81_23;
bra.uni BB81_20;

BB81_23:
ld.shared.u64 %rd52, [smemChar+8];
add.s64 %rd53, %rd52, %rd17;
ld.shared.u64 %rd54, [smemChar+16];
add.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+24];
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+32];
add.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+40];
add.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+48];
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+56];
add.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+64];
add.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+72];
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+80];
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+88];
add.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+96];
add.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+104];
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+112];
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+120];
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+128];
add.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+136];
add.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+144];
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+152];
add.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+160];
add.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+168];
add.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+176];
add.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+184];
add.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+192];
add.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+200];
add.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+208];
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+216];
add.s64 %rd105, %rd104, %rd103;
ld.shared.u64 %rd106, [smemChar+224];
add.s64 %rd107, %rd106, %rd105;
ld.shared.u64 %rd108, [smemChar+232];
add.s64 %rd109, %rd108, %rd107;
ld.shared.u64 %rd110, [smemChar+240];
add.s64 %rd111, %rd110, %rd109;
ld.shared.u64 %rd112, [smemChar+248];
add.s64 %rd133, %rd112, %rd111;
bra.uni BB81_24;

BB81_20:
add.s64 %rd120, %rd41, 8;
mov.u32 %r61, 1;
setp.lt.u32	%p17, %r23, 2;
mov.u64 %rd131, %rd17;
mov.u64 %rd133, %rd131;
@%p17 bra BB81_24;

mov.u64 %rd134, %rd17;

BB81_22:
ld.shared.u64 %rd51, [%rd120];
add.s64 %rd134, %rd51, %rd134;
add.s64 %rd120, %rd120, 8;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p18, %r61, %r23;
mov.u64 %rd133, %rd134;
@%p18 bra BB81_22;

BB81_24:
setp.ne.s32	%p19, %r16, 0;
@%p19 bra BB81_29;

or.b64 %rd113, %rd133, %rd29;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p20, %rd114, 0;
@%p20 bra BB81_27;

div.s64 %rd140, %rd133, %rd29;
bra.uni BB81_28;

BB81_27:
cvt.u32.u64	%r52, %rd29;
cvt.u32.u64	%r53, %rd133;
div.u32 %r54, %r53, %r52;
cvt.u64.u32	%rd140, %r54;

BB81_28:
ld.param.u64 %rd115, [%rd1];
cvt.u64.u32	%rd116, %r21;
cvta.to.global.u64 %rd117, %rd115;
add.s64 %rd118, %rd117, %rd116;
st.global.u8 [%rd118], %rd140;

BB81_29:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_7[1],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8[8]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot82[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b32 %r<55>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot82;
cvta.local.u64 %SP, %rd37;
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r23, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u32 %r24, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd35, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5];
ld.param.u64 %rd17, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
mov.u32 %r49, 0;
mov.pred %p1, 0;
@%p1 bra BB82_2;

BB82_1:
mul.wide.s32 %rd19, %r49, 8;
add.s64 %rd20, %rd3, %rd19;
ld.param.u64 %rd21, [%rd20];
add.s64 %rd22, %rd2, %rd19;
st.local.u64 [%rd22], %rd21;
add.s32 %r49, %r49, 1;
setp.lt.u32	%p2, %r49, 27;
@%p2 bra BB82_1;

BB82_2:
mov.u32 %r26, %nctaid.y;
mov.u32 %r27, %ctaid.z;
mov.u32 %r28, %ctaid.y;
mad.lo.s32 %r29, %r26, %r27, %r28;
mov.u32 %r30, %nctaid.x;
mov.u32 %r31, %ctaid.x;
mad.lo.s32 %r32, %r29, %r30, %r31;
shl.b32 %r33, %r32, 9;
mov.u32 %r34, %tid.x;
add.s32 %r51, %r33, %r34;
setp.ge.u32	%p3, %r51, %r24;
@%p3 bra BB82_13;

ld.param.u32 %r36, [%rd1+12];
rem.u32 %r4, %r51, %r36;
div.u32 %r5, %r51, %r36;
ld.local.u32 %r6, [%rd2+208];
add.s32 %r50, %r6, -1;
mov.u32 %r52, 0;
setp.lt.s32	%p4, %r50, 1;
@%p4 bra BB82_6;

mul.wide.s32 %rd23, %r6, 4;
add.s64 %rd34, %rd2, %rd23;
mov.u32 %r52, 0;

BB82_5:
ld.local.u32 %r38, [%rd34+4];
rem.u32 %r39, %r51, %r38;
ld.local.u32 %r40, [%rd34+104];
mad.lo.s32 %r52, %r40, %r39, %r52;
div.u32 %r51, %r51, %r38;
add.s64 %rd34, %rd34, -4;
add.s32 %r50, %r50, -1;
setp.gt.s32	%p5, %r50, 0;
@%p5 bra BB82_5;

BB82_6:
setp.eq.s32	%p6, %r23, 0;
@%p6 bra BB82_9;

ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r54, %r42, %r51, %r52;
ld.local.u64 %rd24, [%rd2];
cvta.to.global.u64 %rd8, %rd24;
mov.u32 %r53, 0;

BB82_8:
cvt.u64.u32	%rd25, %r54;
add.s64 %rd26, %rd8, %rd25;
ld.global.s8 %rd27, [%rd26];
add.s64 %rd35, %rd27, %rd35;
add.s32 %r54, %r54, %r22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p7, %r53, %r23;
@%p7 bra BB82_8;

BB82_9:
ld.param.u32 %r43, [%rd1+112];
mul.lo.s32 %r44, %r43, %r4;
ld.param.u32 %r45, [%rd1+108];
mad.lo.s32 %r21, %r45, %r5, %r44;
or.b64 %rd28, %rd35, %rd17;
and.b64 %rd29, %rd28, -4294967296;
setp.eq.s64	%p8, %rd29, 0;
@%p8 bra BB82_11;

div.s64 %rd36, %rd35, %rd17;
bra.uni BB82_12;

BB82_11:
cvt.u32.u64	%r46, %rd17;
cvt.u32.u64	%r47, %rd35;
div.u32 %r48, %r47, %r46;
cvt.u64.u32	%rd36, %r48;

BB82_12:
ld.param.u64 %rd30, [%rd1];
cvt.u64.u32	%rd31, %r21;
cvta.to.global.u64 %rd32, %rd30;
add.s64 %rd33, %rd32, %rd31;
st.global.u8 [%rd33], %rd36;

BB82_13:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_7[1],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8[8],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot83[232];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<65>;
.reg .b32 %r<263>;
.reg .b64 %rd<235>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd234, __local_depot83;
cvta.local.u64 %SP, %rd234;
ld.param.u32 %r56, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2];
ld.param.u32 %r57, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3];
ld.param.u32 %r58, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4];
ld.param.u64 %rd52, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5];
ld.param.u64 %rd53, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8];
ld.param.u64 %rd54, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9];
ld.param.u64 %rd55, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1;
add.u64 %rd56, %SP, 16;
cvta.to.local.u64 %rd3, %rd56;
ld.param.u64 %rd57, [%rd1];
cvta.to.global.u64 %rd4, %rd57;
ld.param.u32 %r1, [%rd1+12];
mov.u32 %r253, 0;
mov.pred %p1, 0;
@%p1 bra BB83_2;

BB83_1:
mul.wide.s32 %rd58, %r253, 8;
add.s64 %rd59, %rd2, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd3, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r253, %r253, 1;
setp.lt.u32	%p2, %r253, 27;
@%p2 bra BB83_1;

BB83_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r255, %r61, %r62, %r63;
mov.u32 %r261, %tid.y;
rem.u32 %r64, %r255, %r1;
ld.param.u32 %r65, [%rd1+112];
mul.lo.s32 %r66, %r65, %r64;
div.u32 %r67, %r255, %r1;
ld.param.u32 %r68, [%rd1+108];
mad.lo.s32 %r6, %r68, %r67, %r66;
ld.param.u32 %r7, [%rd2+208];
add.s32 %r254, %r7, -1;
mov.u32 %r256, 0;
setp.lt.s32	%p3, %r254, 1;
@%p3 bra BB83_5;

mul.wide.s32 %rd62, %r7, 4;
add.s64 %rd210, %rd3, %rd62;
mad.lo.s32 %r255, %r61, %r62, %r63;
mov.u32 %r256, 0;

BB83_4:
ld.local.u32 %r74, [%rd210+4];
rem.u32 %r75, %r255, %r74;
ld.local.u32 %r76, [%rd210+104];
mad.lo.s32 %r256, %r76, %r75, %r256;
div.u32 %r255, %r255, %r74;
add.s64 %rd210, %rd210, -4;
add.s32 %r254, %r254, -1;
setp.gt.s32	%p4, %r254, 0;
@%p4 bra BB83_4;

BB83_5:
ld.local.u32 %r77, [%rd3+108];
mad.lo.s32 %r18, %r77, %r255, %r256;
mov.u32 %r78, %nctaid.y;
setp.eq.s32	%p5, %r78, 1;
mov.u32 %r19, %ntid.y;
cvt.u64.u32	%rd63, %r6;
add.s64 %rd10, %rd4, %rd63;
@%p5 bra BB83_43;
bra.uni BB83_6;

BB83_43:
mad.lo.s32 %r215, %r61, %r62, %r63;
setp.lt.u32	%p48, %r215, %r58;
ld.local.u64 %rd37, [%rd3];
min.u32 %r46, %r57, %r19;
setp.lt.u32	%p49, %r261, %r57;
and.pred %p50, %p48, %p49;
mov.u64 %rd223, %rd52;
@!%p50 bra BB83_52;
bra.uni BB83_44;

BB83_44:
mov.u64 %rd224, %rd52;

BB83_45:
mad.lo.s32 %r48, %r19, 3, %r261;
setp.lt.u32	%p51, %r48, %r57;
add.s32 %r49, %r261, %r19;
shl.b32 %r217, %r19, 1;
add.s32 %r50, %r261, %r217;
mad.lo.s32 %r218, %r49, %r56, %r18;
cvt.u64.u32	%rd165, %r218;
add.s64 %rd39, %rd37, %rd165;
mad.lo.s32 %r219, %r50, %r56, %r18;
cvt.u64.u32	%rd166, %r219;
add.s64 %rd40, %rd37, %rd166;
@%p51 bra BB83_50;
bra.uni BB83_46;

BB83_50:
mad.lo.s32 %r222, %r261, %r56, %r18;
cvt.u64.u32	%rd178, %r222;
add.s64 %rd179, %rd37, %rd178;
ld.s8 %rd180, [%rd179];
ld.s8 %rd181, [%rd39];
ld.s8 %rd182, [%rd40];
mad.lo.s32 %r223, %r48, %r56, %r18;
cvt.u64.u32	%rd183, %r223;
add.s64 %rd184, %rd37, %rd183;
ld.s8 %rd185, [%rd184];
add.s64 %rd186, %rd180, %rd224;
add.s64 %rd187, %rd186, %rd181;
add.s64 %rd188, %rd187, %rd182;
add.s64 %rd225, %rd188, %rd185;
bra.uni BB83_51;

BB83_46:
setp.lt.u32	%p52, %r50, %r57;
@%p52 bra BB83_49;
bra.uni BB83_47;

BB83_49:
mad.lo.s32 %r221, %r261, %r56, %r18;
cvt.u64.u32	%rd171, %r221;
add.s64 %rd172, %rd37, %rd171;
ld.s8 %rd173, [%rd172];
ld.s8 %rd174, [%rd39];
ld.s8 %rd175, [%rd40];
add.s64 %rd176, %rd173, %rd224;
add.s64 %rd177, %rd176, %rd174;
add.s64 %rd225, %rd177, %rd175;
bra.uni BB83_51;

BB83_47:
mad.lo.s32 %r220, %r261, %r56, %r18;
cvt.u64.u32	%rd167, %r220;
add.s64 %rd168, %rd37, %rd167;
ld.s8 %rd169, [%rd168];
add.s64 %rd225, %rd169, %rd224;
setp.ge.u32	%p53, %r49, %r57;
@%p53 bra BB83_51;

ld.s8 %rd170, [%rd39];
add.s64 %rd225, %rd225, %rd170;

BB83_51:
mov.u64 %rd224, %rd225;
shl.b32 %r225, %r19, 2;
add.s32 %r261, %r261, %r225;
setp.lt.u32	%p54, %r261, %r57;
mov.u64 %rd223, %rd224;
@%p54 bra BB83_45;

BB83_52:
mov.u32 %r52, %tid.y;
mad.lo.s32 %r228, %r52, %r61, %r63;
mul.wide.u32 %rd189, %r228, 8;
mov.u64 %rd190, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd191, %rd190, %rd189;
st.shared.u64 [%rd191], %rd223;
clz.b32 %r229, %r46;
mov.u32 %r230, 31;
sub.s32 %r231, %r230, %r229;
mov.u32 %r232, 1;
shl.b32 %r233, %r232, %r231;
setp.eq.s32	%p55, %r46, %r233;
selp.u32	%r234, 1, 0, %p55;
shr.s32 %r262, %r233, %r234;
setp.lt.s32	%p56, %r262, 1;
@%p56 bra BB83_56;

BB83_53:
bar.sync 0;
add.s32 %r235, %r262, %r52;
setp.lt.u32	%p57, %r235, %r46;
setp.lt.u32	%p58, %r52, %r262;
and.pred %p59, %p58, %p57;
@!%p59 bra BB83_55;
bra.uni BB83_54;

BB83_54:
cvt.u64.u32	%rd192, %r228;
mul.lo.s32 %r240, %r262, %r61;
cvt.u64.u32	%rd196, %r240;
add.s64 %rd197, %rd196, %rd192;
shl.b64 %rd198, %rd197, 3;
add.s64 %rd199, %rd190, %rd198;
ld.shared.u64 %rd200, [%rd199];
ld.shared.u64 %rd201, [%rd191];
add.s64 %rd202, %rd200, %rd201;
st.shared.u64 [%rd191], %rd202;

BB83_55:
shr.s32 %r262, %r262, 1;
setp.gt.s32	%p60, %r262, 0;
@%p60 bra BB83_53;

BB83_56:
setp.eq.s32	%p62, %r52, 0;
and.pred %p63, %p62, %p48;
@!%p63 bra BB83_61;
bra.uni BB83_57;

BB83_57:
ld.shared.u64 %rd48, [%rd191];
or.b64 %rd206, %rd48, %rd53;
and.b64 %rd207, %rd206, -4294967296;
setp.eq.s64	%p64, %rd207, 0;
@%p64 bra BB83_59;

div.s64 %rd233, %rd48, %rd53;
bra.uni BB83_60;

BB83_6:
mad.lo.s32 %r82, %r61, %r62, %r63;
setp.lt.u32	%p6, %r82, %r58;
mov.u32 %r83, %ctaid.y;
shl.b32 %r84, %r83, 8;
sub.s32 %r85, %r57, %r84;
mov.u32 %r86, 256;
min.u32 %r20, %r85, %r86;
ld.local.u64 %rd11, [%rd3];
mad.lo.s32 %r21, %r84, %r56, %r18;
min.u32 %r22, %r20, %r19;
setp.lt.u32	%p7, %r261, %r20;
and.pred %p8, %p6, %p7;
mov.u64 %rd230, %rd52;
@!%p8 bra BB83_15;
bra.uni BB83_7;

BB83_7:
mov.u32 %r257, %tid.y;
mov.u64 %rd231, %rd52;

BB83_8:
mad.lo.s32 %r25, %r19, 3, %r257;
setp.lt.u32	%p9, %r25, %r20;
add.s32 %r26, %r257, %r19;
shl.b32 %r88, %r19, 1;
add.s32 %r27, %r257, %r88;
mad.lo.s32 %r89, %r26, %r56, %r21;
cvt.u64.u32	%rd64, %r89;
add.s64 %rd13, %rd11, %rd64;
mad.lo.s32 %r90, %r27, %r56, %r21;
cvt.u64.u32	%rd65, %r90;
add.s64 %rd14, %rd11, %rd65;
@%p9 bra BB83_13;
bra.uni BB83_9;

BB83_13:
mad.lo.s32 %r93, %r257, %r56, %r21;
cvt.u64.u32	%rd77, %r93;
add.s64 %rd78, %rd11, %rd77;
ld.s8 %rd79, [%rd78];
ld.s8 %rd80, [%rd13];
ld.s8 %rd81, [%rd14];
mad.lo.s32 %r94, %r25, %r56, %r21;
cvt.u64.u32	%rd82, %r94;
add.s64 %rd83, %rd11, %rd82;
ld.s8 %rd84, [%rd83];
add.s64 %rd85, %rd79, %rd231;
add.s64 %rd86, %rd85, %rd80;
add.s64 %rd87, %rd86, %rd81;
add.s64 %rd232, %rd87, %rd84;
bra.uni BB83_14;

BB83_9:
setp.lt.u32	%p10, %r27, %r20;
@%p10 bra BB83_12;
bra.uni BB83_10;

BB83_12:
mad.lo.s32 %r92, %r257, %r56, %r21;
cvt.u64.u32	%rd70, %r92;
add.s64 %rd71, %rd11, %rd70;
ld.s8 %rd72, [%rd71];
ld.s8 %rd73, [%rd13];
ld.s8 %rd74, [%rd14];
add.s64 %rd75, %rd72, %rd231;
add.s64 %rd76, %rd75, %rd73;
add.s64 %rd232, %rd76, %rd74;
bra.uni BB83_14;

BB83_10:
mad.lo.s32 %r91, %r257, %r56, %r21;
cvt.u64.u32	%rd66, %r91;
add.s64 %rd67, %rd11, %rd66;
ld.s8 %rd68, [%rd67];
add.s64 %rd232, %rd68, %rd231;
setp.ge.u32	%p11, %r26, %r20;
@%p11 bra BB83_14;

ld.s8 %rd69, [%rd13];
add.s64 %rd232, %rd232, %rd69;

BB83_14:
mov.u64 %rd231, %rd232;
shl.b32 %r96, %r19, 2;
add.s32 %r257, %r257, %r96;
setp.lt.u32	%p12, %r257, %r20;
mov.u64 %rd216, %rd231;
mov.u64 %rd230, %rd216;
@%p12 bra BB83_8;

BB83_15:
mov.u64 %rd20, %rd230;
mov.u32 %r29, %tid.y;
mad.lo.s32 %r99, %r29, %r61, %r63;
mul.wide.u32 %rd88, %r99, 8;
mov.u64 %rd89, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd90, %rd89, %rd88;
st.shared.u64 [%rd90], %rd20;
clz.b32 %r100, %r22;
mov.u32 %r101, 31;
sub.s32 %r102, %r101, %r100;
mov.u32 %r103, 1;
shl.b32 %r104, %r103, %r102;
setp.eq.s32	%p13, %r22, %r104;
selp.u32	%r105, 1, 0, %p13;
shr.s32 %r258, %r104, %r105;
setp.lt.s32	%p14, %r258, 1;
@%p14 bra BB83_19;

BB83_16:
bar.sync 0;
add.s32 %r106, %r258, %r29;
setp.lt.u32	%p15, %r106, %r22;
setp.lt.u32	%p16, %r29, %r258;
and.pred %p17, %p16, %p15;
@!%p17 bra BB83_18;
bra.uni BB83_17;

BB83_17:
cvt.u64.u32	%rd91, %r99;
mul.lo.s32 %r111, %r258, %r61;
cvt.u64.u32	%rd95, %r111;
add.s64 %rd96, %rd95, %rd91;
shl.b64 %rd97, %rd96, 3;
add.s64 %rd98, %rd89, %rd97;
ld.shared.u64 %rd99, [%rd98];
ld.shared.u64 %rd100, [%rd90];
add.s64 %rd101, %rd99, %rd100;
st.shared.u64 [%rd90], %rd101;

BB83_18:
shr.s32 %r258, %r258, 1;
setp.gt.s32	%p18, %r258, 0;
@%p18 bra BB83_16;

BB83_19:
setp.eq.s32	%p20, %r29, 0;
and.pred %p21, %p20, %p6;
@!%p21 bra BB83_21;
bra.uni BB83_20;

BB83_20:
mov.u32 %r117, %tid.y;
mad.lo.s32 %r120, %r117, %r61, %r63;
mul.wide.u32 %rd102, %r120, 8;
add.s64 %rd104, %rd89, %rd102;
ld.shared.u64 %rd105, [%rd104];
add.u64 %rd106, %SP, 8;
cvta.to.local.u64 %rd107, %rd106;
st.local.u64 [%rd107], %rd105;
ld.local.u64 %rd108, [%rd107];
add.u64 %rd109, %SP, 0;
cvta.to.local.u64 %rd110, %rd109;
st.local.u64 [%rd110], %rd108;
ld.local.u64 %rd111, [%rd110];
mad.lo.s32 %r124, %r83, %r58, %r82;
cvta.to.global.u64 %rd112, %rd54;
mul.wide.u32 %rd113, %r124, 8;
add.s64 %rd114, %rd112, %rd113;
st.volatile.global.u64 [%rd114], %rd111;

BB83_21:
membar.gl;
bar.sync 0;
or.b32 %r127, %r29, %r63;
setp.ne.s32	%p22, %r127, 0;
@%p22 bra BB83_23;

cvta.to.global.u64 %rd115, %rd55;
mul.wide.u32 %rd116, %r62, 4;
add.s64 %rd117, %rd115, %rd116;
atom.global.add.u32 %r129, [%rd117], 1;
add.s32 %r131, %r78, -1;
setp.eq.s32	%p23, %r129, %r131;
selp.u32	%r132, 1, 0, %p23;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r132;

BB83_23:
bar.sync 0;
ld.shared.u32 %r133, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi2ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p24, %r133, 0;
@%p24 bra BB83_61;

setp.ge.u32	%p25, %r29, %r78;
mov.u64 %rd229, %rd52;
@%p25 bra BB83_26;

mov.u32 %r136, %tid.y;
mad.lo.s32 %r141, %r136, %r58, %r82;
cvta.to.global.u64 %rd118, %rd54;
mul.wide.u32 %rd119, %r141, 8;
add.s64 %rd120, %rd118, %rd119;
ld.volatile.global.u64 %rd229, [%rd120];

BB83_26:
mov.u64 %rd226, %rd229;
setp.lt.u32	%p27, %r78, %r19;
sub.s32 %r148, %r78, %r19;
selp.b32	%r149, 0, %r148, %p27;
min.u32 %r33, %r78, %r19;
setp.lt.u32	%p28, %r29, %r149;
and.pred %p29, %p6, %p28;
@!%p29 bra BB83_35;
bra.uni BB83_27;

BB83_27:
mov.u32 %r259, %r29;
mov.u64 %rd227, %rd226;

BB83_28:
mov.u32 %r35, %r259;
mad.lo.s32 %r36, %r19, 3, %r35;
setp.lt.u32	%p31, %r36, %r149;
add.s32 %r37, %r35, %r19;
shl.b32 %r38, %r19, 1;
add.s32 %r39, %r35, %r38;
mad.lo.s32 %r40, %r19, %r58, %r82;
mad.lo.s32 %r159, %r35, %r58, %r40;
cvta.to.global.u64 %rd121, %rd54;
mul.wide.u32 %rd122, %r159, 8;
add.s64 %rd24, %rd121, %rd122;
mad.lo.s32 %r160, %r37, %r58, %r40;
mul.wide.u32 %rd123, %r160, 8;
add.s64 %rd25, %rd121, %rd123;
@%p31 bra BB83_33;
bra.uni BB83_29;

BB83_33:
ld.volatile.global.u64 %rd134, [%rd24];
mad.lo.s32 %r172, %r39, %r58, %r40;
mul.wide.u32 %rd135, %r172, 8;
add.s64 %rd137, %rd121, %rd135;
mad.lo.s32 %r179, %r36, %r58, %r40;
mul.wide.u32 %rd138, %r179, 8;
add.s64 %rd139, %rd121, %rd138;
add.s64 %rd140, %rd134, %rd227;
ld.volatile.global.u64 %rd141, [%rd25];
add.s64 %rd142, %rd140, %rd141;
ld.volatile.global.u64 %rd143, [%rd137];
add.s64 %rd144, %rd142, %rd143;
ld.volatile.global.u64 %rd145, [%rd139];
add.s64 %rd228, %rd144, %rd145;
bra.uni BB83_34;

BB83_29:
setp.lt.u32	%p33, %r39, %r149;
@%p33 bra BB83_32;
bra.uni BB83_30;

BB83_32:
ld.volatile.global.u64 %rd126, [%rd24];
mad.lo.s32 %r170, %r39, %r58, %r40;
mul.wide.u32 %rd128, %r170, 8;
add.s64 %rd129, %rd121, %rd128;
add.s64 %rd130, %rd126, %rd227;
ld.volatile.global.u64 %rd131, [%rd25];
add.s64 %rd132, %rd130, %rd131;
ld.volatile.global.u64 %rd133, [%rd129];
add.s64 %rd228, %rd132, %rd133;
bra.uni BB83_34;

BB83_30:
ld.volatile.global.u64 %rd124, [%rd24];
add.s64 %rd228, %rd124, %rd227;
setp.ge.u32	%p35, %r37, %r149;
@%p35 bra BB83_34;

ld.volatile.global.u64 %rd125, [%rd25];
add.s64 %rd228, %rd228, %rd125;

BB83_34:
mov.u64 %rd227, %rd228;
shl.b32 %r181, %r19, 2;
add.s32 %r41, %r35, %r181;
setp.lt.u32	%p37, %r41, %r149;
mov.u32 %r259, %r41;
mov.u64 %rd226, %rd227;
@%p37 bra BB83_28;

BB83_35:
st.shared.u64 [%rd90], %rd226;
clz.b32 %r188, %r33;
sub.s32 %r190, %r101, %r188;
shl.b32 %r192, %r103, %r190;
setp.eq.s32	%p38, %r33, %r192;
selp.u32	%r193, 1, 0, %p38;
shr.s32 %r260, %r192, %r193;
setp.lt.s32	%p39, %r260, 1;
@%p39 bra BB83_39;

BB83_36:
bar.sync 0;
add.s32 %r194, %r260, %r29;
setp.lt.u32	%p40, %r194, %r33;
setp.lt.u32	%p41, %r29, %r260;
and.pred %p42, %p41, %p40;
@!%p42 bra BB83_38;
bra.uni BB83_37;

BB83_37:
cvt.u64.u32	%rd149, %r99;
mul.lo.s32 %r199, %r260, %r61;
cvt.u64.u32	%rd153, %r199;
add.s64 %rd154, %rd153, %rd149;
shl.b64 %rd155, %rd154, 3;
add.s64 %rd156, %rd89, %rd155;
ld.shared.u64 %rd157, [%rd156];
ld.shared.u64 %rd158, [%rd90];
add.s64 %rd159, %rd157, %rd158;
st.shared.u64 [%rd90], %rd159;

BB83_38:
shr.s32 %r260, %r260, 1;
setp.gt.s32	%p43, %r260, 0;
@%p43 bra BB83_36;

BB83_39:
@!%p21 bra BB83_61;
bra.uni BB83_40;

BB83_40:
ld.shared.u64 %rd33, [%rd90];
or.b64 %rd163, %rd33, %rd53;
and.b64 %rd164, %rd163, -4294967296;
setp.eq.s64	%p47, %rd164, 0;
@%p47 bra BB83_42;

div.s64 %rd34, %rd33, %rd53;
st.global.u8 [%rd10], %rd34;
bra.uni BB83_61;

BB83_59:
cvt.u32.u64	%r250, %rd53;
cvt.u32.u64	%r251, %rd48;
div.u32 %r252, %r251, %r250;
cvt.u64.u32	%rd233, %r252;

BB83_60:
st.global.u8 [%rd10], %rd233;
bra.uni BB83_61;

BB83_42:
cvt.u32.u64	%r209, %rd53;
cvt.u32.u64	%r210, %rd33;
div.u32 %r211, %r210, %r209;
cvt.u64.u32	%rd35, %r211;
st.global.u8 [%rd10], %rd35;

BB83_61:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7[8]
)
{
.local .align 8 .b8 __local_depot84[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b32 %r<60>;
.reg .b64 %rd<142>;


mov.u64 %rd141, __local_depot84;
cvta.local.u64 %SP, %rd141;
ld.param.u32 %r27, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r28, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd28, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd29, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7];
mov.u64 %rd3, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd2, %rd30;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB84_2;

BB84_1:
mul.wide.s32 %rd31, %r50, 8;
add.s64 %rd32, %rd3, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd2, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB84_1;

BB84_2:
mov.u32 %r30, %nctaid.y;
mov.u32 %r31, %ctaid.z;
mov.u32 %r32, %ctaid.y;
mad.lo.s32 %r33, %r30, %r31, %r32;
mov.u32 %r34, %nctaid.x;
mov.u32 %r35, %ctaid.x;
mad.lo.s32 %r3, %r33, %r34, %r35;
setp.ge.u32	%p3, %r3, %r28;
@%p3 bra BB84_29;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r51, %r4, -1;
mov.u32 %r56, 0;
setp.lt.s32	%p4, %r51, 1;
mov.u32 %r54, %r3;
@%p4 bra BB84_6;

mul.wide.s32 %rd35, %r4, 4;
add.s64 %rd119, %rd2, %rd35;
mov.u32 %r56, 0;
mov.u32 %r55, %r3;

BB84_5:
ld.local.u32 %r38, [%rd119+4];
rem.u32 %r39, %r55, %r38;
ld.local.u32 %r40, [%rd119+104];
mad.lo.s32 %r56, %r40, %r39, %r56;
div.u32 %r55, %r55, %r38;
add.s64 %rd119, %rd119, -4;
add.s32 %r51, %r51, -1;
setp.gt.s32	%p5, %r51, 0;
mov.u32 %r53, %r55;
mov.u32 %r54, %r53;
@%p5 bra BB84_5;

BB84_6:
mov.u32 %r12, %r54;
ld.param.u64 %rd36, [%rd1];
cvta.to.global.u64 %rd8, %rd36;
ld.param.u32 %r41, [%rd1+108];
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r14, %r42, %r12, %r56;
mul.lo.s32 %r15, %r3, %r41;
mov.u32 %r16, %tid.x;
mov.u32 %r17, %ntid.x;
setp.ge.u32	%p6, %r16, %r27;
mov.u64 %rd138, %rd28;
@%p6 bra BB84_9;

mov.u32 %r57, %r16;
mov.u64 %rd139, %rd28;

BB84_8:
mov.u32 %r18, %r57;
add.s32 %r43, %r18, %r15;
cvt.u64.u32	%rd37, %r43;
add.s64 %rd38, %rd8, %rd37;
ld.global.s8 %rd39, [%rd38];
add.s64 %rd139, %rd39, %rd139;
add.s32 %r19, %r17, %r18;
setp.lt.u32	%p7, %r19, %r27;
mov.u32 %r57, %r19;
mov.u64 %rd123, %rd139;
mov.u64 %rd138, %rd123;
@%p7 bra BB84_8;

BB84_9:
mov.u64 %rd124, %rd138;
mov.u64 %rd12, %rd124;
setp.eq.s32	%p8, %r17, 0;
mov.u64 %rd133, %rd28;
@%p8 bra BB84_24;

mul.wide.u32 %rd40, %r16, 8;
mov.u64 %rd41, smemChar;
add.s64 %rd13, %rd41, %rd40;
setp.ge.u32	%p9, %r16, %r17;
@%p9 bra BB84_12;

st.shared.u64 [%rd13], %rd12;

BB84_12:
bar.sync 0;
mov.u32 %r20, WARP_SZ;
min.u32 %r21, %r17, %r20;
setp.ge.u32	%p10, %r20, %r17;
mov.u64 %rd135, %rd12;
@%p10 bra BB84_18;

div.u32 %r44, %r16, %r20;
setp.ne.s32	%p11, %r44, 0;
mov.u64 %rd125, %rd12;
mov.u64 %rd135, %rd125;
@%p11 bra BB84_18;

setp.lt.u32	%p12, %r16, %r17;
selp.b64	%rd136, %rd12, %rd28, %p12;
add.s32 %r58, %r20, %r16;
setp.ge.u32	%p13, %r58, %r17;
@%p13 bra BB84_17;

mov.u64 %rd137, %rd136;

BB84_16:
mul.wide.u32 %rd42, %r58, 8;
add.s64 %rd44, %rd41, %rd42;
ld.shared.u64 %rd45, [%rd44];
add.s64 %rd137, %rd45, %rd137;
add.s32 %r58, %r58, %r20;
setp.lt.u32	%p14, %r58, %r17;
mov.u64 %rd136, %rd137;
@%p14 bra BB84_16;

BB84_17:
mov.u64 %rd135, %rd136;
mov.u32 %r45, %tid.x;
mul.wide.u32 %rd46, %r45, 8;
add.s64 %rd48, %rd41, %rd46;
st.shared.u64 [%rd48], %rd135;

BB84_18:
mov.u64 %rd18, %rd135;
bar.sync 0;
setp.ne.s32	%p15, %r16, 0;
mov.u64 %rd133, %rd18;
@%p15 bra BB84_24;

setp.eq.s32	%p16, %r21, 32;
@%p16 bra BB84_23;
bra.uni BB84_20;

BB84_23:
ld.shared.u64 %rd52, [smemChar+8];
add.s64 %rd53, %rd52, %rd18;
ld.shared.u64 %rd54, [smemChar+16];
add.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+24];
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+32];
add.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+40];
add.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+48];
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+56];
add.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+64];
add.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+72];
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+80];
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+88];
add.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+96];
add.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+104];
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+112];
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+120];
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+128];
add.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+136];
add.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+144];
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+152];
add.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+160];
add.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+168];
add.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+176];
add.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+184];
add.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+192];
add.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+200];
add.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+208];
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+216];
add.s64 %rd105, %rd104, %rd103;
ld.shared.u64 %rd106, [smemChar+224];
add.s64 %rd107, %rd106, %rd105;
ld.shared.u64 %rd108, [smemChar+232];
add.s64 %rd109, %rd108, %rd107;
ld.shared.u64 %rd110, [smemChar+240];
add.s64 %rd111, %rd110, %rd109;
ld.shared.u64 %rd112, [smemChar+248];
add.s64 %rd133, %rd112, %rd111;
bra.uni BB84_24;

BB84_20:
add.s64 %rd120, %rd41, 8;
mov.u32 %r59, 1;
setp.lt.u32	%p17, %r21, 2;
mov.u64 %rd131, %rd18;
mov.u64 %rd133, %rd131;
@%p17 bra BB84_24;

mov.u64 %rd134, %rd18;

BB84_22:
ld.shared.u64 %rd51, [%rd120];
add.s64 %rd134, %rd51, %rd134;
add.s64 %rd120, %rd120, 8;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p18, %r59, %r21;
mov.u64 %rd133, %rd134;
@%p18 bra BB84_22;

BB84_24:
setp.ne.s32	%p19, %r16, 0;
@%p19 bra BB84_29;

or.b64 %rd113, %rd133, %rd29;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p20, %rd114, 0;
@%p20 bra BB84_27;

div.s64 %rd140, %rd133, %rd29;
bra.uni BB84_28;

BB84_27:
cvt.u32.u64	%r47, %rd29;
cvt.u32.u64	%r48, %rd133;
div.u32 %r49, %r48, %r47;
cvt.u64.u32	%rd140, %r49;

BB84_28:
ld.local.u64 %rd115, [%rd2];
cvta.to.global.u64 %rd116, %rd115;
cvt.u64.u32	%rd117, %r14;
add.s64 %rd118, %rd116, %rd117;
st.global.u8 [%rd118], %rd140;

BB84_29:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_7[1],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8[8]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot85[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b32 %r<56>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot85;
cvta.local.u64 %SP, %rd37;
ld.param.u32 %r20, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd35, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5];
ld.param.u64 %rd17, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8];
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
mov.u32 %r44, 0;
mov.pred %p1, 0;
@%p1 bra BB85_2;

BB85_1:
mul.wide.s32 %rd19, %r44, 8;
add.s64 %rd20, %rd3, %rd19;
ld.param.u64 %rd21, [%rd20];
add.s64 %rd22, %rd2, %rd19;
st.local.u64 [%rd22], %rd21;
add.s32 %r44, %r44, 1;
setp.lt.u32	%p2, %r44, 27;
@%p2 bra BB85_1;

BB85_2:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
shl.b32 %r31, %r30, 9;
mov.u32 %r32, %tid.x;
add.s32 %r3, %r31, %r32;
setp.ge.u32	%p3, %r3, %r22;
@%p3 bra BB85_13;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r45, %r4, -1;
mov.u32 %r33, 0;
setp.lt.s32	%p4, %r45, 1;
mov.u32 %r48, %r3;
mov.u32 %r53, %r33;
@%p4 bra BB85_6;

mul.wide.s32 %rd23, %r4, 4;
add.s64 %rd34, %rd2, %rd23;
mov.u32 %r54, 0;
mov.u32 %r49, %r3;

BB85_5:
ld.local.u32 %r35, [%rd34+4];
rem.u32 %r36, %r49, %r35;
ld.local.u32 %r37, [%rd34+104];
mad.lo.s32 %r54, %r37, %r36, %r54;
div.u32 %r49, %r49, %r35;
add.s64 %rd34, %rd34, -4;
add.s32 %r45, %r45, -1;
setp.gt.s32	%p5, %r45, 0;
mov.u32 %r47, %r49;
mov.u32 %r48, %r47;
mov.u32 %r50, %r54;
mov.u32 %r53, %r50;
@%p5 bra BB85_5;

BB85_6:
mov.u32 %r13, %r53;
mov.u32 %r12, %r48;
ld.param.u64 %rd24, [%rd1];
cvta.to.global.u64 %rd8, %rd24;
ld.param.u32 %r39, [%rd1+108];
ld.local.u32 %r40, [%rd2+108];
mad.lo.s32 %r14, %r40, %r12, %r13;
mul.lo.s32 %r55, %r3, %r39;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB85_9;

mov.u32 %r52, %r33;

BB85_8:
cvt.u64.u32	%rd25, %r55;
add.s64 %rd26, %rd8, %rd25;
ld.global.s8 %rd27, [%rd26];
add.s64 %rd35, %rd27, %rd35;
add.s32 %r55, %r55, %r20;
add.s32 %r52, %r52, 1;
setp.lt.u32	%p7, %r52, %r21;
@%p7 bra BB85_8;

BB85_9:
or.b64 %rd28, %rd35, %rd17;
and.b64 %rd29, %rd28, -4294967296;
setp.eq.s64	%p8, %rd29, 0;
@%p8 bra BB85_11;

div.s64 %rd36, %rd35, %rd17;
bra.uni BB85_12;

BB85_11:
cvt.u32.u64	%r41, %rd17;
cvt.u32.u64	%r42, %rd35;
div.u32 %r43, %r42, %r41;
cvt.u64.u32	%rd36, %r43;

BB85_12:
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
cvt.u64.u32	%rd32, %r14;
add.s64 %rd33, %rd31, %rd32;
st.global.u8 [%rd33], %rd36;

BB85_13:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_7[1],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8[8],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot86[232];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<65>;
.reg .b32 %r<256>;
.reg .b64 %rd<233>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd232, __local_depot86;
cvta.local.u64 %SP, %rd232;
ld.param.u32 %r54, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2];
ld.param.u32 %r55, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3];
ld.param.u32 %r56, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4];
ld.param.u64 %rd52, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5];
ld.param.u64 %rd53, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8];
ld.param.u64 %rd54, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9];
ld.param.u64 %rd55, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1;
add.u64 %rd56, %SP, 16;
cvta.to.local.u64 %rd3, %rd56;
mov.u32 %r243, 0;
mov.pred %p1, 0;
@%p1 bra BB86_2;

BB86_1:
mul.wide.s32 %rd57, %r243, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r243, %r243, 1;
setp.lt.u32	%p2, %r243, 27;
@%p2 bra BB86_1;

BB86_2:
ld.param.u64 %rd61, [%rd2];
cvta.to.global.u64 %rd6, %rd61;
mov.u32 %r59, %ntid.x;
mov.u32 %r60, %ctaid.x;
mov.u32 %r61, %tid.x;
mad.lo.s32 %r3, %r59, %r60, %r61;
mov.u32 %r254, %tid.y;
ld.param.u32 %r5, [%rd1+208];
add.s32 %r244, %r5, -1;
mov.u32 %r249, 0;
setp.lt.s32	%p3, %r244, 1;
mov.u32 %r247, %r3;
@%p3 bra BB86_5;

mul.wide.s32 %rd62, %r5, 4;
add.s64 %rd207, %rd3, %rd62;
mov.u32 %r249, 0;
mov.u32 %r248, %r3;

BB86_4:
ld.local.u32 %r64, [%rd207+4];
rem.u32 %r65, %r248, %r64;
ld.local.u32 %r66, [%rd207+104];
mad.lo.s32 %r249, %r66, %r65, %r249;
div.u32 %r248, %r248, %r64;
add.s64 %rd207, %rd207, -4;
add.s32 %r244, %r244, -1;
setp.gt.s32	%p4, %r244, 0;
mov.u32 %r246, %r248;
mov.u32 %r247, %r246;
@%p4 bra BB86_4;

BB86_5:
mov.u32 %r13, %r247;
ld.param.u32 %r67, [%rd2+108];
ld.local.u32 %r68, [%rd3+108];
mad.lo.s32 %r15, %r68, %r13, %r249;
mul.lo.s32 %r16, %r3, %r67;
mov.u32 %r69, %nctaid.y;
setp.eq.s32	%p5, %r69, 1;
mov.u32 %r17, %ntid.y;
@%p5 bra BB86_44;
bra.uni BB86_6;

BB86_44:
setp.lt.u32	%p48, %r3, %r56;
ld.local.u64 %rd36, [%rd3];
min.u32 %r44, %r55, %r17;
setp.lt.u32	%p49, %r254, %r55;
and.pred %p50, %p48, %p49;
mov.u64 %rd221, %rd52;
@!%p50 bra BB86_53;
bra.uni BB86_45;

BB86_45:
mov.u64 %rd222, %rd52;

BB86_46:
mad.lo.s32 %r46, %r17, 3, %r254;
setp.lt.u32	%p51, %r46, %r55;
add.s32 %r47, %r254, %r17;
shl.b32 %r209, %r17, 1;
add.s32 %r48, %r254, %r209;
mad.lo.s32 %r210, %r254, %r54, %r16;
cvt.u64.u32	%rd167, %r210;
add.s64 %rd38, %rd6, %rd167;
mad.lo.s32 %r211, %r47, %r54, %r16;
cvt.u64.u32	%rd168, %r211;
add.s64 %rd39, %rd6, %rd168;
mad.lo.s32 %r212, %r48, %r54, %r16;
cvt.u64.u32	%rd169, %r212;
add.s64 %rd40, %rd6, %rd169;
@%p51 bra BB86_51;
bra.uni BB86_47;

BB86_51:
ld.global.s8 %rd177, [%rd38];
ld.global.s8 %rd178, [%rd39];
ld.global.s8 %rd179, [%rd40];
mad.lo.s32 %r213, %r46, %r54, %r16;
cvt.u64.u32	%rd180, %r213;
add.s64 %rd181, %rd6, %rd180;
ld.global.s8 %rd182, [%rd181];
add.s64 %rd183, %rd177, %rd222;
add.s64 %rd184, %rd183, %rd178;
add.s64 %rd185, %rd184, %rd179;
add.s64 %rd223, %rd185, %rd182;
bra.uni BB86_52;

BB86_47:
setp.lt.u32	%p52, %r48, %r55;
@%p52 bra BB86_50;
bra.uni BB86_48;

BB86_50:
ld.global.s8 %rd172, [%rd38];
ld.global.s8 %rd173, [%rd39];
ld.global.s8 %rd174, [%rd40];
add.s64 %rd175, %rd172, %rd222;
add.s64 %rd176, %rd175, %rd173;
add.s64 %rd223, %rd176, %rd174;
bra.uni BB86_52;

BB86_48:
ld.global.s8 %rd170, [%rd38];
add.s64 %rd223, %rd170, %rd222;
setp.ge.u32	%p53, %r47, %r55;
@%p53 bra BB86_52;

ld.global.s8 %rd171, [%rd39];
add.s64 %rd223, %rd223, %rd171;

BB86_52:
mov.u64 %rd222, %rd223;
shl.b32 %r215, %r17, 2;
add.s32 %r254, %r254, %r215;
setp.lt.u32	%p54, %r254, %r55;
mov.u64 %rd221, %rd222;
@%p54 bra BB86_46;

BB86_53:
mov.u32 %r50, %tid.y;
mad.lo.s32 %r218, %r50, %r59, %r61;
mul.wide.u32 %rd186, %r218, 8;
mov.u64 %rd187, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd188, %rd187, %rd186;
st.shared.u64 [%rd188], %rd221;
clz.b32 %r219, %r44;
mov.u32 %r220, 31;
sub.s32 %r221, %r220, %r219;
mov.u32 %r222, 1;
shl.b32 %r223, %r222, %r221;
setp.eq.s32	%p55, %r44, %r223;
selp.u32	%r224, 1, 0, %p55;
shr.s32 %r255, %r223, %r224;
setp.lt.s32	%p56, %r255, 1;
@%p56 bra BB86_57;

BB86_54:
bar.sync 0;
add.s32 %r225, %r255, %r50;
setp.lt.u32	%p57, %r225, %r44;
setp.lt.u32	%p58, %r50, %r255;
and.pred %p59, %p58, %p57;
@!%p59 bra BB86_56;
bra.uni BB86_55;

BB86_55:
cvt.u64.u32	%rd189, %r218;
mul.lo.s32 %r230, %r255, %r59;
cvt.u64.u32	%rd193, %r230;
add.s64 %rd194, %rd193, %rd189;
shl.b64 %rd195, %rd194, 3;
add.s64 %rd196, %rd187, %rd195;
ld.shared.u64 %rd197, [%rd196];
ld.shared.u64 %rd198, [%rd188];
add.s64 %rd199, %rd197, %rd198;
st.shared.u64 [%rd188], %rd199;

BB86_56:
shr.s32 %r255, %r255, 1;
setp.gt.s32	%p60, %r255, 0;
@%p60 bra BB86_54;

BB86_57:
mad.lo.s32 %r234, %r59, %r60, %r61;
setp.lt.u32	%p61, %r234, %r56;
setp.eq.s32	%p62, %r50, 0;
and.pred %p63, %p62, %p61;
@!%p63 bra BB86_62;
bra.uni BB86_58;

BB86_58:
ld.shared.u64 %rd48, [%rd188];
or.b64 %rd203, %rd48, %rd53;
and.b64 %rd204, %rd203, -4294967296;
setp.eq.s64	%p64, %rd204, 0;
@%p64 bra BB86_60;

div.s64 %rd231, %rd48, %rd53;
bra.uni BB86_61;

BB86_6:
mad.lo.s32 %r73, %r59, %r60, %r61;
setp.lt.u32	%p6, %r73, %r56;
mov.u32 %r74, %ctaid.y;
shl.b32 %r75, %r74, 8;
sub.s32 %r76, %r55, %r75;
mov.u32 %r77, 256;
min.u32 %r18, %r76, %r77;
mad.lo.s32 %r19, %r75, %r54, %r16;
min.u32 %r20, %r18, %r17;
setp.lt.u32	%p7, %r254, %r18;
and.pred %p8, %p6, %p7;
mov.u64 %rd228, %rd52;
@!%p8 bra BB86_15;
bra.uni BB86_7;

BB86_7:
mov.u32 %r250, %tid.y;
mov.u64 %rd229, %rd52;

BB86_8:
mad.lo.s32 %r23, %r17, 3, %r250;
setp.lt.u32	%p9, %r23, %r18;
add.s32 %r24, %r250, %r17;
shl.b32 %r79, %r17, 1;
add.s32 %r25, %r250, %r79;
mad.lo.s32 %r80, %r250, %r54, %r19;
cvt.u64.u32	%rd63, %r80;
add.s64 %rd11, %rd6, %rd63;
mad.lo.s32 %r81, %r24, %r54, %r19;
cvt.u64.u32	%rd64, %r81;
add.s64 %rd12, %rd6, %rd64;
mad.lo.s32 %r82, %r25, %r54, %r19;
cvt.u64.u32	%rd65, %r82;
add.s64 %rd13, %rd6, %rd65;
@%p9 bra BB86_13;
bra.uni BB86_9;

BB86_13:
ld.global.s8 %rd73, [%rd11];
ld.global.s8 %rd74, [%rd12];
ld.global.s8 %rd75, [%rd13];
mad.lo.s32 %r83, %r23, %r54, %r19;
cvt.u64.u32	%rd76, %r83;
add.s64 %rd77, %rd6, %rd76;
ld.global.s8 %rd78, [%rd77];
add.s64 %rd79, %rd73, %rd229;
add.s64 %rd80, %rd79, %rd74;
add.s64 %rd81, %rd80, %rd75;
add.s64 %rd230, %rd81, %rd78;
bra.uni BB86_14;

BB86_9:
setp.lt.u32	%p10, %r25, %r18;
@%p10 bra BB86_12;
bra.uni BB86_10;

BB86_12:
ld.global.s8 %rd68, [%rd11];
ld.global.s8 %rd69, [%rd12];
ld.global.s8 %rd70, [%rd13];
add.s64 %rd71, %rd68, %rd229;
add.s64 %rd72, %rd71, %rd69;
add.s64 %rd230, %rd72, %rd70;
bra.uni BB86_14;

BB86_10:
ld.global.s8 %rd66, [%rd11];
add.s64 %rd230, %rd66, %rd229;
setp.ge.u32	%p11, %r24, %r18;
@%p11 bra BB86_14;

ld.global.s8 %rd67, [%rd12];
add.s64 %rd230, %rd230, %rd67;

BB86_14:
mov.u64 %rd229, %rd230;
shl.b32 %r85, %r17, 2;
add.s32 %r250, %r250, %r85;
setp.lt.u32	%p12, %r250, %r18;
mov.u64 %rd214, %rd229;
mov.u64 %rd228, %rd214;
@%p12 bra BB86_8;

BB86_15:
mov.u64 %rd19, %rd228;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r88, %r27, %r59, %r61;
mul.wide.u32 %rd82, %r88, 8;
mov.u64 %rd83, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd84, %rd83, %rd82;
st.shared.u64 [%rd84], %rd19;
clz.b32 %r89, %r20;
mov.u32 %r90, 31;
sub.s32 %r91, %r90, %r89;
mov.u32 %r92, 1;
shl.b32 %r93, %r92, %r91;
setp.eq.s32	%p13, %r20, %r93;
selp.u32	%r94, 1, 0, %p13;
shr.s32 %r251, %r93, %r94;
setp.lt.s32	%p14, %r251, 1;
@%p14 bra BB86_19;

BB86_16:
bar.sync 0;
add.s32 %r95, %r251, %r27;
setp.lt.u32	%p15, %r95, %r20;
setp.lt.u32	%p16, %r27, %r251;
and.pred %p17, %p16, %p15;
@!%p17 bra BB86_18;
bra.uni BB86_17;

BB86_17:
cvt.u64.u32	%rd85, %r88;
mul.lo.s32 %r100, %r251, %r59;
cvt.u64.u32	%rd89, %r100;
add.s64 %rd90, %rd89, %rd85;
shl.b64 %rd91, %rd90, 3;
add.s64 %rd92, %rd83, %rd91;
ld.shared.u64 %rd93, [%rd92];
ld.shared.u64 %rd94, [%rd84];
add.s64 %rd95, %rd93, %rd94;
st.shared.u64 [%rd84], %rd95;

BB86_18:
shr.s32 %r251, %r251, 1;
setp.gt.s32	%p18, %r251, 0;
@%p18 bra BB86_16;

BB86_19:
setp.eq.s32	%p20, %r27, 0;
and.pred %p21, %p20, %p6;
@!%p21 bra BB86_21;
bra.uni BB86_20;

BB86_20:
mov.u32 %r106, %tid.y;
mad.lo.s32 %r109, %r106, %r59, %r61;
mul.wide.u32 %rd96, %r109, 8;
add.s64 %rd98, %rd83, %rd96;
ld.shared.u64 %rd99, [%rd98];
add.u64 %rd100, %SP, 8;
cvta.to.local.u64 %rd101, %rd100;
st.local.u64 [%rd101], %rd99;
ld.local.u64 %rd102, [%rd101];
add.u64 %rd103, %SP, 0;
cvta.to.local.u64 %rd104, %rd103;
st.local.u64 [%rd104], %rd102;
ld.local.u64 %rd105, [%rd104];
mad.lo.s32 %r113, %r74, %r56, %r73;
cvta.to.global.u64 %rd106, %rd54;
mul.wide.u32 %rd107, %r113, 8;
add.s64 %rd108, %rd106, %rd107;
st.volatile.global.u64 [%rd108], %rd105;

BB86_21:
membar.gl;
bar.sync 0;
or.b32 %r116, %r27, %r61;
setp.ne.s32	%p22, %r116, 0;
@%p22 bra BB86_23;

cvta.to.global.u64 %rd109, %rd55;
mul.wide.u32 %rd110, %r60, 4;
add.s64 %rd111, %rd109, %rd110;
atom.global.add.u32 %r118, [%rd111], 1;
add.s32 %r120, %r69, -1;
setp.eq.s32	%p23, %r118, %r120;
selp.u32	%r121, 1, 0, %p23;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r121;

BB86_23:
bar.sync 0;
ld.shared.u32 %r122, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p24, %r122, 0;
@%p24 bra BB86_62;

setp.ge.u32	%p25, %r27, %r69;
mov.u64 %rd227, %rd52;
@%p25 bra BB86_26;

mov.u32 %r125, %tid.y;
mad.lo.s32 %r130, %r125, %r56, %r73;
cvta.to.global.u64 %rd112, %rd54;
mul.wide.u32 %rd113, %r130, 8;
add.s64 %rd114, %rd112, %rd113;
ld.volatile.global.u64 %rd227, [%rd114];

BB86_26:
mov.u64 %rd224, %rd227;
setp.lt.u32	%p27, %r69, %r17;
sub.s32 %r137, %r69, %r17;
selp.b32	%r138, 0, %r137, %p27;
ld.local.u64 %rd22, [%rd3];
min.u32 %r31, %r69, %r17;
setp.lt.u32	%p28, %r27, %r138;
and.pred %p29, %p6, %p28;
@!%p29 bra BB86_35;
bra.uni BB86_27;

BB86_27:
mov.u32 %r252, %r27;
mov.u64 %rd225, %rd224;

BB86_28:
mov.u32 %r33, %r252;
mad.lo.s32 %r34, %r17, 3, %r33;
setp.lt.u32	%p31, %r34, %r138;
add.s32 %r35, %r33, %r17;
shl.b32 %r36, %r17, 1;
add.s32 %r37, %r33, %r36;
mad.lo.s32 %r38, %r17, %r56, %r73;
mad.lo.s32 %r148, %r35, %r56, %r38;
cvta.to.global.u64 %rd115, %rd54;
mul.wide.u32 %rd116, %r148, 8;
add.s64 %rd24, %rd115, %rd116;
@%p31 bra BB86_33;
bra.uni BB86_29;

BB86_33:
mad.lo.s32 %r166, %r33, %r56, %r38;
mul.wide.u32 %rd132, %r166, 8;
add.s64 %rd134, %rd115, %rd132;
mad.lo.s32 %r168, %r37, %r56, %r38;
mul.wide.u32 %rd135, %r168, 8;
add.s64 %rd136, %rd115, %rd135;
mad.lo.s32 %r175, %r34, %r56, %r38;
mul.wide.u32 %rd137, %r175, 8;
add.s64 %rd138, %rd115, %rd137;
ld.volatile.global.u64 %rd139, [%rd134];
add.s64 %rd140, %rd139, %rd225;
ld.volatile.global.u64 %rd141, [%rd24];
add.s64 %rd142, %rd140, %rd141;
ld.volatile.global.u64 %rd143, [%rd136];
add.s64 %rd144, %rd142, %rd143;
ld.volatile.global.u64 %rd145, [%rd138];
add.s64 %rd226, %rd144, %rd145;
bra.uni BB86_34;

BB86_29:
setp.lt.u32	%p33, %r37, %r138;
@%p33 bra BB86_32;
bra.uni BB86_30;

BB86_32:
mad.lo.s32 %r163, %r33, %r56, %r38;
mul.wide.u32 %rd123, %r163, 8;
add.s64 %rd124, %rd115, %rd123;
mad.lo.s32 %r165, %r37, %r56, %r38;
mul.wide.u32 %rd125, %r165, 8;
add.s64 %rd126, %rd115, %rd125;
ld.volatile.global.u64 %rd127, [%rd124];
add.s64 %rd128, %rd127, %rd225;
ld.volatile.global.u64 %rd129, [%rd24];
add.s64 %rd130, %rd128, %rd129;
ld.volatile.global.u64 %rd131, [%rd126];
add.s64 %rd226, %rd130, %rd131;
bra.uni BB86_34;

BB86_30:
mad.lo.s32 %r162, %r33, %r56, %r38;
mul.wide.u32 %rd118, %r162, 8;
add.s64 %rd119, %rd115, %rd118;
ld.volatile.global.u64 %rd120, [%rd119];
add.s64 %rd226, %rd120, %rd225;
setp.ge.u32	%p35, %r35, %r138;
@%p35 bra BB86_34;

ld.volatile.global.u64 %rd121, [%rd24];
add.s64 %rd226, %rd226, %rd121;

BB86_34:
mov.u64 %rd225, %rd226;
shl.b32 %r177, %r17, 2;
add.s32 %r39, %r33, %r177;
setp.lt.u32	%p37, %r39, %r138;
mov.u32 %r252, %r39;
mov.u64 %rd224, %rd225;
@%p37 bra BB86_28;

BB86_35:
st.shared.u64 [%rd84], %rd224;
clz.b32 %r184, %r31;
sub.s32 %r186, %r90, %r184;
shl.b32 %r188, %r92, %r186;
setp.eq.s32	%p38, %r31, %r188;
selp.u32	%r189, 1, 0, %p38;
shr.s32 %r253, %r188, %r189;
setp.lt.s32	%p39, %r253, 1;
@%p39 bra BB86_39;

BB86_36:
bar.sync 0;
add.s32 %r190, %r253, %r27;
setp.lt.u32	%p40, %r190, %r31;
setp.lt.u32	%p41, %r27, %r253;
and.pred %p42, %p41, %p40;
@!%p42 bra BB86_38;
bra.uni BB86_37;

BB86_37:
cvt.u64.u32	%rd149, %r88;
mul.lo.s32 %r195, %r253, %r59;
cvt.u64.u32	%rd153, %r195;
add.s64 %rd154, %rd153, %rd149;
shl.b64 %rd155, %rd154, 3;
add.s64 %rd156, %rd83, %rd155;
ld.shared.u64 %rd157, [%rd156];
ld.shared.u64 %rd158, [%rd84];
add.s64 %rd159, %rd157, %rd158;
st.shared.u64 [%rd84], %rd159;

BB86_38:
shr.s32 %r253, %r253, 1;
setp.gt.s32	%p43, %r253, 0;
@%p43 bra BB86_36;

BB86_39:
@!%p21 bra BB86_62;
bra.uni BB86_40;

BB86_40:
ld.shared.u64 %rd32, [%rd84];
or.b64 %rd163, %rd32, %rd53;
and.b64 %rd164, %rd163, -4294967296;
setp.eq.s64	%p47, %rd164, 0;
@%p47 bra BB86_42;

div.s64 %rd208, %rd32, %rd53;
bra.uni BB86_43;

BB86_60:
cvt.u32.u64	%r240, %rd53;
cvt.u32.u64	%r241, %rd48;
div.u32 %r242, %r241, %r240;
cvt.u64.u32	%rd231, %r242;

BB86_61:
cvt.u64.u32	%rd205, %r15;
add.s64 %rd206, %rd36, %rd205;
st.u8 [%rd206], %rd231;
bra.uni BB86_62;

BB86_42:
cvt.u32.u64	%r205, %rd53;
cvt.u32.u64	%r206, %rd32;
div.u32 %r207, %r206, %r205;
cvt.u64.u32	%rd208, %r207;

BB86_43:
cvt.u64.u32	%rd165, %r15;
add.s64 %rd166, %rd22, %rd165;
st.u8 [%rd166], %rd208;

BB86_62:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7[8]
)
{
.local .align 8 .b8 __local_depot87[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b32 %r<64>;
.reg .b64 %rd<139>;


mov.u64 %rd138, __local_depot87;
cvta.local.u64 %SP, %rd138;
ld.param.u32 %r28, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r29, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd28, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd29, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7];
mov.u64 %rd3, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd2, %rd30;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB87_2;

BB87_1:
mul.wide.s32 %rd31, %r54, 8;
add.s64 %rd32, %rd3, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd2, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB87_1;

BB87_2:
mov.u32 %r31, %nctaid.y;
mov.u32 %r32, %ctaid.z;
mov.u32 %r33, %ctaid.y;
mad.lo.s32 %r34, %r31, %r32, %r33;
mov.u32 %r35, %nctaid.x;
mov.u32 %r36, %ctaid.x;
mad.lo.s32 %r3, %r34, %r35, %r36;
setp.ge.u32	%p3, %r3, %r29;
@%p3 bra BB87_29;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r55, %r4, -1;
mov.u32 %r60, 0;
setp.lt.s32	%p4, %r55, 1;
mov.u32 %r58, %r3;
@%p4 bra BB87_6;

mul.wide.s32 %rd35, %r4, 4;
add.s64 %rd116, %rd2, %rd35;
mov.u32 %r60, 0;
mov.u32 %r59, %r3;

BB87_5:
ld.local.u32 %r39, [%rd116+4];
rem.u32 %r40, %r59, %r39;
ld.local.u32 %r41, [%rd116+104];
mad.lo.s32 %r60, %r41, %r40, %r60;
div.u32 %r59, %r59, %r39;
add.s64 %rd116, %rd116, -4;
add.s32 %r55, %r55, -1;
setp.gt.s32	%p5, %r55, 0;
mov.u32 %r57, %r59;
mov.u32 %r58, %r57;
@%p5 bra BB87_5;

BB87_6:
mov.u32 %r12, %r58;
ld.local.u32 %r14, [%rd2+108];
mov.u32 %r15, %tid.x;
mov.u32 %r16, %ntid.x;
setp.ge.u32	%p6, %r15, %r28;
mov.u64 %rd135, %rd28;
@%p6 bra BB87_9;

ld.param.u64 %rd36, [%rd1];
ld.param.u32 %r42, [%rd1+12];
ld.param.u32 %r43, [%rd1+108];
ld.param.u32 %r44, [%rd1+112];
rem.u32 %r45, %r3, %r42;
mul.lo.s32 %r46, %r44, %r45;
div.u32 %r47, %r3, %r42;
mad.lo.s32 %r17, %r43, %r47, %r46;
cvta.to.global.u64 %rd8, %rd36;
mov.u32 %r61, %r15;
mov.u64 %rd136, %rd28;

BB87_8:
mov.u32 %r18, %r61;
add.s32 %r48, %r17, %r18;
cvt.u64.u32	%rd37, %r48;
add.s64 %rd38, %rd8, %rd37;
ld.global.s8 %rd39, [%rd38];
add.s64 %rd136, %rd39, %rd136;
add.s32 %r19, %r16, %r18;
setp.lt.u32	%p7, %r19, %r28;
mov.u32 %r61, %r19;
mov.u64 %rd120, %rd136;
mov.u64 %rd135, %rd120;
@%p7 bra BB87_8;

BB87_9:
mov.u64 %rd121, %rd135;
mov.u64 %rd11, %rd121;
mad.lo.s32 %r20, %r14, %r12, %r60;
setp.eq.s32	%p8, %r16, 0;
mov.u64 %rd130, %rd28;
@%p8 bra BB87_24;

mul.wide.u32 %rd40, %r15, 8;
mov.u64 %rd41, smemChar;
add.s64 %rd12, %rd41, %rd40;
setp.ge.u32	%p9, %r15, %r16;
@%p9 bra BB87_12;

st.shared.u64 [%rd12], %rd11;

BB87_12:
bar.sync 0;
mov.u32 %r21, WARP_SZ;
min.u32 %r22, %r16, %r21;
setp.ge.u32	%p10, %r21, %r16;
mov.u64 %rd132, %rd11;
@%p10 bra BB87_18;

div.u32 %r49, %r15, %r21;
setp.ne.s32	%p11, %r49, 0;
mov.u64 %rd122, %rd11;
mov.u64 %rd132, %rd122;
@%p11 bra BB87_18;

setp.lt.u32	%p12, %r15, %r16;
selp.b64	%rd133, %rd11, %rd28, %p12;
add.s32 %r62, %r21, %r15;
setp.ge.u32	%p13, %r62, %r16;
@%p13 bra BB87_17;

mov.u64 %rd134, %rd133;

BB87_16:
mul.wide.u32 %rd42, %r62, 8;
add.s64 %rd44, %rd41, %rd42;
ld.shared.u64 %rd45, [%rd44];
add.s64 %rd134, %rd45, %rd134;
add.s32 %r62, %r62, %r21;
setp.lt.u32	%p14, %r62, %r16;
mov.u64 %rd133, %rd134;
@%p14 bra BB87_16;

BB87_17:
mov.u64 %rd132, %rd133;
st.shared.u64 [%rd12], %rd132;

BB87_18:
mov.u64 %rd17, %rd132;
bar.sync 0;
setp.ne.s32	%p15, %r15, 0;
mov.u64 %rd130, %rd17;
@%p15 bra BB87_24;

setp.eq.s32	%p16, %r22, 32;
@%p16 bra BB87_23;
bra.uni BB87_20;

BB87_23:
ld.shared.u64 %rd49, [smemChar+8];
add.s64 %rd50, %rd49, %rd17;
ld.shared.u64 %rd51, [smemChar+16];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+24];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+32];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+40];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+48];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+56];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+64];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+72];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+80];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+88];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+96];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+104];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+112];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+120];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+128];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+136];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+144];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+152];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+160];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+168];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+176];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+184];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+192];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+200];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+208];
add.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+216];
add.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+224];
add.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+232];
add.s64 %rd106, %rd105, %rd104;
ld.shared.u64 %rd107, [smemChar+240];
add.s64 %rd108, %rd107, %rd106;
ld.shared.u64 %rd109, [smemChar+248];
add.s64 %rd130, %rd109, %rd108;
bra.uni BB87_24;

BB87_20:
add.s64 %rd117, %rd41, 8;
mov.u32 %r63, 1;
setp.lt.u32	%p17, %r22, 2;
mov.u64 %rd128, %rd17;
mov.u64 %rd130, %rd128;
@%p17 bra BB87_24;

mov.u64 %rd131, %rd17;

BB87_22:
ld.shared.u64 %rd48, [%rd117];
add.s64 %rd131, %rd48, %rd131;
add.s64 %rd117, %rd117, 8;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p18, %r63, %r22;
mov.u64 %rd130, %rd131;
@%p18 bra BB87_22;

BB87_24:
setp.ne.s32	%p19, %r15, 0;
@%p19 bra BB87_29;

or.b64 %rd110, %rd130, %rd29;
and.b64 %rd111, %rd110, -4294967296;
setp.eq.s64	%p20, %rd111, 0;
@%p20 bra BB87_27;

div.s64 %rd137, %rd130, %rd29;
bra.uni BB87_28;

BB87_27:
cvt.u32.u64	%r51, %rd29;
cvt.u32.u64	%r52, %rd130;
div.u32 %r53, %r52, %r51;
cvt.u64.u32	%rd137, %r53;

BB87_28:
ld.local.u64 %rd112, [%rd2];
cvta.to.global.u64 %rd113, %rd112;
cvt.u64.u32	%rd114, %r20;
add.s64 %rd115, %rd113, %rd114;
st.global.u8 [%rd115], %rd137;

BB87_29:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_7[1],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8[8]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot88[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b32 %r<58>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot88;
cvta.local.u64 %SP, %rd37;
ld.param.u32 %r21, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r22, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u32 %r23, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd35, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5];
ld.param.u64 %rd17, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8];
mov.u64 %rd3, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
mov.u32 %r49, 0;
mov.pred %p1, 0;
@%p1 bra BB88_2;

BB88_1:
mul.wide.s32 %rd19, %r49, 8;
add.s64 %rd20, %rd3, %rd19;
ld.param.u64 %rd21, [%rd20];
add.s64 %rd22, %rd2, %rd19;
st.local.u64 [%rd22], %rd21;
add.s32 %r49, %r49, 1;
setp.lt.u32	%p2, %r49, 27;
@%p2 bra BB88_1;

BB88_2:
mov.u32 %r25, %nctaid.y;
mov.u32 %r26, %ctaid.z;
mov.u32 %r27, %ctaid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
mov.u32 %r29, %nctaid.x;
mov.u32 %r30, %ctaid.x;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r32, %r31, 9;
mov.u32 %r33, %tid.x;
add.s32 %r3, %r32, %r33;
setp.ge.u32	%p3, %r3, %r23;
@%p3 bra BB88_13;

ld.local.u32 %r4, [%rd2+208];
add.s32 %r50, %r4, -1;
mov.u32 %r55, 0;
setp.lt.s32	%p4, %r50, 1;
mov.u32 %r53, %r3;
@%p4 bra BB88_6;

mul.wide.s32 %rd23, %r4, 4;
add.s64 %rd34, %rd2, %rd23;
mov.u32 %r55, 0;
mov.u32 %r54, %r3;

BB88_5:
ld.local.u32 %r36, [%rd34+4];
rem.u32 %r37, %r54, %r36;
ld.local.u32 %r38, [%rd34+104];
mad.lo.s32 %r55, %r38, %r37, %r55;
div.u32 %r54, %r54, %r36;
add.s64 %rd34, %rd34, -4;
add.s32 %r50, %r50, -1;
setp.gt.s32	%p5, %r50, 0;
mov.u32 %r52, %r54;
mov.u32 %r53, %r52;
@%p5 bra BB88_5;

BB88_6:
mov.u32 %r12, %r53;
ld.local.u32 %r14, [%rd2+108];
setp.eq.s32	%p6, %r22, 0;
@%p6 bra BB88_9;

ld.param.u64 %rd24, [%rd1];
ld.param.u32 %r40, [%rd1+12];
ld.param.u32 %r41, [%rd1+108];
ld.param.u32 %r42, [%rd1+112];
rem.u32 %r43, %r3, %r40;
mul.lo.s32 %r44, %r42, %r43;
div.u32 %r45, %r3, %r40;
mad.lo.s32 %r57, %r41, %r45, %r44;
cvta.to.global.u64 %rd8, %rd24;
mov.u32 %r56, 0;

BB88_8:
cvt.u64.u32	%rd25, %r57;
add.s64 %rd26, %rd8, %rd25;
ld.global.s8 %rd27, [%rd26];
add.s64 %rd35, %rd27, %rd35;
add.s32 %r57, %r57, %r21;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p7, %r56, %r22;
@%p7 bra BB88_8;

BB88_9:
mad.lo.s32 %r20, %r14, %r12, %r55;
or.b64 %rd28, %rd35, %rd17;
and.b64 %rd29, %rd28, -4294967296;
setp.eq.s64	%p8, %rd29, 0;
@%p8 bra BB88_11;

div.s64 %rd36, %rd35, %rd17;
bra.uni BB88_12;

BB88_11:
cvt.u32.u64	%r46, %rd17;
cvt.u32.u64	%r47, %rd35;
div.u32 %r48, %r47, %r46;
cvt.u64.u32	%rd36, %r48;

BB88_12:
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
cvt.u64.u32	%rd32, %r20;
add.s64 %rd33, %rd31, %rd32;
st.global.u8 [%rd33], %rd36;

BB88_13:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_7[1],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8[8],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot89[232];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<65>;
.reg .b32 %r<273>;
.reg .b64 %rd<233>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd232, __local_depot89;
cvta.local.u64 %SP, %rd232;
ld.param.u32 %r58, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2];
ld.param.u32 %r59, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3];
ld.param.u32 %r60, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4];
ld.param.u64 %rd52, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5];
ld.param.u64 %rd53, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8];
ld.param.u64 %rd54, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9];
ld.param.u64 %rd55, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1;
add.u64 %rd56, %SP, 16;
cvta.to.local.u64 %rd3, %rd56;
mov.u32 %r261, 0;
mov.pred %p1, 0;
@%p1 bra BB89_2;

BB89_1:
mul.wide.s32 %rd57, %r261, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r261, %r261, 1;
setp.lt.u32	%p2, %r261, 27;
@%p2 bra BB89_1;

BB89_2:
ld.param.u64 %rd61, [%rd2];
cvta.to.global.u64 %rd6, %rd61;
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r3, %r63, %r64, %r65;
ld.param.u32 %r4, [%rd1+208];
add.s32 %r262, %r4, -1;
mov.u32 %r266, 0;
setp.lt.s32	%p3, %r262, 1;
mov.u32 %r264, %r3;
@%p3 bra BB89_5;

mul.wide.s32 %rd62, %r4, 4;
add.s64 %rd207, %rd3, %rd62;
mad.lo.s32 %r265, %r63, %r64, %r65;
mov.u32 %r266, 0;

BB89_4:
ld.local.u32 %r71, [%rd207+4];
rem.u32 %r72, %r265, %r71;
ld.local.u32 %r73, [%rd207+104];
mad.lo.s32 %r266, %r73, %r72, %r266;
div.u32 %r265, %r265, %r71;
add.s64 %rd207, %rd207, -4;
add.s32 %r262, %r262, -1;
setp.gt.s32	%p4, %r262, 0;
mov.u32 %r263, %r265;
mov.u32 %r264, %r263;
@%p4 bra BB89_4;

BB89_5:
mov.u32 %r13, %r264;
ld.param.u32 %r74, [%rd2+12];
ld.param.u32 %r75, [%rd2+108];
ld.param.u32 %r76, [%rd2+112];
ld.local.u32 %r77, [%rd3+108];
mad.lo.s32 %r15, %r77, %r13, %r266;
rem.u32 %r82, %r3, %r74;
mul.lo.s32 %r83, %r76, %r82;
div.u32 %r84, %r3, %r74;
mad.lo.s32 %r16, %r75, %r84, %r83;
mov.u32 %r85, %nctaid.y;
setp.eq.s32	%p5, %r85, 1;
mov.u32 %r17, %ntid.y;
@%p5 bra BB89_44;
bra.uni BB89_6;

BB89_44:
mad.lo.s32 %r228, %r63, %r64, %r65;
setp.lt.u32	%p48, %r228, %r60;
ld.local.u64 %rd36, [%rd3];
min.u32 %r44, %r59, %r17;
mov.u32 %r229, %tid.y;
setp.lt.u32	%p49, %r229, %r59;
and.pred %p50, %p48, %p49;
mov.u64 %rd221, %rd52;
@!%p50 bra BB89_53;
bra.uni BB89_45;

BB89_45:
mul.lo.s32 %r45, %r17, 3;
shl.b32 %r46, %r17, 1;
shl.b32 %r47, %r17, 2;
mov.u32 %r271, %r229;
mov.u64 %rd222, %rd52;

BB89_46:
mov.u32 %r49, %r271;
add.s32 %r50, %r49, %r45;
setp.lt.u32	%p51, %r50, %r59;
mad.lo.s32 %r230, %r49, %r58, %r16;
cvt.u64.u32	%rd167, %r230;
add.s64 %rd38, %rd6, %rd167;
add.s32 %r51, %r49, %r17;
mad.lo.s32 %r231, %r51, %r58, %r16;
cvt.u64.u32	%rd168, %r231;
add.s64 %rd39, %rd6, %rd168;
add.s32 %r52, %r49, %r46;
mad.lo.s32 %r232, %r52, %r58, %r16;
cvt.u64.u32	%rd169, %r232;
add.s64 %rd40, %rd6, %rd169;
@%p51 bra BB89_51;
bra.uni BB89_47;

BB89_51:
ld.global.s8 %rd177, [%rd38];
ld.global.s8 %rd178, [%rd39];
ld.global.s8 %rd179, [%rd40];
mad.lo.s32 %r233, %r50, %r58, %r16;
cvt.u64.u32	%rd180, %r233;
add.s64 %rd181, %rd6, %rd180;
ld.global.s8 %rd182, [%rd181];
add.s64 %rd183, %rd177, %rd222;
add.s64 %rd184, %rd183, %rd178;
add.s64 %rd185, %rd184, %rd179;
add.s64 %rd223, %rd185, %rd182;
bra.uni BB89_52;

BB89_47:
setp.lt.u32	%p52, %r52, %r59;
@%p52 bra BB89_50;
bra.uni BB89_48;

BB89_50:
ld.global.s8 %rd172, [%rd38];
ld.global.s8 %rd173, [%rd39];
ld.global.s8 %rd174, [%rd40];
add.s64 %rd175, %rd172, %rd222;
add.s64 %rd176, %rd175, %rd173;
add.s64 %rd223, %rd176, %rd174;
bra.uni BB89_52;

BB89_48:
ld.global.s8 %rd170, [%rd38];
add.s64 %rd223, %rd170, %rd222;
setp.ge.u32	%p53, %r51, %r59;
@%p53 bra BB89_52;

ld.global.s8 %rd171, [%rd39];
add.s64 %rd223, %rd223, %rd171;

BB89_52:
mov.u64 %rd222, %rd223;
add.s32 %r53, %r49, %r47;
setp.lt.u32	%p54, %r53, %r59;
mov.u32 %r271, %r53;
mov.u64 %rd221, %rd222;
@%p54 bra BB89_46;

BB89_53:
mad.lo.s32 %r236, %r229, %r63, %r65;
mul.wide.u32 %rd186, %r236, 8;
mov.u64 %rd187, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd188, %rd187, %rd186;
st.shared.u64 [%rd188], %rd221;
clz.b32 %r237, %r44;
mov.u32 %r238, 31;
sub.s32 %r239, %r238, %r237;
mov.u32 %r240, 1;
shl.b32 %r241, %r240, %r239;
setp.eq.s32	%p55, %r44, %r241;
selp.u32	%r242, 1, 0, %p55;
shr.s32 %r272, %r241, %r242;
setp.lt.s32	%p56, %r272, 1;
@%p56 bra BB89_57;

BB89_54:
bar.sync 0;
add.s32 %r243, %r272, %r229;
setp.lt.u32	%p57, %r243, %r44;
setp.lt.u32	%p58, %r229, %r272;
and.pred %p59, %p58, %p57;
@!%p59 bra BB89_56;
bra.uni BB89_55;

BB89_55:
cvt.u64.u32	%rd189, %r236;
mul.lo.s32 %r248, %r272, %r63;
cvt.u64.u32	%rd193, %r248;
add.s64 %rd194, %rd193, %rd189;
shl.b64 %rd195, %rd194, 3;
add.s64 %rd196, %rd187, %rd195;
ld.shared.u64 %rd197, [%rd196];
ld.shared.u64 %rd198, [%rd188];
add.s64 %rd199, %rd197, %rd198;
st.shared.u64 [%rd188], %rd199;

BB89_56:
shr.s32 %r272, %r272, 1;
setp.gt.s32	%p60, %r272, 0;
@%p60 bra BB89_54;

BB89_57:
setp.eq.s32	%p62, %r229, 0;
and.pred %p63, %p62, %p48;
@!%p63 bra BB89_62;
bra.uni BB89_58;

BB89_58:
ld.shared.u64 %rd48, [%rd188];
or.b64 %rd203, %rd48, %rd53;
and.b64 %rd204, %rd203, -4294967296;
setp.eq.s64	%p64, %rd204, 0;
@%p64 bra BB89_60;

div.s64 %rd231, %rd48, %rd53;
bra.uni BB89_61;

BB89_6:
mad.lo.s32 %r89, %r63, %r64, %r65;
setp.lt.u32	%p6, %r89, %r60;
mov.u32 %r90, %ctaid.y;
shl.b32 %r91, %r90, 8;
sub.s32 %r92, %r59, %r91;
mov.u32 %r93, 256;
min.u32 %r18, %r92, %r93;
mad.lo.s32 %r19, %r91, %r58, %r16;
min.u32 %r20, %r18, %r17;
mov.u32 %r94, %tid.y;
setp.lt.u32	%p7, %r94, %r18;
and.pred %p8, %p6, %p7;
mov.u64 %rd228, %rd52;
@!%p8 bra BB89_15;
bra.uni BB89_7;

BB89_7:
mov.u32 %r267, %tid.y;
mov.u64 %rd229, %rd52;

BB89_8:
mad.lo.s32 %r23, %r17, 3, %r267;
setp.lt.u32	%p9, %r23, %r18;
add.s32 %r24, %r267, %r17;
shl.b32 %r96, %r17, 1;
add.s32 %r25, %r267, %r96;
mad.lo.s32 %r97, %r267, %r58, %r19;
cvt.u64.u32	%rd63, %r97;
add.s64 %rd11, %rd6, %rd63;
mad.lo.s32 %r98, %r24, %r58, %r19;
cvt.u64.u32	%rd64, %r98;
add.s64 %rd12, %rd6, %rd64;
mad.lo.s32 %r99, %r25, %r58, %r19;
cvt.u64.u32	%rd65, %r99;
add.s64 %rd13, %rd6, %rd65;
@%p9 bra BB89_13;
bra.uni BB89_9;

BB89_13:
ld.global.s8 %rd73, [%rd11];
ld.global.s8 %rd74, [%rd12];
ld.global.s8 %rd75, [%rd13];
mad.lo.s32 %r100, %r23, %r58, %r19;
cvt.u64.u32	%rd76, %r100;
add.s64 %rd77, %rd6, %rd76;
ld.global.s8 %rd78, [%rd77];
add.s64 %rd79, %rd73, %rd229;
add.s64 %rd80, %rd79, %rd74;
add.s64 %rd81, %rd80, %rd75;
add.s64 %rd230, %rd81, %rd78;
bra.uni BB89_14;

BB89_9:
setp.lt.u32	%p10, %r25, %r18;
@%p10 bra BB89_12;
bra.uni BB89_10;

BB89_12:
ld.global.s8 %rd68, [%rd11];
ld.global.s8 %rd69, [%rd12];
ld.global.s8 %rd70, [%rd13];
add.s64 %rd71, %rd68, %rd229;
add.s64 %rd72, %rd71, %rd69;
add.s64 %rd230, %rd72, %rd70;
bra.uni BB89_14;

BB89_10:
ld.global.s8 %rd66, [%rd11];
add.s64 %rd230, %rd66, %rd229;
setp.ge.u32	%p11, %r24, %r18;
@%p11 bra BB89_14;

ld.global.s8 %rd67, [%rd12];
add.s64 %rd230, %rd230, %rd67;

BB89_14:
mov.u64 %rd229, %rd230;
shl.b32 %r102, %r17, 2;
add.s32 %r267, %r267, %r102;
setp.lt.u32	%p12, %r267, %r18;
mov.u64 %rd214, %rd229;
mov.u64 %rd228, %rd214;
@%p12 bra BB89_8;

BB89_15:
mov.u64 %rd19, %rd228;
mad.lo.s32 %r105, %r94, %r63, %r65;
mul.wide.u32 %rd82, %r105, 8;
mov.u64 %rd83, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd84, %rd83, %rd82;
st.shared.u64 [%rd84], %rd19;
clz.b32 %r106, %r20;
mov.u32 %r107, 31;
sub.s32 %r108, %r107, %r106;
mov.u32 %r109, 1;
shl.b32 %r110, %r109, %r108;
setp.eq.s32	%p13, %r20, %r110;
selp.u32	%r111, 1, 0, %p13;
shr.s32 %r268, %r110, %r111;
setp.lt.s32	%p14, %r268, 1;
@%p14 bra BB89_19;

BB89_16:
bar.sync 0;
add.s32 %r112, %r268, %r94;
setp.lt.u32	%p15, %r112, %r20;
setp.lt.u32	%p16, %r94, %r268;
and.pred %p17, %p16, %p15;
@!%p17 bra BB89_18;
bra.uni BB89_17;

BB89_17:
cvt.u64.u32	%rd85, %r105;
mul.lo.s32 %r117, %r268, %r63;
cvt.u64.u32	%rd89, %r117;
add.s64 %rd90, %rd89, %rd85;
shl.b64 %rd91, %rd90, 3;
add.s64 %rd92, %rd83, %rd91;
ld.shared.u64 %rd93, [%rd92];
ld.shared.u64 %rd94, [%rd84];
add.s64 %rd95, %rd93, %rd94;
st.shared.u64 [%rd84], %rd95;

BB89_18:
shr.s32 %r268, %r268, 1;
setp.gt.s32	%p18, %r268, 0;
@%p18 bra BB89_16;

BB89_19:
setp.eq.s32	%p20, %r94, 0;
and.pred %p21, %p20, %p6;
@!%p21 bra BB89_21;
bra.uni BB89_20;

BB89_20:
mov.u32 %r123, %tid.y;
mad.lo.s32 %r126, %r123, %r63, %r65;
mul.wide.u32 %rd96, %r126, 8;
add.s64 %rd98, %rd83, %rd96;
ld.shared.u64 %rd99, [%rd98];
add.u64 %rd100, %SP, 8;
cvta.to.local.u64 %rd101, %rd100;
st.local.u64 [%rd101], %rd99;
ld.local.u64 %rd102, [%rd101];
add.u64 %rd103, %SP, 0;
cvta.to.local.u64 %rd104, %rd103;
st.local.u64 [%rd104], %rd102;
ld.local.u64 %rd105, [%rd104];
mad.lo.s32 %r130, %r90, %r60, %r89;
cvta.to.global.u64 %rd106, %rd54;
mul.wide.u32 %rd107, %r130, 8;
add.s64 %rd108, %rd106, %rd107;
st.volatile.global.u64 [%rd108], %rd105;

BB89_21:
membar.gl;
bar.sync 0;
or.b32 %r133, %r94, %r65;
setp.ne.s32	%p22, %r133, 0;
@%p22 bra BB89_23;

cvta.to.global.u64 %rd109, %rd55;
mul.wide.u32 %rd110, %r64, 4;
add.s64 %rd111, %rd109, %rd110;
atom.global.add.u32 %r135, [%rd111], 1;
add.s32 %r137, %r85, -1;
setp.eq.s32	%p23, %r135, %r137;
selp.u32	%r138, 1, 0, %p23;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r138;

BB89_23:
bar.sync 0;
ld.shared.u32 %r139, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELi2EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p24, %r139, 0;
@%p24 bra BB89_62;

setp.ge.u32	%p25, %r94, %r85;
mov.u64 %rd227, %rd52;
@%p25 bra BB89_26;

mov.u32 %r142, %tid.y;
mad.lo.s32 %r147, %r142, %r60, %r89;
cvta.to.global.u64 %rd112, %rd54;
mul.wide.u32 %rd113, %r147, 8;
add.s64 %rd114, %rd112, %rd113;
ld.volatile.global.u64 %rd227, [%rd114];

BB89_26:
mov.u64 %rd224, %rd227;
setp.lt.u32	%p27, %r85, %r17;
sub.s32 %r154, %r85, %r17;
selp.b32	%r155, 0, %r154, %p27;
ld.local.u64 %rd22, [%rd3];
min.u32 %r31, %r85, %r17;
setp.lt.u32	%p28, %r94, %r155;
and.pred %p29, %p6, %p28;
@!%p29 bra BB89_35;
bra.uni BB89_27;

BB89_27:
mov.u32 %r269, %r94;
mov.u64 %rd225, %rd224;

BB89_28:
mov.u32 %r33, %r269;
mad.lo.s32 %r34, %r17, 3, %r33;
setp.lt.u32	%p31, %r34, %r155;
add.s32 %r35, %r33, %r17;
shl.b32 %r36, %r17, 1;
add.s32 %r37, %r33, %r36;
mad.lo.s32 %r38, %r17, %r60, %r89;
mad.lo.s32 %r165, %r35, %r60, %r38;
cvta.to.global.u64 %rd115, %rd54;
mul.wide.u32 %rd116, %r165, 8;
add.s64 %rd24, %rd115, %rd116;
@%p31 bra BB89_33;
bra.uni BB89_29;

BB89_33:
mad.lo.s32 %r183, %r33, %r60, %r38;
mul.wide.u32 %rd132, %r183, 8;
add.s64 %rd134, %rd115, %rd132;
mad.lo.s32 %r185, %r37, %r60, %r38;
mul.wide.u32 %rd135, %r185, 8;
add.s64 %rd136, %rd115, %rd135;
mad.lo.s32 %r192, %r34, %r60, %r38;
mul.wide.u32 %rd137, %r192, 8;
add.s64 %rd138, %rd115, %rd137;
ld.volatile.global.u64 %rd139, [%rd134];
add.s64 %rd140, %rd139, %rd225;
ld.volatile.global.u64 %rd141, [%rd24];
add.s64 %rd142, %rd140, %rd141;
ld.volatile.global.u64 %rd143, [%rd136];
add.s64 %rd144, %rd142, %rd143;
ld.volatile.global.u64 %rd145, [%rd138];
add.s64 %rd226, %rd144, %rd145;
bra.uni BB89_34;

BB89_29:
setp.lt.u32	%p33, %r37, %r155;
@%p33 bra BB89_32;
bra.uni BB89_30;

BB89_32:
mad.lo.s32 %r180, %r33, %r60, %r38;
mul.wide.u32 %rd123, %r180, 8;
add.s64 %rd124, %rd115, %rd123;
mad.lo.s32 %r182, %r37, %r60, %r38;
mul.wide.u32 %rd125, %r182, 8;
add.s64 %rd126, %rd115, %rd125;
ld.volatile.global.u64 %rd127, [%rd124];
add.s64 %rd128, %rd127, %rd225;
ld.volatile.global.u64 %rd129, [%rd24];
add.s64 %rd130, %rd128, %rd129;
ld.volatile.global.u64 %rd131, [%rd126];
add.s64 %rd226, %rd130, %rd131;
bra.uni BB89_34;

BB89_30:
mad.lo.s32 %r179, %r33, %r60, %r38;
mul.wide.u32 %rd118, %r179, 8;
add.s64 %rd119, %rd115, %rd118;
ld.volatile.global.u64 %rd120, [%rd119];
add.s64 %rd226, %rd120, %rd225;
setp.ge.u32	%p35, %r35, %r155;
@%p35 bra BB89_34;

ld.volatile.global.u64 %rd121, [%rd24];
add.s64 %rd226, %rd226, %rd121;

BB89_34:
mov.u64 %rd225, %rd226;
shl.b32 %r194, %r17, 2;
add.s32 %r39, %r33, %r194;
setp.lt.u32	%p37, %r39, %r155;
mov.u32 %r269, %r39;
mov.u64 %rd224, %rd225;
@%p37 bra BB89_28;

BB89_35:
st.shared.u64 [%rd84], %rd224;
clz.b32 %r201, %r31;
sub.s32 %r203, %r107, %r201;
shl.b32 %r205, %r109, %r203;
setp.eq.s32	%p38, %r31, %r205;
selp.u32	%r206, 1, 0, %p38;
shr.s32 %r270, %r205, %r206;
setp.lt.s32	%p39, %r270, 1;
@%p39 bra BB89_39;

BB89_36:
bar.sync 0;
add.s32 %r207, %r270, %r94;
setp.lt.u32	%p40, %r207, %r31;
setp.lt.u32	%p41, %r94, %r270;
and.pred %p42, %p41, %p40;
@!%p42 bra BB89_38;
bra.uni BB89_37;

BB89_37:
cvt.u64.u32	%rd149, %r105;
mul.lo.s32 %r212, %r270, %r63;
cvt.u64.u32	%rd153, %r212;
add.s64 %rd154, %rd153, %rd149;
shl.b64 %rd155, %rd154, 3;
add.s64 %rd156, %rd83, %rd155;
ld.shared.u64 %rd157, [%rd156];
ld.shared.u64 %rd158, [%rd84];
add.s64 %rd159, %rd157, %rd158;
st.shared.u64 [%rd84], %rd159;

BB89_38:
shr.s32 %r270, %r270, 1;
setp.gt.s32	%p43, %r270, 0;
@%p43 bra BB89_36;

BB89_39:
@!%p21 bra BB89_62;
bra.uni BB89_40;

BB89_40:
ld.shared.u64 %rd32, [%rd84];
or.b64 %rd163, %rd32, %rd53;
and.b64 %rd164, %rd163, -4294967296;
setp.eq.s64	%p47, %rd164, 0;
@%p47 bra BB89_42;

div.s64 %rd208, %rd32, %rd53;
bra.uni BB89_43;

BB89_60:
cvt.u32.u64	%r258, %rd53;
cvt.u32.u64	%r259, %rd48;
div.u32 %r260, %r259, %r258;
cvt.u64.u32	%rd231, %r260;

BB89_61:
cvt.u64.u32	%rd205, %r15;
add.s64 %rd206, %rd36, %rd205;
st.u8 [%rd206], %rd231;
bra.uni BB89_62;

BB89_42:
cvt.u32.u64	%r222, %rd53;
cvt.u32.u64	%r223, %rd32;
div.u32 %r224, %r223, %r222;
cvt.u64.u32	%rd208, %r224;

BB89_43:
cvt.u64.u32	%rd165, %r15;
add.s64 %rd166, %rd22, %rd165;
st.u8 [%rd166], %rd208;

BB89_62:
ret;
}


.visible .entry _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 8 .b8 _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7[8]
)
{
.local .align 8 .b8 __local_depot90[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<25>;
.reg .b32 %r<91>;
.reg .b64 %rd<155>;


mov.u64 %rd154, __local_depot90;
cvta.local.u64 %SP, %rd154;
ld.param.u32 %r39, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r40, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd34, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd35, [_Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7];
mov.u64 %rd4, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1;
add.u64 %rd36, %SP, 0;
cvta.to.local.u64 %rd2, %rd36;
add.u64 %rd37, %SP, 216;
cvta.to.local.u64 %rd3, %rd37;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB90_2;

BB90_1:
mul.wide.s32 %rd38, %r68, 8;
add.s64 %rd39, %rd4, %rd38;
ld.param.u64 %rd40, [%rd39];
add.s64 %rd41, %rd2, %rd38;
st.local.u64 [%rd41], %rd40;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB90_1;

BB90_2:
mov.u32 %r69, 0;
@%p1 bra BB90_4;

BB90_3:
mul.wide.s32 %rd42, %r69, 8;
add.s64 %rd43, %rd1, %rd42;
ld.param.u64 %rd44, [%rd43];
add.s64 %rd45, %rd3, %rd42;
st.local.u64 [%rd45], %rd44;
add.s32 %r69, %r69, 1;
setp.lt.u32	%p4, %r69, 27;
@%p4 bra BB90_3;

BB90_4:
mov.u32 %r43, %nctaid.y;
mov.u32 %r44, %ctaid.z;
mov.u32 %r45, %ctaid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
mov.u32 %r47, %nctaid.x;
mov.u32 %r48, %ctaid.x;
mad.lo.s32 %r5, %r46, %r47, %r48;
setp.ge.u32	%p5, %r5, %r40;
@%p5 bra BB90_34;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r70, %r6, -1;
mov.u32 %r49, 0;
setp.lt.s32	%p6, %r70, 1;
mov.u32 %r79, %r5;
mov.u32 %r86, %r49;
@%p6 bra BB90_8;

mul.wide.s32 %rd46, %r6, 4;
add.s64 %rd131, %rd2, %rd46;
mov.u32 %r87, 0;
mov.u32 %r80, %r5;

BB90_7:
ld.local.u32 %r51, [%rd131+4];
rem.u32 %r52, %r80, %r51;
ld.local.u32 %r53, [%rd131+104];
mad.lo.s32 %r87, %r53, %r52, %r87;
div.u32 %r80, %r80, %r51;
add.s64 %rd131, %rd131, -4;
add.s32 %r70, %r70, -1;
setp.gt.s32	%p7, %r70, 0;
mov.u32 %r75, %r80;
mov.u32 %r79, %r75;
mov.u32 %r81, %r87;
mov.u32 %r86, %r81;
@%p7 bra BB90_7;

BB90_8:
mov.u32 %r15, %r86;
mov.u32 %r14, %r79;
ld.local.u32 %r55, [%rd2+108];
mad.lo.s32 %r16, %r55, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r71, %r17, -1;
setp.lt.s32	%p8, %r71, 1;
mov.u32 %r77, %r5;
mov.u32 %r84, %r49;
@%p8 bra BB90_11;

mul.wide.s32 %rd47, %r17, 4;
add.s64 %rd132, %rd3, %rd47;
mov.u32 %r85, 0;
mov.u32 %r78, %r5;

BB90_10:
ld.local.u32 %r57, [%rd132+4];
rem.u32 %r58, %r78, %r57;
ld.local.u32 %r59, [%rd132+104];
mad.lo.s32 %r85, %r59, %r58, %r85;
div.u32 %r78, %r78, %r57;
add.s64 %rd132, %rd132, -4;
add.s32 %r71, %r71, -1;
setp.gt.s32	%p9, %r71, 0;
mov.u32 %r77, %r78;
mov.u32 %r84, %r85;
@%p9 bra BB90_10;

BB90_11:
ld.local.u32 %r60, [%rd3+108];
mad.lo.s32 %r27, %r60, %r77, %r84;
mov.u32 %r28, %tid.x;
mov.u32 %r29, %ntid.x;
setp.ge.u32	%p10, %r28, %r39;
mov.u64 %rd151, %rd34;
@%p10 bra BB90_14;

ld.local.u64 %rd48, [%rd3];
cvta.to.global.u64 %rd15, %rd48;
mov.u32 %r88, %r28;
mov.u64 %rd152, %rd34;

BB90_13:
mov.u32 %r30, %r88;
add.s32 %r61, %r27, %r30;
cvt.u64.u32	%rd49, %r61;
add.s64 %rd50, %rd15, %rd49;
ld.global.s8 %rd51, [%rd50];
add.s64 %rd152, %rd51, %rd152;
add.s32 %r31, %r29, %r30;
setp.lt.u32	%p11, %r31, %r39;
mov.u32 %r88, %r31;
mov.u64 %rd136, %rd152;
mov.u64 %rd151, %rd136;
@%p11 bra BB90_13;

BB90_14:
mov.u64 %rd137, %rd151;
mov.u64 %rd18, %rd137;
setp.eq.s32	%p12, %r29, 0;
mov.u64 %rd146, %rd34;
@%p12 bra BB90_29;

mul.wide.u32 %rd52, %r28, 8;
mov.u64 %rd53, smemChar;
add.s64 %rd19, %rd53, %rd52;
setp.ge.u32	%p13, %r28, %r29;
@%p13 bra BB90_17;

st.shared.u64 [%rd19], %rd18;

BB90_17:
bar.sync 0;
mov.u32 %r32, WARP_SZ;
min.u32 %r33, %r29, %r32;
setp.ge.u32	%p14, %r32, %r29;
mov.u64 %rd148, %rd18;
@%p14 bra BB90_23;

div.u32 %r62, %r28, %r32;
setp.ne.s32	%p15, %r62, 0;
mov.u64 %rd138, %rd18;
mov.u64 %rd148, %rd138;
@%p15 bra BB90_23;

setp.lt.u32	%p16, %r28, %r29;
selp.b64	%rd149, %rd18, %rd34, %p16;
add.s32 %r89, %r32, %r28;
setp.ge.u32	%p17, %r89, %r29;
@%p17 bra BB90_22;

mov.u64 %rd150, %rd149;

BB90_21:
mul.wide.u32 %rd54, %r89, 8;
add.s64 %rd56, %rd53, %rd54;
ld.shared.u64 %rd57, [%rd56];
add.s64 %rd150, %rd57, %rd150;
add.s32 %r89, %r89, %r32;
setp.lt.u32	%p18, %r89, %r29;
mov.u64 %rd149, %rd150;
@%p18 bra BB90_21;

BB90_22:
mov.u64 %rd148, %rd149;
mov.u32 %r63, %tid.x;
mul.wide.u32 %rd58, %r63, 8;
add.s64 %rd60, %rd53, %rd58;
st.shared.u64 [%rd60], %rd148;

BB90_23:
mov.u64 %rd24, %rd148;
bar.sync 0;
setp.ne.s32	%p19, %r28, 0;
mov.u64 %rd146, %rd24;
@%p19 bra BB90_29;

setp.eq.s32	%p20, %r33, 32;
@%p20 bra BB90_28;
bra.uni BB90_25;

BB90_28:
ld.shared.u64 %rd64, [smemChar+8];
add.s64 %rd65, %rd64, %rd24;
ld.shared.u64 %rd66, [smemChar+16];
add.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+24];
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+32];
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+40];
add.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+48];
add.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+56];
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+64];
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+72];
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+80];
add.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+88];
add.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+96];
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+104];
add.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+112];
add.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+120];
add.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+128];
add.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+136];
add.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+144];
add.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+152];
add.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+160];
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+168];
add.s64 %rd105, %rd104, %rd103;
ld.shared.u64 %rd106, [smemChar+176];
add.s64 %rd107, %rd106, %rd105;
ld.shared.u64 %rd108, [smemChar+184];
add.s64 %rd109, %rd108, %rd107;
ld.shared.u64 %rd110, [smemChar+192];
add.s64 %rd111, %rd110, %rd109;
ld.shared.u64 %rd112, [smemChar+200];
add.s64 %rd113, %rd112, %rd111;
ld.shared.u64 %rd114, [smemChar+208];
add.s64 %rd115, %rd114, %rd113;
ld.shared.u64 %rd116, [smemChar+216];
add.s64 %rd117, %rd116, %rd115;
ld.shared.u64 %rd118, [smemChar+224];
add.s64 %rd119, %rd118, %rd117;
ld.shared.u64 %rd120, [smemChar+232];
add.s64 %rd121, %rd120, %rd119;
ld.shared.u64 %rd122, [smemChar+240];
add.s64 %rd123, %rd122, %rd121;
ld.shared.u64 %rd124, [smemChar+248];
add.s64 %rd146, %rd124, %rd123;
bra.uni BB90_29;

BB90_25:
add.s64 %rd133, %rd53, 8;
mov.u32 %r90, 1;
setp.lt.u32	%p21, %r33, 2;
mov.u64 %rd144, %rd24;
mov.u64 %rd146, %rd144;
@%p21 bra BB90_29;

mov.u64 %rd147, %rd24;

BB90_27:
ld.shared.u64 %rd63, [%rd133];
add.s64 %rd147, %rd63, %rd147;
add.s64 %rd133, %rd133, 8;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p22, %r90, %r33;
mov.u64 %rd146, %rd147;
@%p22 bra BB90_27;

BB90_29:
setp.ne.s32	%p23, %r28, 0;
@%p23 bra BB90_34;

or.b64 %rd125, %rd146, %rd35;
and.b64 %rd126, %rd125, -4294967296;
setp.eq.s64	%p24, %rd126, 0;
@%p24 bra BB90_32;

div.s64 %rd153, %rd146, %rd35;
bra.uni BB90_33;

BB90_32:
cvt.u32.u64	%r65, %rd35;
cvt.u32.u64	%r66, %rd146;
div.u32 %r67, %r66, %r65;
cvt.u64.u32	%rd153, %r67;

BB90_33:
ld.local.u64 %rd127, [%rd2];
cvta.to.global.u64 %rd128, %rd127;
cvt.u64.u32	%rd129, %r16;
add.s64 %rd130, %rd128, %rd129;
st.global.u8 [%rd130], %rd153;

BB90_34:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0[216],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1[216],
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3,
.param .u32 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_7[1],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8[8]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot91[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b32 %r<84>;
.reg .b64 %rd<51>;


mov.u64 %rd50, __local_depot91;
cvta.local.u64 %SP, %rd50;
ld.param.u32 %r32, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u32 %r33, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u32 %r34, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd48, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5];
ld.param.u64 %rd23, [_Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8];
mov.u64 %rd4, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1;
add.u64 %rd24, %SP, 216;
cvta.to.local.u64 %rd2, %rd24;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd3, %rd25;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB91_2;

BB91_1:
mul.wide.s32 %rd26, %r62, 8;
add.s64 %rd27, %rd4, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd2, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB91_1;

BB91_2:
mov.u32 %r63, 0;
@%p1 bra BB91_4;

BB91_3:
mul.wide.s32 %rd30, %r63, 8;
add.s64 %rd31, %rd1, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd3, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p4, %r63, 27;
@%p4 bra BB91_3;

BB91_4:
mov.u32 %r37, %nctaid.y;
mov.u32 %r38, %ctaid.z;
mov.u32 %r39, %ctaid.y;
mad.lo.s32 %r40, %r37, %r38, %r39;
mov.u32 %r41, %nctaid.x;
mov.u32 %r42, %ctaid.x;
mad.lo.s32 %r43, %r40, %r41, %r42;
shl.b32 %r44, %r43, 9;
mov.u32 %r45, %tid.x;
add.s32 %r5, %r44, %r45;
setp.ge.u32	%p5, %r5, %r34;
@%p5 bra BB91_18;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r64, %r6, -1;
mov.u32 %r46, 0;
setp.lt.s32	%p6, %r64, 1;
mov.u32 %r73, %r5;
mov.u32 %r80, %r46;
@%p6 bra BB91_8;

mul.wide.s32 %rd34, %r6, 4;
add.s64 %rd46, %rd2, %rd34;
mov.u32 %r81, 0;
mov.u32 %r74, %r5;

BB91_7:
ld.local.u32 %r48, [%rd46+4];
rem.u32 %r49, %r74, %r48;
ld.local.u32 %r50, [%rd46+104];
mad.lo.s32 %r81, %r50, %r49, %r81;
div.u32 %r74, %r74, %r48;
add.s64 %rd46, %rd46, -4;
add.s32 %r64, %r64, -1;
setp.gt.s32	%p7, %r64, 0;
mov.u32 %r69, %r74;
mov.u32 %r73, %r69;
mov.u32 %r75, %r81;
mov.u32 %r80, %r75;
@%p7 bra BB91_7;

BB91_8:
mov.u32 %r15, %r80;
mov.u32 %r14, %r73;
ld.local.u32 %r52, [%rd2+108];
mad.lo.s32 %r16, %r52, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r65, %r17, -1;
setp.lt.s32	%p8, %r65, 1;
mov.u32 %r71, %r5;
mov.u32 %r78, %r46;
@%p8 bra BB91_11;

mul.wide.s32 %rd35, %r17, 4;
add.s64 %rd47, %rd3, %rd35;
mov.u32 %r79, 0;
mov.u32 %r72, %r5;

BB91_10:
ld.local.u32 %r54, [%rd47+4];
rem.u32 %r55, %r72, %r54;
ld.local.u32 %r56, [%rd47+104];
mad.lo.s32 %r79, %r56, %r55, %r79;
div.u32 %r72, %r72, %r54;
add.s64 %rd47, %rd47, -4;
add.s32 %r65, %r65, -1;
setp.gt.s32	%p9, %r65, 0;
mov.u32 %r71, %r72;
mov.u32 %r78, %r79;
@%p9 bra BB91_10;

BB91_11:
ld.local.u32 %r57, [%rd3+108];
mad.lo.s32 %r83, %r57, %r71, %r78;
setp.eq.s32	%p10, %r33, 0;
@%p10 bra BB91_14;

ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd15, %rd36;
mov.u32 %r82, 0;

BB91_13:
cvt.u64.u32	%rd37, %r83;
add.s64 %rd38, %rd15, %rd37;
ld.global.s8 %rd39, [%rd38];
add.s64 %rd48, %rd39, %rd48;
add.s32 %r83, %r83, %r32;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p11, %r82, %r33;
@%p11 bra BB91_13;

BB91_14:
or.b64 %rd40, %rd48, %rd23;
and.b64 %rd41, %rd40, -4294967296;
setp.eq.s64	%p12, %rd41, 0;
@%p12 bra BB91_16;

div.s64 %rd49, %rd48, %rd23;
bra.uni BB91_17;

BB91_16:
cvt.u32.u64	%r59, %rd23;
cvt.u32.u64	%r60, %rd48;
div.u32 %r61, %r60, %r59;
cvt.u64.u32	%rd49, %r61;

BB91_17:
ld.local.u64 %rd42, [%rd2];
cvta.to.global.u64 %rd43, %rd42;
cvt.u64.u32	%rd44, %r16;
add.s64 %rd45, %rd43, %rd44;
st.global.u8 [%rd45], %rd49;

BB91_18:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0[216],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1[216],
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3,
.param .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_7[1],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8[8],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot92[448];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b32 %r<298>;
.reg .b64 %rd<254>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd253, __local_depot92;
cvta.local.u64 %SP, %rd253;
ld.param.u32 %r67, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2];
ld.param.u32 %r68, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3];
ld.param.u32 %r69, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4];
ld.param.u64 %rd57, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5];
ld.param.u64 %rd58, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8];
ld.param.u64 %rd59, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9];
ld.param.u64 %rd60, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1;
add.u64 %rd61, %SP, 16;
cvta.to.local.u64 %rd3, %rd61;
add.u64 %rd62, %SP, 232;
cvta.to.local.u64 %rd4, %rd62;
mov.u32 %r273, 0;
mov.pred %p1, 0;
@%p1 bra BB92_2;

BB92_1:
mul.wide.s32 %rd63, %r273, 8;
add.s64 %rd64, %rd1, %rd63;
ld.param.u64 %rd65, [%rd64];
add.s64 %rd66, %rd3, %rd63;
st.local.u64 [%rd66], %rd65;
add.s32 %r273, %r273, 1;
setp.lt.u32	%p2, %r273, 27;
@%p2 bra BB92_1;

BB92_2:
mov.u32 %r274, 0;
@%p1 bra BB92_4;

BB92_3:
mul.wide.s32 %rd67, %r274, 8;
add.s64 %rd68, %rd2, %rd67;
ld.param.u64 %rd69, [%rd68];
add.s64 %rd70, %rd4, %rd67;
st.local.u64 [%rd70], %rd69;
add.s32 %r274, %r274, 1;
setp.lt.u32	%p4, %r274, 27;
@%p4 bra BB92_3;

BB92_4:
mov.u32 %r73, %ntid.x;
mov.u32 %r74, %ctaid.x;
mov.u32 %r75, %tid.x;
mad.lo.s32 %r5, %r73, %r74, %r75;
mov.u32 %r296, %tid.y;
ld.param.u32 %r7, [%rd1+208];
add.s32 %r275, %r7, -1;
mov.u32 %r72, 0;
setp.lt.s32	%p5, %r275, 1;
mov.u32 %r283, %r5;
mov.u32 %r290, %r72;
@%p5 bra BB92_7;

mul.wide.s32 %rd71, %r7, 4;
add.s64 %rd227, %rd3, %rd71;
mov.u32 %r291, 0;
mov.u32 %r284, %r5;

BB92_6:
ld.local.u32 %r78, [%rd227+4];
rem.u32 %r79, %r284, %r78;
ld.local.u32 %r80, [%rd227+104];
mad.lo.s32 %r291, %r80, %r79, %r291;
div.u32 %r284, %r284, %r78;
add.s64 %rd227, %rd227, -4;
add.s32 %r275, %r275, -1;
setp.gt.s32	%p6, %r275, 0;
mov.u32 %r279, %r284;
mov.u32 %r283, %r279;
mov.u32 %r285, %r291;
mov.u32 %r290, %r285;
@%p6 bra BB92_6;

BB92_7:
mov.u32 %r16, %r290;
mov.u32 %r15, %r283;
ld.local.u32 %r82, [%rd3+108];
mad.lo.s32 %r17, %r82, %r15, %r16;
ld.local.u32 %r18, [%rd4+208];
add.s32 %r276, %r18, -1;
setp.lt.s32	%p7, %r276, 1;
mov.u32 %r281, %r5;
mov.u32 %r288, %r72;
@%p7 bra BB92_10;

mul.wide.s32 %rd72, %r18, 4;
add.s64 %rd228, %rd4, %rd72;
mad.lo.s32 %r282, %r73, %r74, %r75;
mov.u32 %r289, 0;

BB92_9:
ld.local.u32 %r87, [%rd228+4];
rem.u32 %r88, %r282, %r87;
ld.local.u32 %r89, [%rd228+104];
mad.lo.s32 %r289, %r89, %r88, %r289;
div.u32 %r282, %r282, %r87;
add.s64 %rd228, %rd228, -4;
add.s32 %r276, %r276, -1;
setp.gt.s32	%p8, %r276, 0;
mov.u32 %r281, %r282;
mov.u32 %r288, %r289;
@%p8 bra BB92_9;

BB92_10:
ld.local.u32 %r90, [%rd4+108];
mad.lo.s32 %r29, %r90, %r281, %r288;
mov.u32 %r91, %nctaid.y;
setp.eq.s32	%p9, %r91, 1;
mov.u32 %r30, %ntid.y;
@%p9 bra BB92_49;
bra.uni BB92_11;

BB92_49:
mad.lo.s32 %r235, %r73, %r74, %r75;
setp.lt.u32	%p52, %r235, %r69;
ld.local.u64 %rd41, [%rd3];
ld.local.u64 %rd42, [%rd4];
min.u32 %r57, %r68, %r30;
setp.lt.u32	%p53, %r296, %r68;
and.pred %p54, %p52, %p53;
mov.u64 %rd242, %rd57;
@!%p54 bra BB92_58;
bra.uni BB92_50;

BB92_50:
mov.u64 %rd243, %rd57;

BB92_51:
mad.lo.s32 %r59, %r30, 3, %r296;
setp.lt.u32	%p55, %r59, %r68;
add.s32 %r60, %r296, %r30;
shl.b32 %r237, %r30, 1;
add.s32 %r61, %r296, %r237;
mad.lo.s32 %r238, %r60, %r67, %r29;
cvt.u64.u32	%rd182, %r238;
add.s64 %rd44, %rd42, %rd182;
mad.lo.s32 %r239, %r61, %r67, %r29;
cvt.u64.u32	%rd183, %r239;
add.s64 %rd45, %rd42, %rd183;
@%p55 bra BB92_56;
bra.uni BB92_52;

BB92_56:
mad.lo.s32 %r242, %r296, %r67, %r29;
cvt.u64.u32	%rd195, %r242;
add.s64 %rd196, %rd42, %rd195;
ld.s8 %rd197, [%rd196];
ld.s8 %rd198, [%rd44];
ld.s8 %rd199, [%rd45];
mad.lo.s32 %r243, %r59, %r67, %r29;
cvt.u64.u32	%rd200, %r243;
add.s64 %rd201, %rd42, %rd200;
ld.s8 %rd202, [%rd201];
add.s64 %rd203, %rd197, %rd243;
add.s64 %rd204, %rd203, %rd198;
add.s64 %rd205, %rd204, %rd199;
add.s64 %rd244, %rd205, %rd202;
bra.uni BB92_57;

BB92_52:
setp.lt.u32	%p56, %r61, %r68;
@%p56 bra BB92_55;
bra.uni BB92_53;

BB92_55:
mad.lo.s32 %r241, %r296, %r67, %r29;
cvt.u64.u32	%rd188, %r241;
add.s64 %rd189, %rd42, %rd188;
ld.s8 %rd190, [%rd189];
ld.s8 %rd191, [%rd44];
ld.s8 %rd192, [%rd45];
add.s64 %rd193, %rd190, %rd243;
add.s64 %rd194, %rd193, %rd191;
add.s64 %rd244, %rd194, %rd192;
bra.uni BB92_57;

BB92_53:
mad.lo.s32 %r240, %r296, %r67, %r29;
cvt.u64.u32	%rd184, %r240;
add.s64 %rd185, %rd42, %rd184;
ld.s8 %rd186, [%rd185];
add.s64 %rd244, %rd186, %rd243;
setp.ge.u32	%p57, %r60, %r68;
@%p57 bra BB92_57;

ld.s8 %rd187, [%rd44];
add.s64 %rd244, %rd244, %rd187;

BB92_57:
mov.u64 %rd243, %rd244;
shl.b32 %r245, %r30, 2;
add.s32 %r296, %r296, %r245;
setp.lt.u32	%p58, %r296, %r68;
mov.u64 %rd242, %rd243;
@%p58 bra BB92_51;

BB92_58:
mov.u32 %r63, %tid.y;
mad.lo.s32 %r248, %r63, %r73, %r75;
mul.wide.u32 %rd206, %r248, 8;
mov.u64 %rd207, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd208, %rd207, %rd206;
st.shared.u64 [%rd208], %rd242;
clz.b32 %r249, %r57;
mov.u32 %r250, 31;
sub.s32 %r251, %r250, %r249;
mov.u32 %r252, 1;
shl.b32 %r253, %r252, %r251;
setp.eq.s32	%p59, %r57, %r253;
selp.u32	%r254, 1, 0, %p59;
shr.s32 %r297, %r253, %r254;
setp.lt.s32	%p60, %r297, 1;
@%p60 bra BB92_62;

BB92_59:
bar.sync 0;
add.s32 %r255, %r297, %r63;
setp.lt.u32	%p61, %r255, %r57;
setp.lt.u32	%p62, %r63, %r297;
and.pred %p63, %p62, %p61;
@!%p63 bra BB92_61;
bra.uni BB92_60;

BB92_60:
cvt.u64.u32	%rd209, %r248;
mul.lo.s32 %r260, %r297, %r73;
cvt.u64.u32	%rd213, %r260;
add.s64 %rd214, %rd213, %rd209;
shl.b64 %rd215, %rd214, 3;
add.s64 %rd216, %rd207, %rd215;
ld.shared.u64 %rd217, [%rd216];
ld.shared.u64 %rd218, [%rd208];
add.s64 %rd219, %rd217, %rd218;
st.shared.u64 [%rd208], %rd219;

BB92_61:
shr.s32 %r297, %r297, 1;
setp.gt.s32	%p64, %r297, 0;
@%p64 bra BB92_59;

BB92_62:
setp.eq.s32	%p66, %r63, 0;
and.pred %p67, %p66, %p52;
@!%p67 bra BB92_67;
bra.uni BB92_63;

BB92_63:
ld.shared.u64 %rd53, [%rd208];
or.b64 %rd223, %rd53, %rd58;
and.b64 %rd224, %rd223, -4294967296;
setp.eq.s64	%p68, %rd224, 0;
@%p68 bra BB92_65;

div.s64 %rd252, %rd53, %rd58;
bra.uni BB92_66;

BB92_11:
mad.lo.s32 %r95, %r73, %r74, %r75;
setp.lt.u32	%p10, %r95, %r69;
mov.u32 %r96, %ctaid.y;
shl.b32 %r97, %r96, 8;
sub.s32 %r98, %r68, %r97;
mov.u32 %r99, 256;
min.u32 %r31, %r98, %r99;
ld.local.u64 %rd15, [%rd4];
mad.lo.s32 %r32, %r97, %r67, %r29;
min.u32 %r33, %r31, %r30;
setp.lt.u32	%p11, %r296, %r31;
and.pred %p12, %p10, %p11;
mov.u64 %rd249, %rd57;
@!%p12 bra BB92_20;
bra.uni BB92_12;

BB92_12:
mov.u32 %r292, %tid.y;
mov.u64 %rd250, %rd57;

BB92_13:
mad.lo.s32 %r36, %r30, 3, %r292;
setp.lt.u32	%p13, %r36, %r31;
add.s32 %r37, %r292, %r30;
shl.b32 %r101, %r30, 1;
add.s32 %r38, %r292, %r101;
mad.lo.s32 %r102, %r37, %r67, %r32;
cvt.u64.u32	%rd73, %r102;
add.s64 %rd17, %rd15, %rd73;
mad.lo.s32 %r103, %r38, %r67, %r32;
cvt.u64.u32	%rd74, %r103;
add.s64 %rd18, %rd15, %rd74;
@%p13 bra BB92_18;
bra.uni BB92_14;

BB92_18:
mad.lo.s32 %r106, %r292, %r67, %r32;
cvt.u64.u32	%rd86, %r106;
add.s64 %rd87, %rd15, %rd86;
ld.s8 %rd88, [%rd87];
ld.s8 %rd89, [%rd17];
ld.s8 %rd90, [%rd18];
mad.lo.s32 %r107, %r36, %r67, %r32;
cvt.u64.u32	%rd91, %r107;
add.s64 %rd92, %rd15, %rd91;
ld.s8 %rd93, [%rd92];
add.s64 %rd94, %rd88, %rd250;
add.s64 %rd95, %rd94, %rd89;
add.s64 %rd96, %rd95, %rd90;
add.s64 %rd251, %rd96, %rd93;
bra.uni BB92_19;

BB92_14:
setp.lt.u32	%p14, %r38, %r31;
@%p14 bra BB92_17;
bra.uni BB92_15;

BB92_17:
mad.lo.s32 %r105, %r292, %r67, %r32;
cvt.u64.u32	%rd79, %r105;
add.s64 %rd80, %rd15, %rd79;
ld.s8 %rd81, [%rd80];
ld.s8 %rd82, [%rd17];
ld.s8 %rd83, [%rd18];
add.s64 %rd84, %rd81, %rd250;
add.s64 %rd85, %rd84, %rd82;
add.s64 %rd251, %rd85, %rd83;
bra.uni BB92_19;

BB92_15:
mad.lo.s32 %r104, %r292, %r67, %r32;
cvt.u64.u32	%rd75, %r104;
add.s64 %rd76, %rd15, %rd75;
ld.s8 %rd77, [%rd76];
add.s64 %rd251, %rd77, %rd250;
setp.ge.u32	%p15, %r37, %r31;
@%p15 bra BB92_19;

ld.s8 %rd78, [%rd17];
add.s64 %rd251, %rd251, %rd78;

BB92_19:
mov.u64 %rd250, %rd251;
shl.b32 %r109, %r30, 2;
add.s32 %r292, %r292, %r109;
setp.lt.u32	%p16, %r292, %r31;
mov.u64 %rd235, %rd250;
mov.u64 %rd249, %rd235;
@%p16 bra BB92_13;

BB92_20:
mov.u64 %rd24, %rd249;
mov.u32 %r40, %tid.y;
mad.lo.s32 %r112, %r40, %r73, %r75;
mul.wide.u32 %rd97, %r112, 8;
mov.u64 %rd98, _Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd99, %rd98, %rd97;
st.shared.u64 [%rd99], %rd24;
clz.b32 %r113, %r33;
mov.u32 %r114, 31;
sub.s32 %r115, %r114, %r113;
mov.u32 %r116, 1;
shl.b32 %r117, %r116, %r115;
setp.eq.s32	%p17, %r33, %r117;
selp.u32	%r118, 1, 0, %p17;
shr.s32 %r293, %r117, %r118;
setp.lt.s32	%p18, %r293, 1;
@%p18 bra BB92_24;

BB92_21:
bar.sync 0;
add.s32 %r119, %r293, %r40;
setp.lt.u32	%p19, %r119, %r33;
setp.lt.u32	%p20, %r40, %r293;
and.pred %p21, %p20, %p19;
@!%p21 bra BB92_23;
bra.uni BB92_22;

BB92_22:
cvt.u64.u32	%rd100, %r112;
mul.lo.s32 %r124, %r293, %r73;
cvt.u64.u32	%rd104, %r124;
add.s64 %rd105, %rd104, %rd100;
shl.b64 %rd106, %rd105, 3;
add.s64 %rd107, %rd98, %rd106;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd99];
add.s64 %rd110, %rd108, %rd109;
st.shared.u64 [%rd99], %rd110;

BB92_23:
shr.s32 %r293, %r293, 1;
setp.gt.s32	%p22, %r293, 0;
@%p22 bra BB92_21;

BB92_24:
setp.eq.s32	%p24, %r40, 0;
and.pred %p25, %p24, %p10;
@!%p25 bra BB92_26;
bra.uni BB92_25;

BB92_25:
mov.u32 %r130, %tid.y;
mad.lo.s32 %r133, %r130, %r73, %r75;
mul.wide.u32 %rd111, %r133, 8;
add.s64 %rd113, %rd98, %rd111;
ld.shared.u64 %rd114, [%rd113];
add.u64 %rd115, %SP, 8;
cvta.to.local.u64 %rd116, %rd115;
st.local.u64 [%rd116], %rd114;
ld.local.u64 %rd117, [%rd116];
add.u64 %rd118, %SP, 0;
cvta.to.local.u64 %rd119, %rd118;
st.local.u64 [%rd119], %rd117;
ld.local.u64 %rd120, [%rd119];
mad.lo.s32 %r137, %r96, %r69, %r95;
cvta.to.global.u64 %rd121, %rd59;
mul.wide.u32 %rd122, %r137, 8;
add.s64 %rd123, %rd121, %rd122;
st.volatile.global.u64 [%rd123], %rd120;

BB92_26:
membar.gl;
bar.sync 0;
or.b32 %r140, %r40, %r75;
setp.ne.s32	%p26, %r140, 0;
@%p26 bra BB92_28;

cvta.to.global.u64 %rd124, %rd60;
mul.wide.u32 %rd125, %r74, 4;
add.s64 %rd126, %rd124, %rd125;
atom.global.add.u32 %r142, [%rd126], 1;
add.s32 %r144, %r91, -1;
setp.eq.s32	%p27, %r142, %r144;
selp.u32	%r145, 1, 0, %p27;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r145;

BB92_28:
bar.sync 0;
ld.shared.u32 %r146, [_Z31kernelReduceNoncontigDim_sharedIajlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p28, %r146, 0;
@%p28 bra BB92_67;

setp.ge.u32	%p29, %r40, %r91;
mov.u64 %rd248, %rd57;
@%p29 bra BB92_31;

mov.u32 %r149, %tid.y;
mad.lo.s32 %r154, %r149, %r69, %r95;
cvta.to.global.u64 %rd127, %rd59;
mul.wide.u32 %rd128, %r154, 8;
add.s64 %rd129, %rd127, %rd128;
ld.volatile.global.u64 %rd248, [%rd129];

BB92_31:
mov.u64 %rd245, %rd248;
setp.lt.u32	%p31, %r91, %r30;
sub.s32 %r161, %r91, %r30;
selp.b32	%r162, 0, %r161, %p31;
ld.local.u64 %rd27, [%rd3];
min.u32 %r44, %r91, %r30;
setp.lt.u32	%p32, %r40, %r162;
and.pred %p33, %p10, %p32;
@!%p33 bra BB92_40;
bra.uni BB92_32;

BB92_32:
mov.u32 %r294, %r40;
mov.u64 %rd246, %rd245;

BB92_33:
mov.u32 %r46, %r294;
mad.lo.s32 %r47, %r30, 3, %r46;
setp.lt.u32	%p35, %r47, %r162;
add.s32 %r48, %r46, %r30;
shl.b32 %r49, %r30, 1;
add.s32 %r50, %r46, %r49;
mad.lo.s32 %r51, %r30, %r69, %r95;
mad.lo.s32 %r172, %r48, %r69, %r51;
cvta.to.global.u64 %rd130, %rd59;
mul.wide.u32 %rd131, %r172, 8;
add.s64 %rd29, %rd130, %rd131;
@%p35 bra BB92_38;
bra.uni BB92_34;

BB92_38:
mad.lo.s32 %r190, %r46, %r69, %r51;
mul.wide.u32 %rd147, %r190, 8;
add.s64 %rd149, %rd130, %rd147;
mad.lo.s32 %r192, %r50, %r69, %r51;
mul.wide.u32 %rd150, %r192, 8;
add.s64 %rd151, %rd130, %rd150;
mad.lo.s32 %r199, %r47, %r69, %r51;
mul.wide.u32 %rd152, %r199, 8;
add.s64 %rd153, %rd130, %rd152;
ld.volatile.global.u64 %rd154, [%rd149];
add.s64 %rd155, %rd154, %rd246;
ld.volatile.global.u64 %rd156, [%rd29];
add.s64 %rd157, %rd155, %rd156;
ld.volatile.global.u64 %rd158, [%rd151];
add.s64 %rd159, %rd157, %rd158;
ld.volatile.global.u64 %rd160, [%rd153];
add.s64 %rd247, %rd159, %rd160;
bra.uni BB92_39;

BB92_34:
setp.lt.u32	%p37, %r50, %r162;
@%p37 bra BB92_37;
bra.uni BB92_35;

BB92_37:
mad.lo.s32 %r187, %r46, %r69, %r51;
mul.wide.u32 %rd138, %r187, 8;
add.s64 %rd139, %rd130, %rd138;
mad.lo.s32 %r189, %r50, %r69, %r51;
mul.wide.u32 %rd140, %r189, 8;
add.s64 %rd141, %rd130, %rd140;
ld.volatile.global.u64 %rd142, [%rd139];
add.s64 %rd143, %rd142, %rd246;
ld.volatile.global.u64 %rd144, [%rd29];
add.s64 %rd145, %rd143, %rd144;
ld.volatile.global.u64 %rd146, [%rd141];
add.s64 %rd247, %rd145, %rd146;
bra.uni BB92_39;

BB92_35:
mad.lo.s32 %r186, %r46, %r69, %r51;
mul.wide.u32 %rd133, %r186, 8;
add.s64 %rd134, %rd130, %rd133;
ld.volatile.global.u64 %rd135, [%rd134];
add.s64 %rd247, %rd135, %rd246;
setp.ge.u32	%p39, %r48, %r162;
@%p39 bra BB92_39;

ld.volatile.global.u64 %rd136, [%rd29];
add.s64 %rd247, %rd247, %rd136;

BB92_39:
mov.u64 %rd246, %rd247;
shl.b32 %r201, %r30, 2;
add.s32 %r52, %r46, %r201;
setp.lt.u32	%p41, %r52, %r162;
mov.u32 %r294, %r52;
mov.u64 %rd245, %rd246;
@%p41 bra BB92_33;

BB92_40:
st.shared.u64 [%rd99], %rd245;
clz.b32 %r208, %r44;
sub.s32 %r210, %r114, %r208;
shl.b32 %r212, %r116, %r210;
setp.eq.s32	%p42, %r44, %r212;
selp.u32	%r213, 1, 0, %p42;
shr.s32 %r295, %r212, %r213;
setp.lt.s32	%p43, %r295, 1;
@%p43 bra BB92_44;

BB92_41:
bar.sync 0;
add.s32 %r214, %r295, %r40;
setp.lt.u32	%p44, %r214, %r44;
setp.lt.u32	%p45, %r40, %r295;
and.pred %p46, %p45, %p44;
@!%p46 bra BB92_43;
bra.uni BB92_42;

BB92_42:
cvt.u64.u32	%rd164, %r112;
mul.lo.s32 %r219, %r295, %r73;
cvt.u64.u32	%rd168, %r219;
add.s64 %rd169, %rd168, %rd164;
shl.b64 %rd170, %rd169, 3;
add.s64 %rd171, %rd98, %rd170;
ld.shared.u64 %rd172, [%rd171];
ld.shared.u64 %rd173, [%rd99];
add.s64 %rd174, %rd172, %rd173;
st.shared.u64 [%rd99], %rd174;

BB92_43:
shr.s32 %r295, %r295, 1;
setp.gt.s32	%p47, %r295, 0;
@%p47 bra BB92_41;

BB92_44:
@!%p25 bra BB92_67;
bra.uni BB92_45;

BB92_45:
ld.shared.u64 %rd37, [%rd99];
or.b64 %rd178, %rd37, %rd58;
and.b64 %rd179, %rd178, -4294967296;
setp.eq.s64	%p51, %rd179, 0;
@%p51 bra BB92_47;

div.s64 %rd229, %rd37, %rd58;
bra.uni BB92_48;

BB92_65:
cvt.u32.u64	%r270, %rd58;
cvt.u32.u64	%r271, %rd53;
div.u32 %r272, %r271, %r270;
cvt.u64.u32	%rd252, %r272;

BB92_66:
cvt.u64.u32	%rd225, %r17;
add.s64 %rd226, %rd41, %rd225;
st.u8 [%rd226], %rd252;
bra.uni BB92_67;

BB92_47:
cvt.u32.u64	%r229, %rd58;
cvt.u32.u64	%r230, %rd37;
div.u32 %r231, %r230, %r229;
cvt.u64.u32	%rd229, %r231;

BB92_48:
cvt.u64.u32	%rd180, %r17;
add.s64 %rd181, %rd27, %rd180;
st.u8 [%rd181], %rd229;

BB92_67:
ret;
}


.visible .entry _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1[416],
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2,
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7[8]
)
{
.reg .pred %p<17>;
.reg .b32 %r<29>;
.reg .b64 %rd<137>;


ld.param.u64 %rd29, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u64 %rd32, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd30, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd31, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7];
mov.u64 %rd1, _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1;
mov.u32 %r10, %nctaid.y;
mov.u32 %r11, %ctaid.z;
mov.u32 %r12, %ctaid.y;
mad.lo.s32 %r13, %r10, %r11, %r12;
mov.u32 %r14, %nctaid.x;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r16, %r13, %r14, %r15;
cvt.u64.u32	%rd3, %r16;
setp.ge.u64	%p1, %rd3, %rd32;
@%p1 bra BB93_24;

mov.u32 %r17, %tid.x;
cvt.u64.u32	%rd4, %r17;
mov.u32 %r1, %ntid.x;
setp.ge.u64	%p2, %rd4, %rd29;
mov.u64 %rd134, %rd30;
@%p2 bra BB93_4;

ld.param.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd5, %rd33;
ld.param.u64 %rd34, [%rd2+208];
mul.lo.s64 %rd6, %rd3, %rd34;
cvt.u64.u32	%rd7, %r1;
mov.u64 %rd115, %rd4;
mov.u64 %rd135, %rd30;

BB93_3:
mov.u64 %rd8, %rd115;
add.s64 %rd35, %rd8, %rd6;
add.s64 %rd36, %rd5, %rd35;
ld.global.s8 %rd37, [%rd36];
add.s64 %rd135, %rd37, %rd135;
add.s64 %rd11, %rd7, %rd8;
setp.lt.u64	%p3, %rd11, %rd29;
mov.u64 %rd115, %rd11;
mov.u64 %rd119, %rd135;
mov.u64 %rd134, %rd119;
@%p3 bra BB93_3;

BB93_4:
mov.u64 %rd120, %rd134;
mov.u64 %rd12, %rd120;
setp.eq.s32	%p4, %r1, 0;
mov.u64 %rd129, %rd30;
@%p4 bra BB93_19;

shl.b64 %rd38, %rd4, 3;
mov.u64 %rd39, smemChar;
add.s64 %rd13, %rd39, %rd38;
setp.ge.u32	%p5, %r17, %r1;
@%p5 bra BB93_7;

st.shared.u64 [%rd13], %rd12;

BB93_7:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r1, %r2;
setp.ge.u32	%p6, %r2, %r1;
mov.u64 %rd131, %rd12;
@%p6 bra BB93_13;

div.u32 %r20, %r17, %r2;
setp.ne.s32	%p7, %r20, 0;
mov.u64 %rd121, %rd12;
mov.u64 %rd131, %rd121;
@%p7 bra BB93_13;

setp.lt.u32	%p8, %r17, %r1;
selp.b64	%rd132, %rd12, %rd30, %p8;
add.s32 %r27, %r2, %r17;
setp.ge.u32	%p9, %r27, %r1;
@%p9 bra BB93_12;

mov.u64 %rd133, %rd132;

BB93_11:
mul.wide.u32 %rd40, %r27, 8;
add.s64 %rd42, %rd39, %rd40;
ld.shared.u64 %rd43, [%rd42];
add.s64 %rd133, %rd43, %rd133;
add.s32 %r27, %r27, %r2;
setp.lt.u32	%p10, %r27, %r1;
mov.u64 %rd132, %rd133;
@%p10 bra BB93_11;

BB93_12:
mov.u64 %rd131, %rd132;
st.shared.u64 [%rd13], %rd131;

BB93_13:
mov.u64 %rd18, %rd131;
bar.sync 0;
setp.ne.s32	%p11, %r17, 0;
mov.u64 %rd129, %rd18;
@%p11 bra BB93_19;

setp.eq.s32	%p12, %r3, 32;
@%p12 bra BB93_18;
bra.uni BB93_15;

BB93_18:
ld.shared.u64 %rd47, [smemChar+8];
add.s64 %rd48, %rd47, %rd18;
ld.shared.u64 %rd49, [smemChar+16];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+24];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+32];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+40];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+48];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+56];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+64];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+72];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+80];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+88];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+96];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+104];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+112];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+120];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+128];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+136];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+144];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+152];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+160];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+168];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+176];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+184];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+192];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+200];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+208];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+216];
add.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+224];
add.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+232];
add.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+240];
add.s64 %rd106, %rd105, %rd104;
ld.shared.u64 %rd107, [smemChar+248];
add.s64 %rd129, %rd107, %rd106;
bra.uni BB93_19;

BB93_15:
add.s64 %rd116, %rd39, 8;
mov.u32 %r28, 1;
setp.lt.u32	%p13, %r3, 2;
mov.u64 %rd127, %rd18;
mov.u64 %rd129, %rd127;
@%p13 bra BB93_19;

mov.u64 %rd130, %rd18;

BB93_17:
ld.shared.u64 %rd46, [%rd116];
add.s64 %rd130, %rd46, %rd130;
add.s64 %rd116, %rd116, 8;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p14, %r28, %r3;
mov.u64 %rd129, %rd130;
@%p14 bra BB93_17;

BB93_19:
setp.ne.s32	%p15, %r17, 0;
@%p15 bra BB93_24;

or.b64 %rd108, %rd129, %rd31;
and.b64 %rd109, %rd108, -4294967296;
setp.eq.s64	%p16, %rd109, 0;
@%p16 bra BB93_22;

div.s64 %rd136, %rd129, %rd31;
bra.uni BB93_23;

BB93_22:
cvt.u32.u64	%r24, %rd31;
cvt.u32.u64	%r25, %rd129;
div.u32 %r26, %r25, %r24;
cvt.u64.u32	%rd136, %r26;

BB93_23:
ld.param.u64 %rd110, [%rd1];
cvta.to.global.u64 %rd111, %rd110;
ld.param.u64 %rd112, [%rd1+208];
mul.lo.s64 %rd113, %rd3, %rd112;
add.s64 %rd114, %rd111, %rd113;
st.global.u8 [%rd114], %rd136;

BB93_24:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1[416],
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_7[1],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8[8]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.reg .pred %p<5>;
.reg .b32 %r<15>;
.reg .b64 %rd<43>;


ld.param.u64 %rd16, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u64 %rd17, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd20, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd41, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5];
ld.param.u64 %rd19, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8];
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd2, _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1;
mov.u32 %r6, %nctaid.y;
mov.u32 %r1, %ctaid.z;
mov.u32 %r2, %ctaid.y;
mad.lo.s32 %r7, %r6, %r1, %r2;
mov.u32 %r3, %nctaid.x;
mov.u32 %r4, %ctaid.x;
mad.lo.s32 %r8, %r7, %r3, %r4;
mul.wide.u32 %rd21, %r8, 512;
mov.u32 %r5, %tid.x;
cvt.u64.u32	%rd22, %r5;
add.s64 %rd3, %rd21, %rd22;
setp.ge.u64	%p1, %rd3, %rd20;
@%p1 bra BB94_8;

setp.eq.s64	%p2, %rd17, 0;
@%p2 bra BB94_4;

ld.param.u64 %rd24, [%rd2];
cvta.to.global.u64 %rd25, %rd24;
ld.param.u64 %rd26, [%rd2+208];
mad.lo.s32 %r11, %r3, %r7, %r4;
mul.wide.u32 %rd27, %r11, 512;
add.s64 %rd29, %rd27, %rd22;
mul.lo.s64 %rd30, %rd26, %rd29;
add.s64 %rd39, %rd25, %rd30;
mov.u64 %rd40, 0;

BB94_3:
ld.global.s8 %rd31, [%rd39];
add.s64 %rd41, %rd31, %rd41;
add.s64 %rd39, %rd39, %rd16;
add.s64 %rd40, %rd40, 1;
setp.lt.u64	%p3, %rd40, %rd17;
@%p3 bra BB94_3;

BB94_4:
or.b64 %rd32, %rd41, %rd19;
and.b64 %rd33, %rd32, -4294967296;
setp.eq.s64	%p4, %rd33, 0;
@%p4 bra BB94_6;

div.s64 %rd42, %rd41, %rd19;
bra.uni BB94_7;

BB94_6:
cvt.u32.u64	%r12, %rd19;
cvt.u32.u64	%r13, %rd41;
div.u32 %r14, %r13, %r12;
cvt.u64.u32	%rd42, %r14;

BB94_7:
ld.param.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd35, %rd34;
ld.param.u64 %rd36, [%rd1+208];
mul.lo.s64 %rd37, %rd3, %rd36;
add.s64 %rd38, %rd35, %rd37;
st.global.u8 [%rd38], %rd42;

BB94_8:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0[416],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1[416],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_7[1],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8[8],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot95[16];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<58>;
.reg .b32 %r<174>;
.reg .b64 %rd<319>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd318, __local_depot95;
cvta.local.u64 %SP, %rd318;
ld.param.u64 %rd69, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2];
ld.param.u64 %rd70, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3];
ld.param.u64 %rd71, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4];
ld.param.u64 %rd72, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5];
ld.param.u64 %rd73, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8];
ld.param.u64 %rd74, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9];
ld.param.u64 %rd75, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10];
mov.u64 %rd76, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0;
mov.u64 %rd77, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1;
ld.param.u64 %rd78, [%rd76];
cvta.to.global.u64 %rd79, %rd78;
ld.param.u64 %rd80, [%rd77];
cvta.to.global.u64 %rd1, %rd80;
mov.u32 %r18, %ntid.x;
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %tid.x;
mad.lo.s32 %r21, %r18, %r19, %r20;
cvt.u64.u32	%rd2, %r21;
mov.u32 %r1, %tid.y;
ld.param.u64 %rd81, [%rd76+208];
mul.lo.s64 %rd82, %rd2, %rd81;
ld.param.u64 %rd83, [%rd77+208];
mul.lo.s64 %rd3, %rd2, %rd83;
mov.u32 %r22, %nctaid.y;
setp.eq.s32	%p1, %r22, 1;
mov.u32 %r2, %ntid.y;
add.s64 %rd4, %rd79, %rd82;
@%p1 bra BB95_40;
bra.uni BB95_1;

BB95_40:
cvt.u64.u32	%rd237, %r2;
min.u64 %rd238, %rd70, %rd237;
cvt.u32.u64	%r13, %rd238;
setp.ge.u64	%p42, %rd2, %rd71;
mov.u64 %rd307, %rd72;
@%p42 bra BB95_50;

cvt.u64.u32	%rd291, %r1;
setp.ge.u64	%p43, %rd291, %rd70;
mov.u64 %rd307, %rd72;
@%p43 bra BB95_50;

mov.u64 %rd308, %rd72;

BB95_43:
mul.lo.s32 %r140, %r2, 3;
cvt.u64.u32	%rd239, %r140;
add.s64 %rd51, %rd291, %rd239;
setp.lt.u64	%p44, %rd51, %rd70;
add.s64 %rd52, %rd291, %rd237;
shl.b32 %r141, %r2, 1;
cvt.u64.u32	%rd241, %r141;
add.s64 %rd53, %rd291, %rd241;
mul.lo.s64 %rd242, %rd291, %rd69;
add.s64 %rd243, %rd242, %rd3;
add.s64 %rd54, %rd1, %rd243;
mul.lo.s64 %rd244, %rd52, %rd69;
add.s64 %rd245, %rd244, %rd3;
add.s64 %rd55, %rd1, %rd245;
mul.lo.s64 %rd246, %rd53, %rd69;
add.s64 %rd247, %rd246, %rd3;
add.s64 %rd56, %rd1, %rd247;
@%p44 bra BB95_48;
bra.uni BB95_44;

BB95_48:
ld.global.s8 %rd255, [%rd54];
ld.global.s8 %rd256, [%rd55];
ld.global.s8 %rd257, [%rd56];
mul.lo.s64 %rd258, %rd51, %rd69;
add.s64 %rd259, %rd258, %rd3;
add.s64 %rd260, %rd1, %rd259;
ld.global.s8 %rd261, [%rd260];
add.s64 %rd262, %rd255, %rd308;
add.s64 %rd263, %rd262, %rd256;
add.s64 %rd264, %rd263, %rd257;
add.s64 %rd309, %rd264, %rd261;
bra.uni BB95_49;

BB95_44:
setp.lt.u64	%p45, %rd53, %rd70;
@%p45 bra BB95_47;
bra.uni BB95_45;

BB95_47:
ld.global.s8 %rd250, [%rd54];
ld.global.s8 %rd251, [%rd55];
ld.global.s8 %rd252, [%rd56];
add.s64 %rd253, %rd250, %rd308;
add.s64 %rd254, %rd253, %rd251;
add.s64 %rd309, %rd254, %rd252;
bra.uni BB95_49;

BB95_45:
ld.global.s8 %rd248, [%rd54];
add.s64 %rd309, %rd248, %rd308;
setp.ge.u64	%p46, %rd52, %rd70;
@%p46 bra BB95_49;

ld.global.s8 %rd249, [%rd55];
add.s64 %rd309, %rd309, %rd249;

BB95_49:
mov.u64 %rd308, %rd309;
shl.b32 %r143, %r2, 2;
cvt.u64.u32	%rd265, %r143;
add.s64 %rd291, %rd291, %rd265;
setp.lt.u64	%p47, %rd291, %rd70;
mov.u64 %rd307, %rd308;
@%p47 bra BB95_43;

BB95_50:
mad.lo.s32 %r146, %r1, %r18, %r20;
mul.wide.u32 %rd266, %r146, 8;
mov.u64 %rd267, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd268, %rd267, %rd266;
st.shared.u64 [%rd268], %rd307;
clz.b32 %r147, %r13;
mov.u32 %r148, 31;
sub.s32 %r149, %r148, %r147;
mov.u32 %r150, 1;
shl.b32 %r151, %r150, %r149;
setp.eq.s32	%p48, %r13, %r151;
selp.u32	%r152, 1, 0, %p48;
shr.s32 %r173, %r151, %r152;
setp.lt.s32	%p49, %r173, 1;
@%p49 bra BB95_54;

BB95_51:
bar.sync 0;
add.s32 %r153, %r173, %r1;
setp.lt.u32	%p50, %r153, %r13;
setp.lt.u32	%p51, %r1, %r173;
and.pred %p52, %p51, %p50;
@!%p52 bra BB95_53;
bra.uni BB95_52;

BB95_52:
cvt.u64.u32	%rd269, %r146;
mul.lo.s32 %r158, %r173, %r18;
cvt.u64.u32	%rd273, %r158;
add.s64 %rd274, %rd273, %rd269;
shl.b64 %rd275, %rd274, 3;
add.s64 %rd276, %rd267, %rd275;
ld.shared.u64 %rd277, [%rd276];
ld.shared.u64 %rd278, [%rd268];
add.s64 %rd279, %rd277, %rd278;
st.shared.u64 [%rd268], %rd279;

BB95_53:
shr.s32 %r173, %r173, 1;
setp.gt.s32	%p53, %r173, 0;
@%p53 bra BB95_51;

BB95_54:
setp.lt.u64	%p54, %rd2, %rd71;
setp.eq.s32	%p55, %r1, 0;
and.pred %p56, %p55, %p54;
@!%p56 bra BB95_59;
bra.uni BB95_55;

BB95_55:
ld.shared.u64 %rd65, [%rd268];
or.b64 %rd284, %rd65, %rd73;
and.b64 %rd285, %rd284, -4294967296;
setp.eq.s64	%p57, %rd285, 0;
@%p57 bra BB95_57;

div.s64 %rd317, %rd65, %rd73;
bra.uni BB95_58;

BB95_1:
mov.u32 %r27, %ctaid.y;
shl.b32 %r28, %r27, 8;
cvt.u64.u32	%rd85, %r28;
sub.s64 %rd86, %rd70, %rd85;
mov.u64 %rd87, 256;
min.u64 %rd5, %rd86, %rd87;
mul.lo.s64 %rd88, %rd85, %rd69;
add.s64 %rd6, %rd88, %rd3;
cvt.u64.u32	%rd89, %r2;
min.u64 %rd90, %rd5, %rd89;
cvt.u32.u64	%r3, %rd90;
setp.ge.u64	%p2, %rd2, %rd71;
mov.u64 %rd314, %rd72;
@%p2 bra BB95_11;

cvt.u64.u32	%rd289, %r1;
setp.ge.u64	%p3, %rd289, %rd5;
mov.u64 %rd292, %rd72;
mov.u64 %rd314, %rd292;
@%p3 bra BB95_11;

mov.u64 %rd315, %rd72;

BB95_4:
mul.lo.s32 %r33, %r2, 3;
cvt.u64.u32	%rd92, %r33;
add.s64 %rd10, %rd289, %rd92;
setp.lt.u64	%p4, %rd10, %rd5;
add.s64 %rd11, %rd289, %rd89;
shl.b32 %r34, %r2, 1;
cvt.u64.u32	%rd94, %r34;
add.s64 %rd12, %rd289, %rd94;
mul.lo.s64 %rd95, %rd289, %rd69;
add.s64 %rd96, %rd95, %rd6;
add.s64 %rd13, %rd1, %rd96;
mul.lo.s64 %rd97, %rd11, %rd69;
add.s64 %rd98, %rd97, %rd6;
add.s64 %rd14, %rd1, %rd98;
mul.lo.s64 %rd99, %rd12, %rd69;
add.s64 %rd100, %rd99, %rd6;
add.s64 %rd15, %rd1, %rd100;
@%p4 bra BB95_9;
bra.uni BB95_5;

BB95_9:
ld.global.s8 %rd108, [%rd13];
ld.global.s8 %rd109, [%rd14];
ld.global.s8 %rd110, [%rd15];
mul.lo.s64 %rd111, %rd10, %rd69;
add.s64 %rd112, %rd111, %rd6;
add.s64 %rd113, %rd1, %rd112;
ld.global.s8 %rd114, [%rd113];
add.s64 %rd115, %rd108, %rd315;
add.s64 %rd116, %rd115, %rd109;
add.s64 %rd117, %rd116, %rd110;
add.s64 %rd316, %rd117, %rd114;
bra.uni BB95_10;

BB95_5:
setp.lt.u64	%p5, %rd12, %rd5;
@%p5 bra BB95_8;
bra.uni BB95_6;

BB95_8:
ld.global.s8 %rd103, [%rd13];
ld.global.s8 %rd104, [%rd14];
ld.global.s8 %rd105, [%rd15];
add.s64 %rd106, %rd103, %rd315;
add.s64 %rd107, %rd106, %rd104;
add.s64 %rd316, %rd107, %rd105;
bra.uni BB95_10;

BB95_6:
add.s64 %rd288, %rd289, %rd89;
ld.global.s8 %rd101, [%rd13];
add.s64 %rd316, %rd101, %rd315;
setp.ge.u64	%p6, %rd288, %rd5;
@%p6 bra BB95_10;

ld.global.s8 %rd102, [%rd14];
add.s64 %rd316, %rd316, %rd102;

BB95_10:
mov.u64 %rd315, %rd316;
shl.b32 %r36, %r2, 2;
cvt.u64.u32	%rd118, %r36;
add.s64 %rd289, %rd289, %rd118;
setp.lt.u64	%p7, %rd289, %rd5;
mov.u64 %rd299, %rd315;
mov.u64 %rd314, %rd299;
@%p7 bra BB95_4;

BB95_11:
mov.u64 %rd22, %rd314;
mad.lo.s32 %r39, %r1, %r18, %r20;
mul.wide.u32 %rd119, %r39, 8;
mov.u64 %rd120, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd121, %rd120, %rd119;
st.shared.u64 [%rd121], %rd22;
clz.b32 %r40, %r3;
mov.u32 %r41, 31;
sub.s32 %r42, %r41, %r40;
mov.u32 %r43, 1;
shl.b32 %r44, %r43, %r42;
setp.eq.s32	%p8, %r3, %r44;
selp.u32	%r45, 1, 0, %p8;
shr.s32 %r171, %r44, %r45;
setp.lt.s32	%p9, %r171, 1;
@%p9 bra BB95_15;

BB95_12:
bar.sync 0;
add.s32 %r46, %r171, %r1;
setp.lt.u32	%p10, %r46, %r3;
setp.lt.u32	%p11, %r1, %r171;
and.pred %p12, %p11, %p10;
@!%p12 bra BB95_14;
bra.uni BB95_13;

BB95_13:
cvt.u64.u32	%rd122, %r39;
mul.lo.s32 %r51, %r171, %r18;
cvt.u64.u32	%rd126, %r51;
add.s64 %rd127, %rd126, %rd122;
shl.b64 %rd128, %rd127, 3;
add.s64 %rd129, %rd120, %rd128;
ld.shared.u64 %rd130, [%rd129];
ld.shared.u64 %rd131, [%rd121];
add.s64 %rd132, %rd130, %rd131;
st.shared.u64 [%rd121], %rd132;

BB95_14:
shr.s32 %r171, %r171, 1;
setp.gt.s32	%p13, %r171, 0;
@%p13 bra BB95_12;

BB95_15:
setp.lt.u64	%p14, %rd2, %rd71;
setp.eq.s32	%p15, %r1, 0;
and.pred %p16, %p15, %p14;
@!%p16 bra BB95_17;
bra.uni BB95_16;

BB95_16:
ld.shared.u64 %rd137, [%rd121];
add.u64 %rd138, %SP, 8;
cvta.to.local.u64 %rd139, %rd138;
st.local.u64 [%rd139], %rd137;
ld.local.u64 %rd140, [%rd139];
add.u64 %rd141, %SP, 0;
cvta.to.local.u64 %rd142, %rd141;
st.local.u64 [%rd142], %rd140;
ld.local.u64 %rd143, [%rd142];
cvt.u64.u32	%rd144, %r27;
mul.lo.s64 %rd145, %rd144, %rd71;
add.s64 %rd147, %rd145, %rd2;
cvta.to.global.u64 %rd148, %rd74;
shl.b64 %rd149, %rd147, 3;
add.s64 %rd150, %rd148, %rd149;
st.volatile.global.u64 [%rd150], %rd143;

BB95_17:
membar.gl;
bar.sync 0;
or.b32 %r66, %r1, %r20;
setp.ne.s32	%p17, %r66, 0;
@%p17 bra BB95_19;

cvta.to.global.u64 %rd151, %rd75;
mul.wide.u32 %rd152, %r19, 4;
add.s64 %rd153, %rd151, %rd152;
atom.global.add.u32 %r68, [%rd153], 1;
add.s32 %r70, %r22, -1;
setp.eq.s32	%p18, %r68, %r70;
selp.u32	%r71, 1, 0, %p18;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r71;

BB95_19:
bar.sync 0;
ld.shared.u32 %r72, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELi1ELi1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p19, %r72, 0;
@%p19 bra BB95_59;

setp.ge.u32	%p20, %r1, %r22;
mov.u64 %rd313, %rd72;
@%p20 bra BB95_22;

cvt.u64.u32	%rd154, %r1;
mul.lo.s64 %rd155, %rd154, %rd71;
add.s64 %rd157, %rd155, %rd2;
cvta.to.global.u64 %rd158, %rd74;
shl.b64 %rd159, %rd157, 3;
add.s64 %rd160, %rd158, %rd159;
ld.volatile.global.u64 %rd313, [%rd160];

BB95_22:
mov.u64 %rd24, %rd313;
setp.lt.u32	%p21, %r22, %r2;
sub.s32 %r86, %r22, %r2;
cvt.u64.u32	%rd162, %r86;
selp.b64	%rd25, 0, %rd162, %p21;
min.u32 %r8, %r22, %r2;
mov.u64 %rd310, %rd24;
@%p2 bra BB95_32;

cvt.u64.u32	%rd290, %r1;
setp.ge.u64	%p23, %rd290, %rd25;
mov.u64 %rd301, %rd24;
mov.u64 %rd310, %rd301;
@%p23 bra BB95_32;

mov.u64 %rd311, %rd24;

BB95_25:
mul.lo.s32 %r89, %r2, 3;
cvt.u64.u32	%rd163, %r89;
add.s64 %rd29, %rd290, %rd163;
setp.lt.u64	%p25, %rd29, %rd25;
add.s64 %rd30, %rd290, %rd89;
shl.b32 %r92, %r2, 1;
cvt.u64.u32	%rd31, %r92;
add.s64 %rd32, %rd290, %rd31;
mul.lo.s64 %rd167, %rd89, %rd71;
add.s64 %rd33, %rd167, %rd2;
mul.lo.s64 %rd169, %rd290, %rd71;
add.s64 %rd170, %rd169, %rd33;
cvta.to.global.u64 %rd171, %rd74;
shl.b64 %rd172, %rd170, 3;
add.s64 %rd34, %rd171, %rd172;
mul.lo.s64 %rd173, %rd30, %rd71;
add.s64 %rd174, %rd173, %rd33;
shl.b64 %rd175, %rd174, 3;
add.s64 %rd35, %rd171, %rd175;
@%p25 bra BB95_30;
bra.uni BB95_26;

BB95_30:
ld.volatile.global.u64 %rd193, [%rd34];
mul.lo.s64 %rd195, %rd32, %rd71;
add.s64 %rd196, %rd195, %rd33;
shl.b64 %rd197, %rd196, 3;
add.s64 %rd199, %rd171, %rd197;
mul.lo.s64 %rd204, %rd29, %rd71;
add.s64 %rd205, %rd204, %rd33;
shl.b64 %rd206, %rd205, 3;
add.s64 %rd207, %rd171, %rd206;
add.s64 %rd208, %rd193, %rd311;
ld.volatile.global.u64 %rd209, [%rd35];
add.s64 %rd210, %rd208, %rd209;
ld.volatile.global.u64 %rd211, [%rd199];
add.s64 %rd212, %rd210, %rd211;
ld.volatile.global.u64 %rd213, [%rd207];
add.s64 %rd312, %rd212, %rd213;
bra.uni BB95_31;

BB95_26:
setp.lt.u64	%p27, %rd32, %rd25;
@%p27 bra BB95_29;
bra.uni BB95_27;

BB95_29:
ld.volatile.global.u64 %rd182, [%rd34];
mul.lo.s64 %rd184, %rd32, %rd71;
add.s64 %rd185, %rd184, %rd33;
shl.b64 %rd187, %rd185, 3;
add.s64 %rd188, %rd171, %rd187;
add.s64 %rd189, %rd182, %rd311;
ld.volatile.global.u64 %rd190, [%rd35];
add.s64 %rd191, %rd189, %rd190;
ld.volatile.global.u64 %rd192, [%rd188];
add.s64 %rd312, %rd191, %rd192;
bra.uni BB95_31;

BB95_27:
ld.volatile.global.u64 %rd180, [%rd34];
add.s64 %rd312, %rd180, %rd311;
setp.ge.u64	%p29, %rd30, %rd25;
@%p29 bra BB95_31;

ld.volatile.global.u64 %rd181, [%rd35];
add.s64 %rd312, %rd312, %rd181;

BB95_31:
mov.u64 %rd311, %rd312;
shl.b32 %r109, %r2, 2;
cvt.u64.u32	%rd214, %r109;
add.s64 %rd290, %rd290, %rd214;
setp.lt.u64	%p31, %rd290, %rd25;
mov.u64 %rd310, %rd311;
@%p31 bra BB95_25;

BB95_32:
st.shared.u64 [%rd121], %rd310;
clz.b32 %r115, %r8;
sub.s32 %r117, %r41, %r115;
shl.b32 %r119, %r43, %r117;
setp.eq.s32	%p32, %r8, %r119;
selp.u32	%r120, 1, 0, %p32;
shr.s32 %r172, %r119, %r120;
setp.lt.s32	%p33, %r172, 1;
@%p33 bra BB95_36;

BB95_33:
bar.sync 0;
add.s32 %r121, %r172, %r1;
setp.lt.u32	%p34, %r121, %r8;
setp.lt.u32	%p35, %r1, %r172;
and.pred %p36, %p35, %p34;
@!%p36 bra BB95_35;
bra.uni BB95_34;

BB95_34:
cvt.u64.u32	%rd220, %r39;
mul.lo.s32 %r126, %r172, %r18;
cvt.u64.u32	%rd224, %r126;
add.s64 %rd225, %rd224, %rd220;
shl.b64 %rd226, %rd225, 3;
add.s64 %rd227, %rd120, %rd226;
ld.shared.u64 %rd228, [%rd227];
ld.shared.u64 %rd229, [%rd121];
add.s64 %rd230, %rd228, %rd229;
st.shared.u64 [%rd121], %rd230;

BB95_35:
shr.s32 %r172, %r172, 1;
setp.gt.s32	%p37, %r172, 0;
@%p37 bra BB95_33;

BB95_36:
@!%p16 bra BB95_59;
bra.uni BB95_37;

BB95_37:
ld.shared.u64 %rd44, [%rd121];
or.b64 %rd235, %rd44, %rd73;
and.b64 %rd236, %rd235, -4294967296;
setp.eq.s64	%p41, %rd236, 0;
@%p41 bra BB95_39;

div.s64 %rd45, %rd44, %rd73;
st.global.u8 [%rd4], %rd45;
bra.uni BB95_59;

BB95_57:
cvt.u32.u64	%r168, %rd73;
cvt.u32.u64	%r169, %rd65;
div.u32 %r170, %r169, %r168;
cvt.u64.u32	%rd317, %r170;

BB95_58:
st.global.u8 [%rd4], %rd317;
bra.uni BB95_59;

BB95_39:
cvt.u32.u64	%r136, %rd73;
cvt.u32.u64	%r137, %rd44;
div.u32 %r138, %r137, %r136;
cvt.u64.u32	%rd46, %r138;
st.global.u8 [%rd4], %rd46;

BB95_59:
ret;
}


.visible .entry _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1[416],
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2,
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4,
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_5[1],
.param .align 1 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 8 .b8 _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7[8]
)
{
.local .align 8 .b8 __local_depot96[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<27>;
.reg .b32 %r<65>;
.reg .b64 %rd<226>;


mov.u64 %rd225, __local_depot96;
cvta.local.u64 %SP, %rd225;
ld.param.u64 %rd69, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u64 %rd70, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd71, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd72, [_Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_7];
mov.u64 %rd4, _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z21kernelReduceContigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_T1_T2_T3_T4__param_1;
add.u64 %rd73, %SP, 0;
cvta.to.local.u64 %rd2, %rd73;
add.u64 %rd74, %SP, 416;
cvta.to.local.u64 %rd3, %rd74;
mov.u32 %r59, 0;
mov.pred %p1, 0;
@%p1 bra BB96_2;

BB96_1:
mul.wide.s32 %rd75, %r59, 8;
add.s64 %rd76, %rd4, %rd75;
ld.param.u64 %rd77, [%rd76];
add.s64 %rd78, %rd2, %rd75;
st.local.u64 [%rd78], %rd77;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p2, %r59, 52;
@%p2 bra BB96_1;

BB96_2:
mov.u32 %r60, 0;
@%p1 bra BB96_4;

BB96_3:
mul.wide.s32 %rd79, %r60, 8;
add.s64 %rd80, %rd1, %rd79;
ld.param.u64 %rd81, [%rd80];
add.s64 %rd82, %rd3, %rd79;
st.local.u64 [%rd82], %rd81;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p4, %r60, 52;
@%p4 bra BB96_3;

BB96_4:
mov.u32 %r24, %nctaid.y;
mov.u32 %r25, %ctaid.z;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.u32 %r28, %nctaid.x;
mov.u32 %r29, %ctaid.x;
mad.lo.s32 %r30, %r27, %r28, %r29;
cvt.u64.u32	%rd8, %r30;
setp.ge.u64	%p5, %rd8, %rd70;
@%p5 bra BB96_40;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r61, %r5, -1;
mov.u64 %rd83, 0;
setp.lt.s32	%p6, %r61, 1;
mov.u64 %rd193, %rd8;
mov.u64 %rd201, %rd83;
@%p6 bra BB96_11;

mul.wide.s32 %rd85, %r5, 8;
add.s64 %rd180, %rd2, %rd85;
mov.u64 %rd202, 0;
mov.u64 %rd194, %rd8;

BB96_7:
ld.local.u64 %rd14, [%rd180];
or.b64 %rd86, %rd194, %rd14;
and.b64 %rd87, %rd86, -4294967296;
setp.eq.s64	%p7, %rd87, 0;
@%p7 bra BB96_9;
bra.uni BB96_8;

BB96_9:
cvt.u32.u64	%r31, %rd14;
cvt.u32.u64	%r32, %rd194;
div.u32 %r33, %r32, %r31;
rem.u32 %r34, %r32, %r31;
cvt.u64.u32	%rd195, %r33;
cvt.u64.u32	%rd181, %r34;
bra.uni BB96_10;

BB96_8:
div.u64 %rd195, %rd194, %rd14;
rem.u64 %rd181, %rd194, %rd14;

BB96_10:
mov.u64 %rd194, %rd195;
ld.local.u64 %rd88, [%rd180+200];
mul.lo.s64 %rd89, %rd88, %rd181;
add.s64 %rd202, %rd89, %rd202;
add.s64 %rd180, %rd180, -8;
add.s32 %r61, %r61, -1;
setp.gt.s32	%p8, %r61, 0;
mov.u64 %rd187, %rd194;
mov.u64 %rd193, %rd187;
mov.u64 %rd196, %rd202;
mov.u64 %rd201, %rd196;
@%p8 bra BB96_7;

BB96_11:
mov.u64 %rd24, %rd201;
mov.u64 %rd23, %rd193;
ld.local.u64 %rd91, [%rd2+208];
mul.lo.s64 %rd92, %rd91, %rd23;
add.s64 %rd26, %rd92, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r62, %r9, -1;
setp.lt.s32	%p9, %r62, 1;
mov.u64 %rd190, %rd8;
mov.u64 %rd199, %rd83;
@%p9 bra BB96_17;

mul.wide.s32 %rd94, %r9, 8;
add.s64 %rd182, %rd3, %rd94;
cvt.u64.u32	%rd191, %r30;
mov.u64 %rd200, 0;

BB96_13:
ld.local.u64 %rd34, [%rd182];
or.b64 %rd95, %rd191, %rd34;
and.b64 %rd96, %rd95, -4294967296;
setp.eq.s64	%p10, %rd96, 0;
@%p10 bra BB96_15;
bra.uni BB96_14;

BB96_15:
cvt.u32.u64	%r49, %rd34;
cvt.u32.u64	%r50, %rd191;
div.u32 %r51, %r50, %r49;
rem.u32 %r52, %r50, %r49;
cvt.u64.u32	%rd192, %r51;
cvt.u64.u32	%rd183, %r52;
bra.uni BB96_16;

BB96_14:
div.u64 %rd192, %rd191, %rd34;
rem.u64 %rd183, %rd191, %rd34;

BB96_16:
mov.u64 %rd191, %rd192;
ld.local.u64 %rd97, [%rd182+200];
mul.lo.s64 %rd98, %rd97, %rd183;
add.s64 %rd200, %rd98, %rd200;
add.s64 %rd182, %rd182, -8;
add.s32 %r62, %r62, -1;
setp.gt.s32	%p11, %r62, 0;
mov.u64 %rd190, %rd191;
mov.u64 %rd199, %rd200;
@%p11 bra BB96_13;

BB96_17:
ld.local.u64 %rd99, [%rd3+208];
mul.lo.s64 %rd100, %rd99, %rd190;
add.s64 %rd45, %rd100, %rd199;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd46, %r13;
mov.u32 %r14, %ntid.x;
setp.ge.u64	%p12, %rd46, %rd69;
mov.u64 %rd222, %rd71;
@%p12 bra BB96_20;

ld.local.u64 %rd101, [%rd3];
cvta.to.global.u64 %rd47, %rd101;
cvt.u64.u32	%rd48, %r14;
mov.u64 %rd203, %rd46;
mov.u64 %rd223, %rd71;

BB96_19:
mov.u64 %rd49, %rd203;
add.s64 %rd102, %rd45, %rd49;
add.s64 %rd103, %rd47, %rd102;
ld.global.s8 %rd104, [%rd103];
add.s64 %rd223, %rd104, %rd223;
add.s64 %rd52, %rd48, %rd49;
setp.lt.u64	%p13, %rd52, %rd69;
mov.u64 %rd203, %rd52;
mov.u64 %rd207, %rd223;
mov.u64 %rd222, %rd207;
@%p13 bra BB96_19;

BB96_20:
mov.u64 %rd208, %rd222;
mov.u64 %rd53, %rd208;
setp.eq.s32	%p14, %r14, 0;
mov.u64 %rd217, %rd71;
@%p14 bra BB96_35;

shl.b64 %rd105, %rd46, 3;
mov.u64 %rd106, smemChar;
add.s64 %rd54, %rd106, %rd105;
setp.ge.u32	%p15, %r13, %r14;
@%p15 bra BB96_23;

st.shared.u64 [%rd54], %rd53;

BB96_23:
bar.sync 0;
mov.u32 %r15, WARP_SZ;
min.u32 %r16, %r14, %r15;
setp.ge.u32	%p16, %r15, %r14;
mov.u64 %rd219, %rd53;
@%p16 bra BB96_29;

div.u32 %r53, %r13, %r15;
setp.ne.s32	%p17, %r53, 0;
mov.u64 %rd209, %rd53;
mov.u64 %rd219, %rd209;
@%p17 bra BB96_29;

setp.lt.u32	%p18, %r13, %r14;
selp.b64	%rd220, %rd53, %rd71, %p18;
add.s32 %r63, %r15, %r13;
setp.ge.u32	%p19, %r63, %r14;
@%p19 bra BB96_28;

mov.u64 %rd221, %rd220;

BB96_27:
mul.wide.u32 %rd107, %r63, 8;
add.s64 %rd109, %rd106, %rd107;
ld.shared.u64 %rd110, [%rd109];
add.s64 %rd221, %rd110, %rd221;
add.s32 %r63, %r63, %r15;
setp.lt.u32	%p20, %r63, %r14;
mov.u64 %rd220, %rd221;
@%p20 bra BB96_27;

BB96_28:
mov.u64 %rd219, %rd220;
st.shared.u64 [%rd54], %rd219;

BB96_29:
mov.u64 %rd59, %rd219;
bar.sync 0;
cvt.u32.u64	%r54, %rd46;
setp.ne.s32	%p21, %r54, 0;
mov.u64 %rd217, %rd59;
@%p21 bra BB96_35;

setp.eq.s32	%p22, %r16, 32;
@%p22 bra BB96_34;
bra.uni BB96_31;

BB96_34:
ld.shared.u64 %rd114, [smemChar+8];
add.s64 %rd115, %rd114, %rd59;
ld.shared.u64 %rd116, [smemChar+16];
add.s64 %rd117, %rd116, %rd115;
ld.shared.u64 %rd118, [smemChar+24];
add.s64 %rd119, %rd118, %rd117;
ld.shared.u64 %rd120, [smemChar+32];
add.s64 %rd121, %rd120, %rd119;
ld.shared.u64 %rd122, [smemChar+40];
add.s64 %rd123, %rd122, %rd121;
ld.shared.u64 %rd124, [smemChar+48];
add.s64 %rd125, %rd124, %rd123;
ld.shared.u64 %rd126, [smemChar+56];
add.s64 %rd127, %rd126, %rd125;
ld.shared.u64 %rd128, [smemChar+64];
add.s64 %rd129, %rd128, %rd127;
ld.shared.u64 %rd130, [smemChar+72];
add.s64 %rd131, %rd130, %rd129;
ld.shared.u64 %rd132, [smemChar+80];
add.s64 %rd133, %rd132, %rd131;
ld.shared.u64 %rd134, [smemChar+88];
add.s64 %rd135, %rd134, %rd133;
ld.shared.u64 %rd136, [smemChar+96];
add.s64 %rd137, %rd136, %rd135;
ld.shared.u64 %rd138, [smemChar+104];
add.s64 %rd139, %rd138, %rd137;
ld.shared.u64 %rd140, [smemChar+112];
add.s64 %rd141, %rd140, %rd139;
ld.shared.u64 %rd142, [smemChar+120];
add.s64 %rd143, %rd142, %rd141;
ld.shared.u64 %rd144, [smemChar+128];
add.s64 %rd145, %rd144, %rd143;
ld.shared.u64 %rd146, [smemChar+136];
add.s64 %rd147, %rd146, %rd145;
ld.shared.u64 %rd148, [smemChar+144];
add.s64 %rd149, %rd148, %rd147;
ld.shared.u64 %rd150, [smemChar+152];
add.s64 %rd151, %rd150, %rd149;
ld.shared.u64 %rd152, [smemChar+160];
add.s64 %rd153, %rd152, %rd151;
ld.shared.u64 %rd154, [smemChar+168];
add.s64 %rd155, %rd154, %rd153;
ld.shared.u64 %rd156, [smemChar+176];
add.s64 %rd157, %rd156, %rd155;
ld.shared.u64 %rd158, [smemChar+184];
add.s64 %rd159, %rd158, %rd157;
ld.shared.u64 %rd160, [smemChar+192];
add.s64 %rd161, %rd160, %rd159;
ld.shared.u64 %rd162, [smemChar+200];
add.s64 %rd163, %rd162, %rd161;
ld.shared.u64 %rd164, [smemChar+208];
add.s64 %rd165, %rd164, %rd163;
ld.shared.u64 %rd166, [smemChar+216];
add.s64 %rd167, %rd166, %rd165;
ld.shared.u64 %rd168, [smemChar+224];
add.s64 %rd169, %rd168, %rd167;
ld.shared.u64 %rd170, [smemChar+232];
add.s64 %rd171, %rd170, %rd169;
ld.shared.u64 %rd172, [smemChar+240];
add.s64 %rd173, %rd172, %rd171;
ld.shared.u64 %rd174, [smemChar+248];
add.s64 %rd217, %rd174, %rd173;
bra.uni BB96_35;

BB96_31:
add.s64 %rd204, %rd106, 8;
mov.u32 %r64, 1;
setp.lt.u32	%p23, %r16, 2;
mov.u64 %rd215, %rd59;
mov.u64 %rd217, %rd215;
@%p23 bra BB96_35;

mov.u64 %rd218, %rd59;

BB96_33:
ld.shared.u64 %rd113, [%rd204];
add.s64 %rd218, %rd113, %rd218;
add.s64 %rd204, %rd204, 8;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p24, %r64, %r16;
mov.u64 %rd217, %rd218;
@%p24 bra BB96_33;

BB96_35:
setp.ne.s32	%p25, %r13, 0;
@%p25 bra BB96_40;

or.b64 %rd175, %rd217, %rd72;
and.b64 %rd176, %rd175, -4294967296;
setp.eq.s64	%p26, %rd176, 0;
@%p26 bra BB96_38;

div.s64 %rd224, %rd217, %rd72;
bra.uni BB96_39;

BB96_38:
cvt.u32.u64	%r56, %rd72;
cvt.u32.u64	%r57, %rd217;
div.u32 %r58, %r57, %r56;
cvt.u64.u32	%rd224, %r58;

BB96_39:
ld.local.u64 %rd177, [%rd2];
cvta.to.global.u64 %rd178, %rd177;
add.s64 %rd179, %rd178, %rd26;
st.global.u8 [%rd179], %rd224;

BB96_40:
ret;
}


.visible .entry _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_(
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0[416],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1[416],
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4,
.param .u64 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5,
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_6[1],
.param .align 1 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_7[1],
.param .align 8 .b8 _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8[8]
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot97[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b32 %r<54>;
.reg .b64 %rd<133>;


mov.u64 %rd132, __local_depot97;
cvta.local.u64 %SP, %rd132;
ld.param.u64 %rd56, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_2];
ld.param.u64 %rd57, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_3];
ld.param.u64 %rd58, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_4];
ld.param.u64 %rd130, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_5];
ld.param.u64 %rd60, [_Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_8];
mov.u64 %rd4, _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_0;
mov.u64 %rd1, _Z24kernelReduceNoncontigDimIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4__param_1;
add.u64 %rd61, %SP, 416;
cvta.to.local.u64 %rd2, %rd61;
add.u64 %rd62, %SP, 0;
cvta.to.local.u64 %rd3, %rd62;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB97_2;

BB97_1:
mul.wide.s32 %rd63, %r50, 8;
add.s64 %rd64, %rd4, %rd63;
ld.param.u64 %rd65, [%rd64];
add.s64 %rd66, %rd2, %rd63;
st.local.u64 [%rd66], %rd65;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 52;
@%p2 bra BB97_1;

BB97_2:
mov.u32 %r51, 0;
@%p1 bra BB97_4;

BB97_3:
mul.wide.s32 %rd67, %r51, 8;
add.s64 %rd68, %rd1, %rd67;
ld.param.u64 %rd69, [%rd68];
add.s64 %rd70, %rd3, %rd67;
st.local.u64 [%rd70], %rd69;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 52;
@%p4 bra BB97_3;

BB97_4:
mov.u32 %r15, %nctaid.y;
mov.u32 %r16, %ctaid.z;
mov.u32 %r17, %ctaid.y;
mad.lo.s32 %r18, %r15, %r16, %r17;
mov.u32 %r19, %nctaid.x;
mov.u32 %r20, %ctaid.x;
mad.lo.s32 %r21, %r18, %r19, %r20;
mul.wide.u32 %rd71, %r21, 512;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd72, %r22;
add.s64 %rd8, %rd71, %rd72;
setp.ge.u64	%p5, %rd8, %rd58;
@%p5 bra BB97_24;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r52, %r5, -1;
mov.u64 %rd73, 0;
setp.lt.s32	%p6, %r52, 1;
mov.u64 %rd118, %rd8;
mov.u64 %rd126, %rd73;
@%p6 bra BB97_11;

mul.wide.s32 %rd75, %r5, 8;
add.s64 %rd105, %rd2, %rd75;
mov.u64 %rd127, 0;
mov.u64 %rd119, %rd8;

BB97_7:
ld.local.u64 %rd14, [%rd105];
or.b64 %rd76, %rd119, %rd14;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p7, %rd77, 0;
@%p7 bra BB97_9;
bra.uni BB97_8;

BB97_9:
cvt.u32.u64	%r23, %rd14;
cvt.u32.u64	%r24, %rd119;
div.u32 %r25, %r24, %r23;
rem.u32 %r26, %r24, %r23;
cvt.u64.u32	%rd120, %r25;
cvt.u64.u32	%rd106, %r26;
bra.uni BB97_10;

BB97_8:
div.u64 %rd120, %rd119, %rd14;
rem.u64 %rd106, %rd119, %rd14;

BB97_10:
mov.u64 %rd119, %rd120;
ld.local.u64 %rd78, [%rd105+200];
mul.lo.s64 %rd79, %rd78, %rd106;
add.s64 %rd127, %rd79, %rd127;
add.s64 %rd105, %rd105, -8;
add.s32 %r52, %r52, -1;
setp.gt.s32	%p8, %r52, 0;
mov.u64 %rd112, %rd119;
mov.u64 %rd118, %rd112;
mov.u64 %rd121, %rd127;
mov.u64 %rd126, %rd121;
@%p8 bra BB97_7;

BB97_11:
mov.u64 %rd24, %rd126;
mov.u64 %rd23, %rd118;
ld.local.u64 %rd81, [%rd2+208];
mul.lo.s64 %rd82, %rd81, %rd23;
add.s64 %rd26, %rd82, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r53, %r9, -1;
setp.lt.s32	%p9, %r53, 1;
mov.u64 %rd115, %rd8;
mov.u64 %rd124, %rd73;
@%p9 bra BB97_17;

mul.wide.s32 %rd86, %r9, 8;
add.s64 %rd107, %rd3, %rd86;
add.s64 %rd116, %rd71, %rd72;
mov.u64 %rd125, 0;

BB97_13:
ld.local.u64 %rd34, [%rd107];
or.b64 %rd89, %rd116, %rd34;
and.b64 %rd90, %rd89, -4294967296;
setp.eq.s64	%p10, %rd90, 0;
@%p10 bra BB97_15;
bra.uni BB97_14;

BB97_15:
cvt.u32.u64	%r43, %rd34;
cvt.u32.u64	%r44, %rd116;
div.u32 %r45, %r44, %r43;
rem.u32 %r46, %r44, %r43;
cvt.u64.u32	%rd117, %r45;
cvt.u64.u32	%rd108, %r46;
bra.uni BB97_16;

BB97_14:
div.u64 %rd117, %rd116, %rd34;
rem.u64 %rd108, %rd116, %rd34;

BB97_16:
mov.u64 %rd116, %rd117;
ld.local.u64 %rd91, [%rd107+200];
mul.lo.s64 %rd92, %rd91, %rd108;
add.s64 %rd125, %rd92, %rd125;
add.s64 %rd107, %rd107, -8;
add.s32 %r53, %r53, -1;
setp.gt.s32	%p11, %r53, 0;
mov.u64 %rd115, %rd116;
mov.u64 %rd124, %rd125;
@%p11 bra BB97_13;

BB97_17:
setp.eq.s64	%p12, %rd57, 0;
@%p12 bra BB97_20;

ld.local.u64 %rd94, [%rd3+208];
ld.local.u64 %rd95, [%rd3];
cvta.to.global.u64 %rd96, %rd95;
mul.lo.s64 %rd97, %rd115, %rd94;
add.s64 %rd98, %rd124, %rd97;
add.s64 %rd128, %rd96, %rd98;
mov.u64 %rd129, 0;

BB97_19:
ld.global.s8 %rd99, [%rd128];
add.s64 %rd130, %rd99, %rd130;
add.s64 %rd128, %rd128, %rd56;
add.s64 %rd129, %rd129, 1;
setp.lt.u64	%p13, %rd129, %rd57;
@%p13 bra BB97_19;

BB97_20:
or.b64 %rd100, %rd130, %rd60;
and.b64 %rd101, %rd100, -4294967296;
setp.eq.s64	%p14, %rd101, 0;
@%p14 bra BB97_22;

div.s64 %rd131, %rd130, %rd60;
bra.uni BB97_23;

BB97_22:
cvt.u32.u64	%r47, %rd60;
cvt.u32.u64	%r48, %rd130;
div.u32 %r49, %r48, %r47;
cvt.u64.u32	%rd131, %r49;

BB97_23:
ld.local.u64 %rd102, [%rd2];
cvta.to.global.u64 %rd103, %rd102;
add.s64 %rd104, %rd103, %rd26;
st.global.u8 [%rd104], %rd131;

BB97_24:
ret;
}


.visible .entry _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi(
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0[416],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1[416],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5,
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_6[1],
.param .align 1 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_7[1],
.param .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8[8],
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9,
.param .u64 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10
)
.maxntid 512, 1, 1
.minnctapersm 4
{
.local .align 8 .b8 __local_depot98[848];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<68>;
.reg .b32 %r<218>;
.reg .b64 %rd<423>;

	.shared .align 4 .u32 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone;

	.shared .align 8 .b8 _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce[4096];

mov.u64 %rd422, __local_depot98;
cvta.local.u64 %SP, %rd422;
ld.param.u64 %rd115, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_2];
ld.param.u64 %rd116, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_3];
ld.param.u64 %rd117, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_4];
ld.param.u64 %rd118, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_5];
ld.param.u64 %rd119, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_8];
ld.param.u64 %rd120, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_9];
ld.param.u64 %rd121, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_10];
mov.u64 %rd1, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_0;
mov.u64 %rd2, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi_param_1;
add.u64 %rd122, %SP, 16;
cvta.to.local.u64 %rd3, %rd122;
add.u64 %rd123, %SP, 432;
cvta.to.local.u64 %rd4, %rd123;
mov.u32 %r211, 0;
mov.pred %p1, 0;
@%p1 bra BB98_2;

BB98_1:
mul.wide.s32 %rd124, %r211, 8;
add.s64 %rd125, %rd1, %rd124;
ld.param.u64 %rd126, [%rd125];
add.s64 %rd127, %rd3, %rd124;
st.local.u64 [%rd127], %rd126;
add.s32 %r211, %r211, 1;
setp.lt.u32	%p2, %r211, 52;
@%p2 bra BB98_1;

BB98_2:
mov.u32 %r212, 0;
@%p1 bra BB98_4;

BB98_3:
mul.wide.s32 %rd128, %r212, 8;
add.s64 %rd129, %rd2, %rd128;
ld.param.u64 %rd130, [%rd129];
add.s64 %rd131, %rd4, %rd128;
st.local.u64 [%rd131], %rd130;
add.s32 %r212, %r212, 1;
setp.lt.u32	%p4, %r212, 52;
@%p4 bra BB98_3;

BB98_4:
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r34, %r31, %r32, %r33;
cvt.u64.u32	%rd9, %r34;
ld.param.u32 %r5, [%rd1+408];
add.s32 %r213, %r5, -1;
mov.u64 %rd132, 0;
setp.lt.s32	%p5, %r213, 1;
mov.u64 %rd382, %rd9;
mov.u64 %rd390, %rd132;
@%p5 bra BB98_10;

mul.wide.s32 %rd134, %r5, 8;
add.s64 %rd370, %rd3, %rd134;
cvt.u64.u32	%rd383, %r34;
mov.u64 %rd391, 0;

BB98_6:
ld.local.u64 %rd15, [%rd370];
or.b64 %rd135, %rd383, %rd15;
and.b64 %rd136, %rd135, -4294967296;
setp.eq.s64	%p6, %rd136, 0;
@%p6 bra BB98_8;
bra.uni BB98_7;

BB98_8:
cvt.u32.u64	%r40, %rd15;
cvt.u32.u64	%r41, %rd383;
div.u32 %r42, %r41, %r40;
rem.u32 %r43, %r41, %r40;
cvt.u64.u32	%rd384, %r42;
cvt.u64.u32	%rd371, %r43;
bra.uni BB98_9;

BB98_7:
div.u64 %rd384, %rd383, %rd15;
rem.u64 %rd371, %rd383, %rd15;

BB98_9:
mov.u64 %rd383, %rd384;
ld.local.u64 %rd137, [%rd370+200];
mul.lo.s64 %rd138, %rd137, %rd371;
add.s64 %rd391, %rd138, %rd391;
add.s64 %rd370, %rd370, -8;
add.s32 %r213, %r213, -1;
setp.gt.s32	%p7, %r213, 0;
mov.u64 %rd375, %rd383;
mov.u64 %rd382, %rd375;
mov.u64 %rd385, %rd391;
mov.u64 %rd390, %rd385;
@%p7 bra BB98_6;

BB98_10:
mov.u64 %rd25, %rd390;
mov.u64 %rd24, %rd382;
ld.local.u64 %rd140, [%rd3+208];
mul.lo.s64 %rd141, %rd140, %rd24;
add.s64 %rd26, %rd141, %rd25;
ld.local.u32 %r9, [%rd4+408];
add.s32 %r214, %r9, -1;
setp.lt.s32	%p8, %r214, 1;
mov.u64 %rd379, %rd9;
mov.u64 %rd388, %rd132;
@%p8 bra BB98_16;

mul.wide.s32 %rd143, %r9, 8;
add.s64 %rd372, %rd4, %rd143;
cvt.u64.u32	%rd380, %r34;
mov.u64 %rd389, 0;

BB98_12:
ld.local.u64 %rd33, [%rd372];
or.b64 %rd144, %rd380, %rd33;
and.b64 %rd145, %rd144, -4294967296;
setp.eq.s64	%p9, %rd145, 0;
@%p9 bra BB98_14;
bra.uni BB98_13;

BB98_14:
cvt.u32.u64	%r52, %rd33;
cvt.u32.u64	%r53, %rd380;
div.u32 %r54, %r53, %r52;
rem.u32 %r55, %r53, %r52;
cvt.u64.u32	%rd381, %r54;
cvt.u64.u32	%rd373, %r55;
bra.uni BB98_15;

BB98_13:
div.u64 %rd381, %rd380, %rd33;
rem.u64 %rd373, %rd380, %rd33;

BB98_15:
mov.u64 %rd380, %rd381;
ld.local.u64 %rd146, [%rd372+200];
mul.lo.s64 %rd147, %rd146, %rd373;
add.s64 %rd389, %rd147, %rd389;
add.s64 %rd372, %rd372, -8;
add.s32 %r214, %r214, -1;
setp.gt.s32	%p10, %r214, 0;
mov.u64 %rd379, %rd380;
mov.u64 %rd388, %rd389;
@%p10 bra BB98_12;

BB98_16:
ld.local.u64 %rd148, [%rd4+208];
mul.lo.s64 %rd149, %rd148, %rd379;
add.s64 %rd44, %rd149, %rd388;
mov.u32 %r56, %nctaid.y;
setp.eq.s32	%p11, %r56, 1;
mov.u32 %r13, %ntid.y;
cvt.u64.u32	%rd45, %r13;
@%p11 bra BB98_57;
bra.uni BB98_17;

BB98_57:
cvt.u64.u32	%rd324, %r34;
ld.local.u64 %rd89, [%rd3];
ld.local.u64 %rd90, [%rd4];
min.u64 %rd325, %rd116, %rd45;
cvt.u32.u64	%r24, %rd325;
setp.ge.u64	%p52, %rd324, %rd117;
mov.u64 %rd411, %rd118;
@%p52 bra BB98_67;

mov.u32 %r180, %tid.y;
cvt.u64.u32	%rd395, %r180;
setp.ge.u64	%p53, %rd395, %rd116;
mov.u64 %rd411, %rd118;
@%p53 bra BB98_67;

mul.lo.s32 %r181, %r13, 3;
cvt.u64.u32	%rd92, %r181;
shl.b32 %r182, %r13, 1;
cvt.u64.u32	%rd93, %r182;
shl.b32 %r183, %r13, 2;
cvt.u64.u32	%rd94, %r183;
mov.u64 %rd412, %rd118;

BB98_60:
add.s64 %rd97, %rd395, %rd92;
setp.lt.u64	%p54, %rd97, %rd116;
mul.lo.s64 %rd326, %rd395, %rd115;
add.s64 %rd327, %rd326, %rd44;
add.s64 %rd98, %rd90, %rd327;
add.s64 %rd99, %rd395, %rd45;
mul.lo.s64 %rd328, %rd99, %rd115;
add.s64 %rd329, %rd328, %rd44;
add.s64 %rd100, %rd90, %rd329;
add.s64 %rd101, %rd395, %rd93;
mul.lo.s64 %rd330, %rd101, %rd115;
add.s64 %rd331, %rd330, %rd44;
add.s64 %rd102, %rd90, %rd331;
@%p54 bra BB98_65;
bra.uni BB98_61;

BB98_65:
ld.s8 %rd339, [%rd98];
ld.s8 %rd340, [%rd100];
ld.s8 %rd341, [%rd102];
mul.lo.s64 %rd342, %rd97, %rd115;
add.s64 %rd343, %rd342, %rd44;
add.s64 %rd344, %rd90, %rd343;
ld.s8 %rd345, [%rd344];
add.s64 %rd346, %rd339, %rd412;
add.s64 %rd347, %rd346, %rd340;
add.s64 %rd348, %rd347, %rd341;
add.s64 %rd413, %rd348, %rd345;
bra.uni BB98_66;

BB98_61:
setp.lt.u64	%p55, %rd101, %rd116;
@%p55 bra BB98_64;
bra.uni BB98_62;

BB98_64:
ld.s8 %rd334, [%rd98];
ld.s8 %rd335, [%rd100];
ld.s8 %rd336, [%rd102];
add.s64 %rd337, %rd334, %rd412;
add.s64 %rd338, %rd337, %rd335;
add.s64 %rd413, %rd338, %rd336;
bra.uni BB98_66;

BB98_62:
ld.s8 %rd332, [%rd98];
add.s64 %rd413, %rd332, %rd412;
setp.ge.u64	%p56, %rd99, %rd116;
@%p56 bra BB98_66;

ld.s8 %rd333, [%rd100];
add.s64 %rd413, %rd413, %rd333;

BB98_66:
mov.u64 %rd412, %rd413;
add.s64 %rd395, %rd395, %rd94;
setp.lt.u64	%p57, %rd395, %rd116;
mov.u64 %rd411, %rd412;
@%p57 bra BB98_60;

BB98_67:
mov.u32 %r25, %tid.y;
mad.lo.s32 %r186, %r25, %r31, %r33;
mul.wide.u32 %rd349, %r186, 8;
mov.u64 %rd350, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd351, %rd350, %rd349;
st.shared.u64 [%rd351], %rd411;
clz.b32 %r187, %r24;
mov.u32 %r188, 31;
sub.s32 %r189, %r188, %r187;
mov.u32 %r190, 1;
shl.b32 %r191, %r190, %r189;
setp.eq.s32	%p58, %r24, %r191;
selp.u32	%r192, 1, 0, %p58;
shr.s32 %r217, %r191, %r192;
setp.lt.s32	%p59, %r217, 1;
@%p59 bra BB98_71;

BB98_68:
bar.sync 0;
add.s32 %r193, %r217, %r25;
setp.lt.u32	%p60, %r193, %r24;
setp.lt.u32	%p61, %r25, %r217;
and.pred %p62, %p61, %p60;
@!%p62 bra BB98_70;
bra.uni BB98_69;

BB98_69:
cvt.u64.u32	%rd352, %r186;
mul.lo.s32 %r198, %r217, %r31;
cvt.u64.u32	%rd356, %r198;
add.s64 %rd357, %rd356, %rd352;
shl.b64 %rd358, %rd357, 3;
add.s64 %rd359, %rd350, %rd358;
ld.shared.u64 %rd360, [%rd359];
ld.shared.u64 %rd361, [%rd351];
add.s64 %rd362, %rd360, %rd361;
st.shared.u64 [%rd351], %rd362;

BB98_70:
shr.s32 %r217, %r217, 1;
setp.gt.s32	%p63, %r217, 0;
@%p63 bra BB98_68;

BB98_71:
setp.lt.u64	%p64, %rd324, %rd117;
setp.eq.s32	%p65, %r25, 0;
and.pred %p66, %p65, %p64;
@!%p66 bra BB98_76;
bra.uni BB98_72;

BB98_72:
ld.shared.u64 %rd111, [%rd351];
or.b64 %rd367, %rd111, %rd119;
and.b64 %rd368, %rd367, -4294967296;
setp.eq.s64	%p67, %rd368, 0;
@%p67 bra BB98_74;

div.s64 %rd421, %rd111, %rd119;
bra.uni BB98_75;

BB98_17:
cvt.u64.u32	%rd150, %r34;
mov.u32 %r61, %ctaid.y;
shl.b32 %r62, %r61, 8;
cvt.u64.u32	%rd151, %r62;
sub.s64 %rd152, %rd116, %rd151;
mov.u64 %rd153, 256;
min.u64 %rd46, %rd152, %rd153;
ld.local.u64 %rd47, [%rd4];
mul.lo.s64 %rd154, %rd151, %rd115;
add.s64 %rd48, %rd154, %rd44;
min.u64 %rd155, %rd46, %rd45;
cvt.u32.u64	%r14, %rd155;
setp.ge.u64	%p12, %rd150, %rd117;
mov.u64 %rd418, %rd118;
@%p12 bra BB98_27;

mov.u32 %r63, %tid.y;
cvt.u64.u32	%rd392, %r63;
setp.ge.u64	%p13, %rd392, %rd46;
mov.u64 %rd396, %rd118;
mov.u64 %rd418, %rd396;
@%p13 bra BB98_27;

mov.u64 %rd419, %rd118;

BB98_20:
mul.lo.s32 %r66, %r13, 3;
cvt.u64.u32	%rd157, %r66;
add.s64 %rd52, %rd392, %rd157;
setp.lt.u64	%p14, %rd52, %rd46;
add.s64 %rd53, %rd392, %rd45;
shl.b32 %r67, %r13, 1;
cvt.u64.u32	%rd159, %r67;
add.s64 %rd54, %rd392, %rd159;
mul.lo.s64 %rd160, %rd53, %rd115;
add.s64 %rd161, %rd160, %rd48;
add.s64 %rd55, %rd47, %rd161;
mul.lo.s64 %rd162, %rd54, %rd115;
add.s64 %rd163, %rd162, %rd48;
add.s64 %rd56, %rd47, %rd163;
@%p14 bra BB98_25;
bra.uni BB98_21;

BB98_25:
mul.lo.s64 %rd177, %rd392, %rd115;
add.s64 %rd178, %rd177, %rd48;
add.s64 %rd179, %rd47, %rd178;
ld.s8 %rd180, [%rd179];
ld.s8 %rd181, [%rd55];
ld.s8 %rd182, [%rd56];
mul.lo.s64 %rd183, %rd52, %rd115;
add.s64 %rd184, %rd183, %rd48;
add.s64 %rd185, %rd47, %rd184;
ld.s8 %rd186, [%rd185];
add.s64 %rd187, %rd180, %rd419;
add.s64 %rd188, %rd187, %rd181;
add.s64 %rd189, %rd188, %rd182;
add.s64 %rd420, %rd189, %rd186;
bra.uni BB98_26;

BB98_21:
setp.lt.u64	%p15, %rd54, %rd46;
@%p15 bra BB98_24;
bra.uni BB98_22;

BB98_24:
mul.lo.s64 %rd169, %rd392, %rd115;
add.s64 %rd170, %rd169, %rd48;
add.s64 %rd171, %rd47, %rd170;
ld.s8 %rd172, [%rd171];
ld.s8 %rd173, [%rd55];
ld.s8 %rd174, [%rd56];
add.s64 %rd175, %rd172, %rd419;
add.s64 %rd176, %rd175, %rd173;
add.s64 %rd420, %rd176, %rd174;
bra.uni BB98_26;

BB98_22:
mul.lo.s64 %rd164, %rd392, %rd115;
add.s64 %rd165, %rd164, %rd48;
add.s64 %rd166, %rd47, %rd165;
ld.s8 %rd167, [%rd166];
add.s64 %rd420, %rd167, %rd419;
setp.ge.u64	%p16, %rd53, %rd46;
@%p16 bra BB98_26;

ld.s8 %rd168, [%rd55];
add.s64 %rd420, %rd420, %rd168;

BB98_26:
mov.u64 %rd419, %rd420;
shl.b32 %r69, %r13, 2;
cvt.u64.u32	%rd190, %r69;
add.s64 %rd392, %rd392, %rd190;
setp.lt.u64	%p17, %rd392, %rd46;
mov.u64 %rd403, %rd419;
mov.u64 %rd418, %rd403;
@%p17 bra BB98_20;

BB98_27:
mov.u64 %rd63, %rd418;
mov.u32 %r15, %tid.y;
mad.lo.s32 %r72, %r15, %r31, %r33;
mul.wide.u32 %rd191, %r72, 8;
mov.u64 %rd192, _Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181269_32_non_const_local_reduce;
add.s64 %rd193, %rd192, %rd191;
st.shared.u64 [%rd193], %rd63;
clz.b32 %r73, %r14;
mov.u32 %r74, 31;
sub.s32 %r75, %r74, %r73;
mov.u32 %r76, 1;
shl.b32 %r77, %r76, %r75;
setp.eq.s32	%p18, %r14, %r77;
selp.u32	%r78, 1, 0, %p18;
shr.s32 %r215, %r77, %r78;
setp.lt.s32	%p19, %r215, 1;
@%p19 bra BB98_31;

BB98_28:
bar.sync 0;
add.s32 %r79, %r215, %r15;
setp.lt.u32	%p20, %r79, %r14;
setp.lt.u32	%p21, %r15, %r215;
and.pred %p22, %p21, %p20;
@!%p22 bra BB98_30;
bra.uni BB98_29;

BB98_29:
cvt.u64.u32	%rd194, %r72;
mul.lo.s32 %r84, %r215, %r31;
cvt.u64.u32	%rd198, %r84;
add.s64 %rd199, %rd198, %rd194;
shl.b64 %rd200, %rd199, 3;
add.s64 %rd201, %rd192, %rd200;
ld.shared.u64 %rd202, [%rd201];
ld.shared.u64 %rd203, [%rd193];
add.s64 %rd204, %rd202, %rd203;
st.shared.u64 [%rd193], %rd204;

BB98_30:
shr.s32 %r215, %r215, 1;
setp.gt.s32	%p23, %r215, 0;
@%p23 bra BB98_28;

BB98_31:
setp.lt.u64	%p24, %rd150, %rd117;
setp.eq.s32	%p25, %r15, 0;
and.pred %p26, %p25, %p24;
@!%p26 bra BB98_33;
bra.uni BB98_32;

BB98_32:
ld.shared.u64 %rd209, [%rd193];
add.u64 %rd210, %SP, 8;
cvta.to.local.u64 %rd211, %rd210;
st.local.u64 [%rd211], %rd209;
ld.local.u64 %rd212, [%rd211];
add.u64 %rd213, %SP, 0;
cvta.to.local.u64 %rd214, %rd213;
st.local.u64 [%rd214], %rd212;
ld.local.u64 %rd215, [%rd214];
cvt.u64.u32	%rd216, %r61;
mul.lo.s64 %rd217, %rd216, %rd117;
add.s64 %rd219, %rd217, %rd150;
cvta.to.global.u64 %rd220, %rd120;
shl.b64 %rd221, %rd219, 3;
add.s64 %rd222, %rd220, %rd221;
st.volatile.global.u64 [%rd222], %rd215;

BB98_33:
membar.gl;
bar.sync 0;
or.b32 %r99, %r15, %r33;
setp.ne.s32	%p27, %r99, 0;
@%p27 bra BB98_35;

cvta.to.global.u64 %rd223, %rd121;
mul.wide.u32 %rd224, %r32, 4;
add.s64 %rd225, %rd223, %rd224;
atom.global.add.u32 %r101, [%rd225], 1;
add.s32 %r103, %r56, -1;
setp.eq.s32	%p28, %r101, %r103;
selp.u32	%r104, 1, 0, %p28;
st.shared.u32 [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone], %r104;

BB98_35:
bar.sync 0;
ld.shared.u32 %r105, [_Z31kernelReduceNoncontigDim_sharedIamlN6thrust8identityIlEE9ReduceAddIlE12ReduceDivideIlELin1ELin1EEv10TensorInfoIT_T0_ESA_S9_S9_S9_T1_T2_T3_T4_PVSB_Pi$__cuda_local_var_181268_31_non_const_isLastBlockDone];
setp.eq.s32	%p29, %r105, 0;
@%p29 bra BB98_76;

setp.ge.u32	%p30, %r15, %r56;
mov.u64 %rd417, %rd118;
@%p30 bra BB98_38;

cvt.u64.u32	%rd226, %r15;
mul.lo.s64 %rd227, %rd226, %rd117;
add.s64 %rd229, %rd227, %rd150;
cvta.to.global.u64 %rd230, %rd120;
shl.b64 %rd231, %rd229, 3;
add.s64 %rd232, %rd230, %rd231;
ld.volatile.global.u64 %rd417, [%rd232];

BB98_38:
mov.u64 %rd65, %rd417;
setp.lt.u32	%p31, %r56, %r13;
sub.s32 %r119, %r56, %r13;
cvt.u64.u32	%rd234, %r119;
selp.b64	%rd66, 0, %rd234, %p31;
ld.local.u64 %rd67, [%rd3];
min.u32 %r19, %r56, %r13;
mov.u64 %rd414, %rd65;
@%p12 bra BB98_48;

cvt.u64.u32	%rd393, %r15;
setp.ge.u64	%p33, %rd393, %rd66;
mov.u64 %rd405, %rd65;
mov.u64 %rd414, %rd405;
@%p33 bra BB98_48;

mov.u64 %rd415, %rd65;

BB98_41:
mul.lo.s32 %r122, %r13, 3;
cvt.u64.u32	%rd235, %r122;
add.s64 %rd71, %rd393, %rd235;
setp.lt.u64	%p35, %rd71, %rd66;
add.s64 %rd72, %rd393, %rd45;
shl.b32 %r125, %r13, 1;
cvt.u64.u32	%rd73, %r125;
add.s64 %rd74, %rd393, %rd73;
mul.lo.s64 %rd239, %rd45, %rd117;
add.s64 %rd75, %rd239, %rd150;
mul.lo.s64 %rd241, %rd72, %rd117;
add.s64 %rd242, %rd241, %rd75;
cvta.to.global.u64 %rd243, %rd120;
shl.b64 %rd244, %rd242, 3;
add.s64 %rd76, %rd243, %rd244;
@%p35 bra BB98_46;
bra.uni BB98_42;

BB98_46:
mul.lo.s64 %rd275, %rd393, %rd117;
add.s64 %rd276, %rd275, %rd75;
shl.b64 %rd277, %rd276, 3;
add.s64 %rd279, %rd243, %rd277;
mul.lo.s64 %rd281, %rd74, %rd117;
add.s64 %rd282, %rd281, %rd75;
shl.b64 %rd283, %rd282, 3;
add.s64 %rd284, %rd243, %rd283;
mul.lo.s64 %rd289, %rd71, %rd117;
add.s64 %rd290, %rd289, %rd75;
shl.b64 %rd291, %rd290, 3;
add.s64 %rd292, %rd243, %rd291;
ld.volatile.global.u64 %rd293, [%rd279];
add.s64 %rd294, %rd293, %rd415;
ld.volatile.global.u64 %rd295, [%rd76];
add.s64 %rd296, %rd294, %rd295;
ld.volatile.global.u64 %rd297, [%rd284];
add.s64 %rd298, %rd296, %rd297;
ld.volatile.global.u64 %rd299, [%rd292];
add.s64 %rd416, %rd298, %rd299;
bra.uni BB98_47;

BB98_42:
setp.lt.u64	%p37, %rd74, %rd66;
@%p37 bra BB98_45;
bra.uni BB98_43;

BB98_45:
mul.lo.s64 %rd260, %rd393, %rd117;
add.s64 %rd261, %rd260, %rd75;
shl.b64 %rd263, %rd261, 3;
add.s64 %rd264, %rd243, %rd263;
mul.lo.s64 %rd266, %rd74, %rd117;
add.s64 %rd267, %rd266, %rd75;
shl.b64 %rd268, %rd267, 3;
add.s64 %rd269, %rd243, %rd268;
ld.volatile.global.u64 %rd270, [%rd264];
add.s64 %rd271, %rd270, %rd415;
ld.volatile.global.u64 %rd272, [%rd76];
add.s64 %rd273, %rd271, %rd272;
ld.volatile.global.u64 %rd274, [%rd269];
add.s64 %rd416, %rd273, %rd274;
bra.uni BB98_47;

BB98_43:
mul.lo.s64 %rd253, %rd393, %rd117;
add.s64 %rd254, %rd253, %rd75;
shl.b64 %rd256, %rd254, 3;
add.s64 %rd257, %rd243, %rd256;
ld.volatile.global.u64 %rd258, [%rd257];
add.s64 %rd416, %rd258, %rd415;
setp.ge.u64	%p39, %rd72, %rd66;
@%p39 bra BB98_47;

ld.volatile.global.u64 %rd259, [%rd76];
add.s64 %rd416, %rd416, %rd259;

BB98_47:
mov.u64 %rd415, %rd416;
shl.b32 %r146, %r13, 2;
cvt.u64.u32	%rd300, %r146;
add.s64 %rd393, %rd393, %rd300;
setp.lt.u64	%p41, %rd393, %rd66;
mov.u64 %rd414, %rd415;
@%p41 bra BB98_41;

BB98_48:
st.shared.u64 [%rd193], %rd414;
clz.b32 %r152, %r19;
sub.s32 %r154, %r74, %r152;
shl.b32 %r156, %r76, %r154;
setp.eq.s32	%p42, %r19, %r156;
selp.u32	%r157, 1, 0, %p42;
shr.s32 %r216, %r156, %r157;
setp.lt.s32	%p43, %r216, 1;
@%p43 bra BB98_52;

BB98_49:
bar.sync 0;
add.s32 %r158, %r216, %r15;
setp.lt.u32	%p44, %r158, %r19;
setp.lt.u32	%p45, %r15, %r216;
and.pred %p46, %p45, %p44;
@!%p46 bra BB98_51;
bra.uni BB98_50;

BB98_50:
cvt.u64.u32	%rd306, %r72;
mul.lo.s32 %r163, %r216, %r31;
cvt.u64.u32	%rd310, %r163;
add.s64 %rd311, %rd310, %rd306;
shl.b64 %rd312, %rd311, 3;
add.s64 %rd313, %rd192, %rd312;
ld.shared.u64 %rd314, [%rd313];
ld.shared.u64 %rd315, [%rd193];
add.s64 %rd316, %rd314, %rd315;
st.shared.u64 [%rd193], %rd316;

BB98_51:
shr.s32 %r216, %r216, 1;
setp.gt.s32	%p47, %r216, 0;
@%p47 bra BB98_49;

BB98_52:
@!%p26 bra BB98_76;
bra.uni BB98_53;

BB98_53:
ld.shared.u64 %rd85, [%rd193];
or.b64 %rd321, %rd85, %rd119;
and.b64 %rd322, %rd321, -4294967296;
setp.eq.s64	%p51, %rd322, 0;
@%p51 bra BB98_55;

div.s64 %rd394, %rd85, %rd119;
bra.uni BB98_56;

BB98_74:
cvt.u32.u64	%r208, %rd119;
cvt.u32.u64	%r209, %rd111;
div.u32 %r210, %r209, %r208;
cvt.u64.u32	%rd421, %r210;

BB98_75:
add.s64 %rd369, %rd89, %rd26;
st.u8 [%rd369], %rd421;
bra.uni BB98_76;

BB98_55:
cvt.u32.u64	%r173, %rd119;
cvt.u32.u64	%r174, %rd85;
div.u32 %r175, %r174, %r173;
cvt.u64.u32	%rd394, %r175;

BB98_56:
add.s64 %rd323, %rd67, %rd26;
st.u8 [%rd323], %rd394;

BB98_76:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<29>;
.reg .b64 %rd<117>;


ld.param.u32 %r16, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd17, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd18, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd19, _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd20, [%rd19];
cvta.to.global.u64 %rd1, %rd20;
ld.param.u32 %r1, [%rd19+108];
mov.u32 %r17, %nctaid.x;
add.s32 %r18, %r16, %r17;
add.s32 %r19, %r18, -1;
div.u32 %r20, %r19, %r17;
mov.u32 %r2, %ctaid.x;
add.s32 %r21, %r2, 1;
mul.lo.s32 %r22, %r21, %r20;
min.u32 %r3, %r22, %r16;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r26, %r2, %r20, %r4;
mov.u32 %r6, %ntid.x;
setp.ge.u32	%p1, %r26, %r3;
mov.u64 %rd115, %rd17;
@%p1 bra BB99_3;

mov.u64 %rd116, %rd17;

BB99_2:
mul.lo.s32 %r23, %r26, %r1;
cvt.u64.u32	%rd21, %r23;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rd23, [%rd22];
add.s64 %rd116, %rd23, %rd116;
add.s32 %r26, %r6, %r26;
setp.lt.u32	%p2, %r26, %r3;
mov.u64 %rd100, %rd116;
mov.u64 %rd115, %rd100;
@%p2 bra BB99_2;

BB99_3:
mov.u64 %rd101, %rd115;
mov.u64 %rd4, %rd101;
setp.eq.s32	%p3, %r6, 0;
mov.u64 %rd110, %rd17;
@%p3 bra BB99_18;

mul.wide.u32 %rd24, %r4, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd5, %rd25, %rd24;
setp.ge.u32	%p4, %r4, %r6;
@%p4 bra BB99_6;

st.shared.u64 [%rd5], %rd4;

BB99_6:
bar.sync 0;
mov.u32 %r9, WARP_SZ;
min.u32 %r10, %r6, %r9;
setp.ge.u32	%p5, %r9, %r6;
mov.u64 %rd112, %rd4;
@%p5 bra BB99_12;

div.u32 %r24, %r4, %r9;
setp.ne.s32	%p6, %r24, 0;
mov.u64 %rd102, %rd4;
mov.u64 %rd112, %rd102;
@%p6 bra BB99_12;

setp.lt.u32	%p7, %r4, %r6;
selp.b64	%rd113, %rd4, %rd17, %p7;
add.s32 %r27, %r9, %r4;
setp.ge.u32	%p8, %r27, %r6;
@%p8 bra BB99_11;

mov.u64 %rd114, %rd113;

BB99_10:
mul.wide.u32 %rd26, %r27, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
add.s64 %rd114, %rd29, %rd114;
add.s32 %r27, %r27, %r9;
setp.lt.u32	%p9, %r27, %r6;
mov.u64 %rd113, %rd114;
@%p9 bra BB99_10;

BB99_11:
mov.u64 %rd112, %rd113;
st.shared.u64 [%rd5], %rd112;

BB99_12:
mov.u64 %rd10, %rd112;
bar.sync 0;
setp.ne.s32	%p10, %r4, 0;
mov.u64 %rd110, %rd10;
@%p10 bra BB99_18;

setp.eq.s32	%p11, %r10, 32;
@%p11 bra BB99_17;
bra.uni BB99_14;

BB99_17:
ld.shared.u64 %rd33, [smemChar+8];
add.s64 %rd34, %rd33, %rd10;
ld.shared.u64 %rd35, [smemChar+16];
add.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
add.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
add.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
add.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
add.s64 %rd110, %rd93, %rd92;
bra.uni BB99_18;

BB99_14:
add.s64 %rd97, %rd25, 8;
mov.u32 %r28, 1;
setp.lt.u32	%p12, %r10, 2;
mov.u64 %rd108, %rd10;
mov.u64 %rd110, %rd108;
@%p12 bra BB99_18;

mov.u64 %rd111, %rd10;

BB99_16:
ld.shared.u64 %rd32, [%rd97];
add.s64 %rd111, %rd32, %rd111;
add.s64 %rd97, %rd97, 8;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p13, %r28, %r10;
mov.u64 %rd110, %rd111;
@%p13 bra BB99_16;

BB99_18:
setp.ne.s32	%p14, %r4, 0;
@%p14 bra BB99_20;

cvta.to.global.u64 %rd94, %rd18;
mul.wide.u32 %rd95, %r2, 8;
add.s64 %rd96, %rd94, %rd95;
st.global.u64 [%rd96], %rd110;

BB99_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass2Il9ReduceAddIlEEviT_T0_PS2_S4_(
.param .u32 _Z20kernelReduceAllPass2Il9ReduceAddIlEEviT_T0_PS2_S4__param_0,
.param .u64 _Z20kernelReduceAllPass2Il9ReduceAddIlEEviT_T0_PS2_S4__param_1,
.param .align 1 .b8 _Z20kernelReduceAllPass2Il9ReduceAddIlEEviT_T0_PS2_S4__param_2[1],
.param .u64 _Z20kernelReduceAllPass2Il9ReduceAddIlEEviT_T0_PS2_S4__param_3,
.param .u64 _Z20kernelReduceAllPass2Il9ReduceAddIlEEviT_T0_PS2_S4__param_4
)
{
.reg .pred %p<14>;
.reg .b32 %r<14>;
.reg .b64 %rd<109>;


ld.param.u32 %r9, [_Z20kernelReduceAllPass2Il9ReduceAddIlEEviT_T0_PS2_S4__param_0];
ld.param.u64 %rd15, [_Z20kernelReduceAllPass2Il9ReduceAddIlEEviT_T0_PS2_S4__param_1];
ld.param.u64 %rd16, [_Z20kernelReduceAllPass2Il9ReduceAddIlEEviT_T0_PS2_S4__param_3];
ld.param.u64 %rd17, [_Z20kernelReduceAllPass2Il9ReduceAddIlEEviT_T0_PS2_S4__param_4];
mov.u32 %r1, %tid.x;
setp.ge.u32	%p1, %r1, %r9;
mov.u64 %rd108, %rd15;
@%p1 bra BB100_2;

cvta.to.global.u64 %rd18, %rd16;
mul.wide.u32 %rd19, %r1, 8;
add.s64 %rd20, %rd18, %rd19;
ld.global.u64 %rd1, [%rd20];
mov.u64 %rd108, %rd1;

BB100_2:
mov.u64 %rd94, %rd108;
mov.u64 %rd2, %rd94;
setp.eq.s32	%p2, %r9, 0;
mov.u64 %rd103, %rd15;
@%p2 bra BB100_17;

mul.wide.u32 %rd21, %r1, 8;
mov.u64 %rd22, smemChar;
add.s64 %rd3, %rd22, %rd21;
@%p1 bra BB100_5;

st.shared.u64 [%rd3], %rd2;

BB100_5:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r9, %r2;
setp.ge.u32	%p4, %r2, %r9;
mov.u64 %rd105, %rd2;
@%p4 bra BB100_11;

div.u32 %r10, %r1, %r2;
setp.ne.s32	%p5, %r10, 0;
mov.u64 %rd95, %rd2;
mov.u64 %rd105, %rd95;
@%p5 bra BB100_11;

setp.lt.u32	%p6, %r1, %r9;
selp.b64	%rd106, %rd2, %rd15, %p6;
add.s32 %r12, %r2, %r1;
setp.ge.u32	%p7, %r12, %r9;
@%p7 bra BB100_10;

mov.u64 %rd107, %rd106;

BB100_9:
mul.wide.u32 %rd23, %r12, 8;
add.s64 %rd25, %rd22, %rd23;
ld.shared.u64 %rd26, [%rd25];
add.s64 %rd107, %rd26, %rd107;
add.s32 %r12, %r12, %r2;
setp.lt.u32	%p8, %r12, %r9;
mov.u64 %rd106, %rd107;
@%p8 bra BB100_9;

BB100_10:
mov.u64 %rd105, %rd106;
st.shared.u64 [%rd3], %rd105;

BB100_11:
mov.u64 %rd8, %rd105;
bar.sync 0;
setp.ne.s32	%p9, %r1, 0;
mov.u64 %rd103, %rd8;
@%p9 bra BB100_17;

setp.eq.s32	%p10, %r3, 32;
@%p10 bra BB100_16;
bra.uni BB100_13;

BB100_16:
ld.shared.u64 %rd30, [smemChar+8];
add.s64 %rd31, %rd30, %rd8;
ld.shared.u64 %rd32, [smemChar+16];
add.s64 %rd33, %rd32, %rd31;
ld.shared.u64 %rd34, [smemChar+24];
add.s64 %rd35, %rd34, %rd33;
ld.shared.u64 %rd36, [smemChar+32];
add.s64 %rd37, %rd36, %rd35;
ld.shared.u64 %rd38, [smemChar+40];
add.s64 %rd39, %rd38, %rd37;
ld.shared.u64 %rd40, [smemChar+48];
add.s64 %rd41, %rd40, %rd39;
ld.shared.u64 %rd42, [smemChar+56];
add.s64 %rd43, %rd42, %rd41;
ld.shared.u64 %rd44, [smemChar+64];
add.s64 %rd45, %rd44, %rd43;
ld.shared.u64 %rd46, [smemChar+72];
add.s64 %rd47, %rd46, %rd45;
ld.shared.u64 %rd48, [smemChar+80];
add.s64 %rd49, %rd48, %rd47;
ld.shared.u64 %rd50, [smemChar+88];
add.s64 %rd51, %rd50, %rd49;
ld.shared.u64 %rd52, [smemChar+96];
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd54, [smemChar+104];
add.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+112];
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+120];
add.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+128];
add.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+136];
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+144];
add.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+152];
add.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+160];
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+168];
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+176];
add.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+184];
add.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+192];
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+200];
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+208];
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+216];
add.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+224];
add.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+232];
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+240];
add.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+248];
add.s64 %rd103, %rd90, %rd89;
bra.uni BB100_17;

BB100_13:
add.s64 %rd92, %rd22, 8;
mov.u32 %r13, 1;
setp.lt.u32	%p11, %r3, 2;
mov.u64 %rd101, %rd8;
mov.u64 %rd103, %rd101;
@%p11 bra BB100_17;

mov.u64 %rd104, %rd8;

BB100_15:
ld.shared.u64 %rd29, [%rd92];
add.s64 %rd104, %rd29, %rd104;
add.s64 %rd92, %rd92, 8;
add.s32 %r13, %r13, 1;
setp.lt.u32	%p12, %r13, %r3;
mov.u64 %rd103, %rd104;
@%p12 bra BB100_15;

BB100_17:
setp.ne.s32	%p13, %r1, 0;
@%p13 bra BB100_19;

cvta.to.global.u64 %rd91, %rd17;
st.global.u64 [%rd91], %rd103;

BB100_19:
ret;
}


.visible .entry _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<20>;
.reg .b64 %rd<115>;


ld.param.u32 %r13, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd17, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd18, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd19, _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd20, [%rd19];
cvta.to.global.u64 %rd1, %rd20;
ld.param.u32 %r1, [%rd19+108];
mov.u32 %r2, %tid.x;
mov.u32 %r3, %ntid.x;
setp.ge.u32	%p1, %r2, %r13;
mov.u64 %rd113, %rd17;
@%p1 bra BB101_3;

mov.u32 %r17, %r2;
mov.u64 %rd114, %rd17;

BB101_2:
mov.u32 %r4, %r17;
mul.lo.s32 %r14, %r4, %r1;
cvt.u64.u32	%rd21, %r14;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rd23, [%rd22];
add.s64 %rd114, %rd23, %rd114;
add.s32 %r5, %r3, %r4;
setp.lt.u32	%p2, %r5, %r13;
mov.u32 %r17, %r5;
mov.u64 %rd98, %rd114;
mov.u64 %rd113, %rd98;
@%p2 bra BB101_2;

BB101_3:
mov.u64 %rd99, %rd113;
mov.u64 %rd4, %rd99;
setp.eq.s32	%p3, %r3, 0;
mov.u64 %rd108, %rd17;
@%p3 bra BB101_18;

mul.wide.u32 %rd24, %r2, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd5, %rd25, %rd24;
setp.ge.u32	%p4, %r2, %r3;
@%p4 bra BB101_6;

st.shared.u64 [%rd5], %rd4;

BB101_6:
bar.sync 0;
mov.u32 %r6, WARP_SZ;
min.u32 %r7, %r3, %r6;
setp.ge.u32	%p5, %r6, %r3;
mov.u64 %rd110, %rd4;
@%p5 bra BB101_12;

div.u32 %r15, %r2, %r6;
setp.ne.s32	%p6, %r15, 0;
mov.u64 %rd100, %rd4;
mov.u64 %rd110, %rd100;
@%p6 bra BB101_12;

setp.lt.u32	%p7, %r2, %r3;
selp.b64	%rd111, %rd4, %rd17, %p7;
add.s32 %r18, %r6, %r2;
setp.ge.u32	%p8, %r18, %r3;
@%p8 bra BB101_11;

mov.u64 %rd112, %rd111;

BB101_10:
mul.wide.u32 %rd26, %r18, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
add.s64 %rd112, %rd29, %rd112;
add.s32 %r18, %r18, %r6;
setp.lt.u32	%p9, %r18, %r3;
mov.u64 %rd111, %rd112;
@%p9 bra BB101_10;

BB101_11:
mov.u64 %rd110, %rd111;
st.shared.u64 [%rd5], %rd110;

BB101_12:
mov.u64 %rd10, %rd110;
bar.sync 0;
setp.ne.s32	%p10, %r2, 0;
mov.u64 %rd108, %rd10;
@%p10 bra BB101_18;

setp.eq.s32	%p11, %r7, 32;
@%p11 bra BB101_17;
bra.uni BB101_14;

BB101_17:
ld.shared.u64 %rd33, [smemChar+8];
add.s64 %rd34, %rd33, %rd10;
ld.shared.u64 %rd35, [smemChar+16];
add.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
add.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
add.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
add.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
add.s64 %rd108, %rd93, %rd92;
bra.uni BB101_18;

BB101_14:
add.s64 %rd95, %rd25, 8;
mov.u32 %r19, 1;
setp.lt.u32	%p12, %r7, 2;
mov.u64 %rd106, %rd10;
mov.u64 %rd108, %rd106;
@%p12 bra BB101_18;

mov.u64 %rd109, %rd10;

BB101_16:
ld.shared.u64 %rd32, [%rd95];
add.s64 %rd109, %rd32, %rd109;
add.s64 %rd95, %rd95, 8;
add.s32 %r19, %r19, 1;
setp.lt.u32	%p13, %r19, %r7;
mov.u64 %rd108, %rd109;
@%p13 bra BB101_16;

BB101_18:
setp.ne.s32	%p14, %r2, 0;
@%p14 bra BB101_20;

cvta.to.global.u64 %rd94, %rd18;
st.global.u64 [%rd94], %rd108;

BB101_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<36>;
.reg .b64 %rd<117>;


ld.param.u32 %r18, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd18, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd19, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u32 %r1, [%rd1+12];
ld.param.u32 %r2, [%rd1+108];
ld.param.u32 %r3, [%rd1+112];
mov.u32 %r19, %nctaid.x;
add.s32 %r20, %r18, %r19;
add.s32 %r21, %r20, -1;
div.u32 %r22, %r21, %r19;
mov.u32 %r23, %ctaid.x;
add.s32 %r24, %r23, 1;
mul.lo.s32 %r25, %r24, %r22;
min.u32 %r4, %r25, %r18;
mov.u32 %r5, %tid.x;
mad.lo.s32 %r33, %r23, %r22, %r5;
setp.ge.u32	%p1, %r33, %r4;
mov.u64 %rd115, %rd18;
@%p1 bra BB102_3;

mov.u32 %r7, %ntid.x;
ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd2, %rd20;
mov.u64 %rd116, %rd18;

BB102_2:
rem.u32 %r26, %r33, %r1;
mul.lo.s32 %r27, %r3, %r26;
div.u32 %r28, %r33, %r1;
mad.lo.s32 %r29, %r2, %r28, %r27;
cvt.u64.u32	%rd21, %r29;
add.s64 %rd22, %rd2, %rd21;
ld.global.s8 %rd23, [%rd22];
add.s64 %rd116, %rd23, %rd116;
add.s32 %r33, %r7, %r33;
setp.lt.u32	%p2, %r33, %r4;
mov.u64 %rd100, %rd116;
mov.u64 %rd115, %rd100;
@%p2 bra BB102_2;

BB102_3:
mov.u64 %rd101, %rd115;
mov.u64 %rd5, %rd101;
mov.u32 %r10, %ntid.x;
setp.eq.s32	%p3, %r10, 0;
mov.u64 %rd110, %rd18;
@%p3 bra BB102_18;

mul.wide.u32 %rd24, %r5, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd6, %rd25, %rd24;
setp.ge.u32	%p4, %r5, %r10;
@%p4 bra BB102_6;

st.shared.u64 [%rd6], %rd5;

BB102_6:
bar.sync 0;
mov.u32 %r11, WARP_SZ;
min.u32 %r12, %r10, %r11;
setp.ge.u32	%p5, %r11, %r10;
mov.u64 %rd112, %rd5;
@%p5 bra BB102_12;

div.u32 %r30, %r5, %r11;
setp.ne.s32	%p6, %r30, 0;
mov.u64 %rd102, %rd5;
mov.u64 %rd112, %rd102;
@%p6 bra BB102_12;

setp.lt.u32	%p7, %r5, %r10;
selp.b64	%rd113, %rd5, %rd18, %p7;
add.s32 %r34, %r11, %r5;
setp.ge.u32	%p8, %r34, %r10;
@%p8 bra BB102_11;

mov.u64 %rd114, %rd113;

BB102_10:
mul.wide.u32 %rd26, %r34, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
add.s64 %rd114, %rd29, %rd114;
add.s32 %r34, %r34, %r11;
setp.lt.u32	%p9, %r34, %r10;
mov.u64 %rd113, %rd114;
@%p9 bra BB102_10;

BB102_11:
mov.u64 %rd112, %rd113;
st.shared.u64 [%rd6], %rd112;

BB102_12:
mov.u64 %rd11, %rd112;
bar.sync 0;
setp.ne.s32	%p10, %r5, 0;
mov.u64 %rd110, %rd11;
@%p10 bra BB102_18;

setp.eq.s32	%p11, %r12, 32;
@%p11 bra BB102_17;
bra.uni BB102_14;

BB102_17:
ld.shared.u64 %rd33, [smemChar+8];
add.s64 %rd34, %rd33, %rd11;
ld.shared.u64 %rd35, [smemChar+16];
add.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
add.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
add.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
add.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
add.s64 %rd110, %rd93, %rd92;
bra.uni BB102_18;

BB102_14:
add.s64 %rd97, %rd25, 8;
mov.u32 %r35, 1;
setp.lt.u32	%p12, %r12, 2;
mov.u64 %rd108, %rd11;
mov.u64 %rd110, %rd108;
@%p12 bra BB102_18;

mov.u64 %rd111, %rd11;

BB102_16:
ld.shared.u64 %rd32, [%rd97];
add.s64 %rd111, %rd32, %rd111;
add.s64 %rd97, %rd97, 8;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p13, %r35, %r12;
mov.u64 %rd110, %rd111;
@%p13 bra BB102_16;

BB102_18:
setp.ne.s32	%p14, %r5, 0;
@%p14 bra BB102_20;

cvta.to.global.u64 %rd94, %rd19;
mul.wide.u32 %rd95, %r23, 8;
add.s64 %rd96, %rd94, %rd95;
st.global.u64 [%rd96], %rd110;

BB102_20:
ret;
}


.visible .entry _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<26>;
.reg .b64 %rd<115>;


ld.param.u32 %r16, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd18, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd19, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u32 %r1, [%rd1+12];
ld.param.u32 %r2, [%rd1+108];
ld.param.u32 %r3, [%rd1+112];
mov.u32 %r4, %tid.x;
setp.ge.u32	%p1, %r4, %r16;
mov.u64 %rd113, %rd18;
@%p1 bra BB103_3;

mov.u32 %r5, %ntid.x;
ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd2, %rd20;
mov.u32 %r23, %r4;
mov.u64 %rd114, %rd18;

BB103_2:
mov.u32 %r6, %r23;
rem.u32 %r17, %r6, %r1;
mul.lo.s32 %r18, %r3, %r17;
div.u32 %r19, %r6, %r1;
mad.lo.s32 %r20, %r2, %r19, %r18;
cvt.u64.u32	%rd21, %r20;
add.s64 %rd22, %rd2, %rd21;
ld.global.s8 %rd23, [%rd22];
add.s64 %rd114, %rd23, %rd114;
add.s32 %r7, %r5, %r6;
setp.lt.u32	%p2, %r7, %r16;
mov.u32 %r23, %r7;
mov.u64 %rd98, %rd114;
mov.u64 %rd113, %rd98;
@%p2 bra BB103_2;

BB103_3:
mov.u64 %rd99, %rd113;
mov.u64 %rd5, %rd99;
mov.u32 %r8, %ntid.x;
setp.eq.s32	%p3, %r8, 0;
mov.u64 %rd108, %rd18;
@%p3 bra BB103_18;

mul.wide.u32 %rd24, %r4, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd6, %rd25, %rd24;
setp.ge.u32	%p4, %r4, %r8;
@%p4 bra BB103_6;

st.shared.u64 [%rd6], %rd5;

BB103_6:
bar.sync 0;
mov.u32 %r9, WARP_SZ;
min.u32 %r10, %r8, %r9;
setp.ge.u32	%p5, %r9, %r8;
mov.u64 %rd110, %rd5;
@%p5 bra BB103_12;

div.u32 %r21, %r4, %r9;
setp.ne.s32	%p6, %r21, 0;
mov.u64 %rd100, %rd5;
mov.u64 %rd110, %rd100;
@%p6 bra BB103_12;

setp.lt.u32	%p7, %r4, %r8;
selp.b64	%rd111, %rd5, %rd18, %p7;
add.s32 %r24, %r9, %r4;
setp.ge.u32	%p8, %r24, %r8;
@%p8 bra BB103_11;

mov.u64 %rd112, %rd111;

BB103_10:
mul.wide.u32 %rd26, %r24, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
add.s64 %rd112, %rd29, %rd112;
add.s32 %r24, %r24, %r9;
setp.lt.u32	%p9, %r24, %r8;
mov.u64 %rd111, %rd112;
@%p9 bra BB103_10;

BB103_11:
mov.u64 %rd110, %rd111;
st.shared.u64 [%rd6], %rd110;

BB103_12:
mov.u64 %rd11, %rd110;
bar.sync 0;
setp.ne.s32	%p10, %r4, 0;
mov.u64 %rd108, %rd11;
@%p10 bra BB103_18;

setp.eq.s32	%p11, %r10, 32;
@%p11 bra BB103_17;
bra.uni BB103_14;

BB103_17:
ld.shared.u64 %rd33, [smemChar+8];
add.s64 %rd34, %rd33, %rd11;
ld.shared.u64 %rd35, [smemChar+16];
add.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
add.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
add.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
add.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
add.s64 %rd108, %rd93, %rd92;
bra.uni BB103_18;

BB103_14:
add.s64 %rd95, %rd25, 8;
mov.u32 %r25, 1;
setp.lt.u32	%p12, %r10, 2;
mov.u64 %rd106, %rd11;
mov.u64 %rd108, %rd106;
@%p12 bra BB103_18;

mov.u64 %rd109, %rd11;

BB103_16:
ld.shared.u64 %rd32, [%rd95];
add.s64 %rd109, %rd32, %rd109;
add.s64 %rd95, %rd95, 8;
add.s32 %r25, %r25, 1;
setp.lt.u32	%p13, %r25, %r10;
mov.u64 %rd108, %rd109;
@%p13 bra BB103_16;

BB103_18:
setp.ne.s32	%p14, %r4, 0;
@%p14 bra BB103_20;

cvta.to.global.u64 %rd94, %rd19;
st.global.u64 [%rd94], %rd108;

BB103_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot104[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b32 %r<64>;
.reg .b64 %rd<131>;


mov.u64 %rd130, __local_depot104;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r26, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd24, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd25, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd1, %rd26;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB104_2;

BB104_1:
mul.wide.s32 %rd27, %r51, 8;
add.s64 %rd28, %rd2, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd1, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB104_1;

BB104_2:
mov.u32 %r28, %nctaid.x;
add.s32 %r29, %r26, %r28;
add.s32 %r30, %r29, -1;
div.u32 %r31, %r30, %r28;
mov.u32 %r32, %ctaid.x;
add.s32 %r33, %r32, 1;
mul.lo.s32 %r34, %r33, %r31;
min.u32 %r3, %r34, %r26;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r58, %r32, %r31, %r35;
setp.ge.u32	%p3, %r58, %r3;
mov.u64 %rd128, %rd24;
@%p3 bra BB104_7;

mov.u32 %r5, %ntid.x;
ld.local.u32 %r36, [%rd1+208];
add.s32 %r6, %r36, -1;
ld.local.u32 %r7, [%rd1+108];
ld.local.u64 %rd31, [%rd1];
cvta.to.global.u64 %rd4, %rd31;
mul.wide.s32 %rd32, %r36, 4;
add.s64 %rd5, %rd1, %rd32;
mov.u64 %rd129, %rd24;

BB104_4:
mov.u32 %r53, %r58;
mov.u32 %r8, %r53;
mov.u64 %rd109, %rd5;
mov.u32 %r60, 0;
mov.u32 %r61, %r60;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r56, %r8;
mov.u32 %r57, %r8;
@%p4 bra BB104_6;

BB104_5:
mov.u32 %r10, %r57;
mov.u32 %r9, %r52;
ld.local.u32 %r39, [%rd109+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd109+104];
mad.lo.s32 %r61, %r41, %r40, %r61;
div.u32 %r13, %r10, %r39;
add.s64 %rd109, %rd109, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r52, %r14;
mov.u32 %r56, %r13;
mov.u32 %r57, %r13;
mov.u32 %r60, %r61;
@%p5 bra BB104_5;

BB104_6:
mad.lo.s32 %r42, %r7, %r56, %r60;
cvt.u64.u32	%rd33, %r42;
add.s64 %rd34, %rd4, %rd33;
ld.global.s8 %rd35, [%rd34];
add.s64 %rd129, %rd35, %rd129;
add.s32 %r58, %r5, %r8;
setp.lt.u32	%p6, %r58, %r3;
mov.u64 %rd113, %rd129;
mov.u64 %rd128, %rd113;
@%p6 bra BB104_4;

BB104_7:
mov.u64 %rd114, %rd128;
mov.u64 %rd11, %rd114;
mov.u32 %r18, %ntid.x;
setp.eq.s32	%p7, %r18, 0;
mov.u64 %rd123, %rd24;
@%p7 bra BB104_22;

mul.wide.u32 %rd36, %r35, 8;
mov.u64 %rd37, smemChar;
add.s64 %rd12, %rd37, %rd36;
setp.ge.u32	%p8, %r35, %r18;
@%p8 bra BB104_10;

st.shared.u64 [%rd12], %rd11;

BB104_10:
bar.sync 0;
mov.u32 %r19, WARP_SZ;
min.u32 %r20, %r18, %r19;
setp.ge.u32	%p9, %r19, %r18;
mov.u64 %rd125, %rd11;
@%p9 bra BB104_16;

div.u32 %r45, %r35, %r19;
setp.ne.s32	%p10, %r45, 0;
mov.u64 %rd115, %rd11;
mov.u64 %rd125, %rd115;
@%p10 bra BB104_16;

setp.lt.u32	%p11, %r35, %r18;
selp.b64	%rd126, %rd11, %rd24, %p11;
add.s32 %r62, %r19, %r35;
setp.ge.u32	%p12, %r62, %r18;
@%p12 bra BB104_15;

mov.u64 %rd127, %rd126;

BB104_14:
mul.wide.u32 %rd38, %r62, 8;
add.s64 %rd40, %rd37, %rd38;
ld.shared.u64 %rd41, [%rd40];
add.s64 %rd127, %rd41, %rd127;
add.s32 %r62, %r62, %r19;
setp.lt.u32	%p13, %r62, %r18;
mov.u64 %rd126, %rd127;
@%p13 bra BB104_14;

BB104_15:
mov.u64 %rd125, %rd126;
st.shared.u64 [%rd12], %rd125;

BB104_16:
mov.u64 %rd17, %rd125;
bar.sync 0;
setp.ne.s32	%p14, %r35, 0;
mov.u64 %rd123, %rd17;
@%p14 bra BB104_22;

setp.eq.s32	%p15, %r20, 32;
@%p15 bra BB104_21;
bra.uni BB104_18;

BB104_21:
ld.shared.u64 %rd45, [smemChar+8];
add.s64 %rd46, %rd45, %rd17;
ld.shared.u64 %rd47, [smemChar+16];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+24];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+32];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+40];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+48];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+56];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+64];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+72];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+80];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+88];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+96];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+104];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+112];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+120];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+128];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+136];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+144];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+152];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+160];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+168];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+176];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+184];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+192];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+200];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+208];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+216];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+224];
add.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+232];
add.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+240];
add.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+248];
add.s64 %rd123, %rd105, %rd104;
bra.uni BB104_22;

BB104_18:
add.s64 %rd110, %rd37, 8;
mov.u32 %r63, 1;
setp.lt.u32	%p16, %r20, 2;
mov.u64 %rd121, %rd17;
mov.u64 %rd123, %rd121;
@%p16 bra BB104_22;

mov.u64 %rd124, %rd17;

BB104_20:
ld.shared.u64 %rd44, [%rd110];
add.s64 %rd124, %rd44, %rd124;
add.s64 %rd110, %rd110, 8;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p17, %r63, %r20;
mov.u64 %rd123, %rd124;
@%p17 bra BB104_20;

BB104_22:
setp.ne.s32	%p18, %r35, 0;
@%p18 bra BB104_24;

cvta.to.global.u64 %rd106, %rd25;
mul.wide.u32 %rd107, %r32, 8;
add.s64 %rd108, %rd106, %rd107;
st.global.u64 [%rd108], %rd123;

BB104_24:
ret;
}


.visible .entry _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot105[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b32 %r<49>;
.reg .b64 %rd<129>;


mov.u64 %rd128, __local_depot105;
cvta.local.u64 %SP, %rd128;
ld.param.u32 %r25, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd24, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd25, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd1, %rd26;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB105_2;

BB105_1:
mul.wide.s32 %rd27, %r36, 8;
add.s64 %rd28, %rd2, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd1, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB105_1;

BB105_2:
mov.u32 %r3, %tid.x;
setp.ge.u32	%p3, %r3, %r25;
mov.u64 %rd126, %rd24;
@%p3 bra BB105_7;

mov.u32 %r4, %ntid.x;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r5, %r27, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd31, [%rd1];
cvta.to.global.u64 %rd4, %rd31;
mul.wide.s32 %rd32, %r27, 4;
add.s64 %rd5, %rd1, %rd32;
mov.u32 %r43, %r3;
mov.u64 %rd127, %rd24;

BB105_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd107, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r37, %r5;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB105_6;

BB105_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r30, [%rd107+4];
rem.u32 %r31, %r9, %r30;
ld.local.u32 %r32, [%rd107+104];
mad.lo.s32 %r46, %r32, %r31, %r46;
div.u32 %r12, %r9, %r30;
add.s64 %rd107, %rd107, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB105_5;

BB105_6:
mad.lo.s32 %r33, %r6, %r41, %r45;
cvt.u64.u32	%rd33, %r33;
add.s64 %rd34, %rd4, %rd33;
ld.global.s8 %rd35, [%rd34];
add.s64 %rd127, %rd35, %rd127;
add.s32 %r16, %r4, %r7;
setp.lt.u32	%p6, %r16, %r25;
mov.u32 %r43, %r16;
mov.u64 %rd111, %rd127;
mov.u64 %rd126, %rd111;
@%p6 bra BB105_4;

BB105_7:
mov.u64 %rd112, %rd126;
mov.u64 %rd11, %rd112;
mov.u32 %r17, %ntid.x;
setp.eq.s32	%p7, %r17, 0;
mov.u64 %rd121, %rd24;
@%p7 bra BB105_22;

mul.wide.u32 %rd36, %r3, 8;
mov.u64 %rd37, smemChar;
add.s64 %rd12, %rd37, %rd36;
setp.ge.u32	%p8, %r3, %r17;
@%p8 bra BB105_10;

st.shared.u64 [%rd12], %rd11;

BB105_10:
bar.sync 0;
mov.u32 %r18, WARP_SZ;
min.u32 %r19, %r17, %r18;
setp.ge.u32	%p9, %r18, %r17;
mov.u64 %rd123, %rd11;
@%p9 bra BB105_16;

div.u32 %r34, %r3, %r18;
setp.ne.s32	%p10, %r34, 0;
mov.u64 %rd113, %rd11;
mov.u64 %rd123, %rd113;
@%p10 bra BB105_16;

setp.lt.u32	%p11, %r3, %r17;
selp.b64	%rd124, %rd11, %rd24, %p11;
add.s32 %r47, %r18, %r3;
setp.ge.u32	%p12, %r47, %r17;
@%p12 bra BB105_15;

mov.u64 %rd125, %rd124;

BB105_14:
mul.wide.u32 %rd38, %r47, 8;
add.s64 %rd40, %rd37, %rd38;
ld.shared.u64 %rd41, [%rd40];
add.s64 %rd125, %rd41, %rd125;
add.s32 %r47, %r47, %r18;
setp.lt.u32	%p13, %r47, %r17;
mov.u64 %rd124, %rd125;
@%p13 bra BB105_14;

BB105_15:
mov.u64 %rd123, %rd124;
st.shared.u64 [%rd12], %rd123;

BB105_16:
mov.u64 %rd17, %rd123;
bar.sync 0;
setp.ne.s32	%p14, %r3, 0;
mov.u64 %rd121, %rd17;
@%p14 bra BB105_22;

setp.eq.s32	%p15, %r19, 32;
@%p15 bra BB105_21;
bra.uni BB105_18;

BB105_21:
ld.shared.u64 %rd45, [smemChar+8];
add.s64 %rd46, %rd45, %rd17;
ld.shared.u64 %rd47, [smemChar+16];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+24];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+32];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+40];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+48];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+56];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+64];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+72];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+80];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+88];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+96];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+104];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+112];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+120];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+128];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+136];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+144];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+152];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+160];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+168];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+176];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+184];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+192];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+200];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+208];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+216];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+224];
add.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+232];
add.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+240];
add.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+248];
add.s64 %rd121, %rd105, %rd104;
bra.uni BB105_22;

BB105_18:
add.s64 %rd108, %rd37, 8;
mov.u32 %r48, 1;
setp.lt.u32	%p16, %r19, 2;
mov.u64 %rd119, %rd17;
mov.u64 %rd121, %rd119;
@%p16 bra BB105_22;

mov.u64 %rd122, %rd17;

BB105_20:
ld.shared.u64 %rd44, [%rd108];
add.s64 %rd122, %rd44, %rd122;
add.s64 %rd108, %rd108, 8;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p17, %r48, %r19;
mov.u64 %rd121, %rd122;
@%p17 bra BB105_20;

BB105_22:
setp.ne.s32	%p18, %r3, 0;
@%p18 bra BB105_24;

cvta.to.global.u64 %rd106, %rd25;
st.global.u64 [%rd106], %rd121;

BB105_24:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<16>;
.reg .b32 %r<21>;
.reg .b64 %rd<138>;


ld.param.u64 %rd31, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd32, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd33, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd2, [%rd1+208];
mov.u32 %r10, %nctaid.x;
cvt.u64.u32	%rd3, %r10;
add.s64 %rd34, %rd31, %rd3;
add.s64 %rd4, %rd34, -1;
and.b64 %rd35, %rd4, -4294967296;
setp.eq.s64	%p1, %rd35, 0;
@%p1 bra BB106_2;

div.u64 %rd116, %rd4, %rd3;
bra.uni BB106_3;

BB106_2:
cvt.u32.u64	%r11, %rd3;
cvt.u32.u64	%r12, %rd4;
div.u32 %r13, %r12, %r11;
cvt.u64.u32	%rd116, %r13;

BB106_3:
mov.u32 %r14, %ctaid.x;
cvt.u64.u32	%rd8, %r14;
mul.lo.s64 %rd36, %rd8, %rd116;
add.s32 %r15, %r14, 1;
cvt.u64.u32	%rd37, %r15;
mul.lo.s64 %rd38, %rd37, %rd116;
min.u64 %rd9, %rd38, %rd31;
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd10, %r1;
add.s64 %rd117, %rd10, %rd36;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p2, %rd117, %rd9;
mov.u64 %rd136, %rd32;
@%p2 bra BB106_6;

ld.param.u64 %rd39, [%rd1];
cvta.to.global.u64 %rd12, %rd39;
cvt.u64.u32	%rd13, %r2;
mov.u64 %rd137, %rd32;

BB106_5:
mul.lo.s64 %rd40, %rd117, %rd2;
add.s64 %rd41, %rd12, %rd40;
ld.global.s8 %rd42, [%rd41];
add.s64 %rd137, %rd42, %rd137;
add.s64 %rd117, %rd13, %rd117;
setp.lt.u64	%p3, %rd117, %rd9;
mov.u64 %rd121, %rd137;
mov.u64 %rd136, %rd121;
@%p3 bra BB106_5;

BB106_6:
mov.u64 %rd122, %rd136;
mov.u64 %rd18, %rd122;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd131, %rd32;
@%p4 bra BB106_21;

shl.b64 %rd43, %rd10, 3;
mov.u64 %rd44, smemChar;
add.s64 %rd19, %rd44, %rd43;
setp.ge.u32	%p5, %r1, %r2;
@%p5 bra BB106_9;

st.shared.u64 [%rd19], %rd18;

BB106_9:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p6, %r3, %r2;
mov.u64 %rd133, %rd18;
@%p6 bra BB106_15;

div.u32 %r16, %r1, %r3;
setp.ne.s32	%p7, %r16, 0;
mov.u64 %rd123, %rd18;
mov.u64 %rd133, %rd123;
@%p7 bra BB106_15;

setp.lt.u32	%p8, %r1, %r2;
selp.b64	%rd134, %rd18, %rd32, %p8;
add.s32 %r19, %r3, %r1;
setp.ge.u32	%p9, %r19, %r2;
@%p9 bra BB106_14;

mov.u64 %rd135, %rd134;

BB106_13:
mul.wide.u32 %rd45, %r19, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.u64 %rd48, [%rd47];
add.s64 %rd135, %rd48, %rd135;
add.s32 %r19, %r19, %r3;
setp.lt.u32	%p10, %r19, %r2;
mov.u64 %rd134, %rd135;
@%p10 bra BB106_13;

BB106_14:
mov.u64 %rd133, %rd134;
st.shared.u64 [%rd19], %rd133;

BB106_15:
mov.u64 %rd24, %rd133;
bar.sync 0;
cvt.u32.u64	%r17, %rd10;
setp.ne.s32	%p11, %r17, 0;
mov.u64 %rd131, %rd24;
@%p11 bra BB106_21;

setp.eq.s32	%p12, %r4, 32;
@%p12 bra BB106_20;
bra.uni BB106_17;

BB106_20:
ld.shared.u64 %rd52, [smemChar+8];
add.s64 %rd53, %rd52, %rd24;
ld.shared.u64 %rd54, [smemChar+16];
add.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+24];
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+32];
add.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+40];
add.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+48];
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+56];
add.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+64];
add.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+72];
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+80];
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+88];
add.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+96];
add.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+104];
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+112];
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+120];
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+128];
add.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+136];
add.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+144];
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+152];
add.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+160];
add.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+168];
add.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+176];
add.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+184];
add.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+192];
add.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+200];
add.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+208];
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+216];
add.s64 %rd105, %rd104, %rd103;
ld.shared.u64 %rd106, [smemChar+224];
add.s64 %rd107, %rd106, %rd105;
ld.shared.u64 %rd108, [smemChar+232];
add.s64 %rd109, %rd108, %rd107;
ld.shared.u64 %rd110, [smemChar+240];
add.s64 %rd111, %rd110, %rd109;
ld.shared.u64 %rd112, [smemChar+248];
add.s64 %rd131, %rd112, %rd111;
bra.uni BB106_21;

BB106_17:
add.s64 %rd118, %rd44, 8;
mov.u32 %r20, 1;
setp.lt.u32	%p13, %r4, 2;
mov.u64 %rd129, %rd24;
mov.u64 %rd131, %rd129;
@%p13 bra BB106_21;

mov.u64 %rd132, %rd24;

BB106_19:
ld.shared.u64 %rd51, [%rd118];
add.s64 %rd132, %rd51, %rd132;
add.s64 %rd118, %rd118, 8;
add.s32 %r20, %r20, 1;
setp.lt.u32	%p14, %r20, %r4;
mov.u64 %rd131, %rd132;
@%p14 bra BB106_19;

BB106_21:
setp.ne.s32	%p15, %r1, 0;
@%p15 bra BB106_23;

cvta.to.global.u64 %rd113, %rd33;
shl.b64 %rd114, %rd8, 3;
add.s64 %rd115, %rd113, %rd114;
st.global.u64 [%rd115], %rd131;

BB106_23:
ret;
}


.visible .entry _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<15>;
.reg .b64 %rd<122>;


ld.param.u64 %rd23, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd24, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd25, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd2, [%rd1+208];
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd3, %r1;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p1, %rd3, %rd23;
mov.u64 %rd120, %rd24;
@%p1 bra BB107_3;

ld.param.u64 %rd26, [%rd1];
cvta.to.global.u64 %rd4, %rd26;
cvt.u64.u32	%rd5, %r2;
mov.u64 %rd101, %rd3;
mov.u64 %rd121, %rd24;

BB107_2:
mov.u64 %rd6, %rd101;
mul.lo.s64 %rd27, %rd6, %rd2;
add.s64 %rd28, %rd4, %rd27;
ld.global.s8 %rd29, [%rd28];
add.s64 %rd121, %rd29, %rd121;
add.s64 %rd9, %rd5, %rd6;
setp.lt.u64	%p2, %rd9, %rd23;
mov.u64 %rd101, %rd9;
mov.u64 %rd105, %rd121;
mov.u64 %rd120, %rd105;
@%p2 bra BB107_2;

BB107_3:
mov.u64 %rd106, %rd120;
mov.u64 %rd10, %rd106;
setp.eq.s32	%p3, %r2, 0;
mov.u64 %rd115, %rd24;
@%p3 bra BB107_18;

shl.b64 %rd30, %rd3, 3;
mov.u64 %rd31, smemChar;
add.s64 %rd11, %rd31, %rd30;
setp.ge.u32	%p4, %r1, %r2;
@%p4 bra BB107_6;

st.shared.u64 [%rd11], %rd10;

BB107_6:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p5, %r3, %r2;
mov.u64 %rd117, %rd10;
@%p5 bra BB107_12;

div.u32 %r10, %r1, %r3;
setp.ne.s32	%p6, %r10, 0;
mov.u64 %rd107, %rd10;
mov.u64 %rd117, %rd107;
@%p6 bra BB107_12;

setp.lt.u32	%p7, %r1, %r2;
selp.b64	%rd118, %rd10, %rd24, %p7;
add.s32 %r13, %r3, %r1;
setp.ge.u32	%p8, %r13, %r2;
@%p8 bra BB107_11;

mov.u64 %rd119, %rd118;

BB107_10:
mul.wide.u32 %rd32, %r13, 8;
add.s64 %rd34, %rd31, %rd32;
ld.shared.u64 %rd35, [%rd34];
add.s64 %rd119, %rd35, %rd119;
add.s32 %r13, %r13, %r3;
setp.lt.u32	%p9, %r13, %r2;
mov.u64 %rd118, %rd119;
@%p9 bra BB107_10;

BB107_11:
mov.u64 %rd117, %rd118;
st.shared.u64 [%rd11], %rd117;

BB107_12:
mov.u64 %rd16, %rd117;
bar.sync 0;
cvt.u32.u64	%r11, %rd3;
setp.ne.s32	%p10, %r11, 0;
mov.u64 %rd115, %rd16;
@%p10 bra BB107_18;

setp.eq.s32	%p11, %r4, 32;
@%p11 bra BB107_17;
bra.uni BB107_14;

BB107_17:
ld.shared.u64 %rd39, [smemChar+8];
add.s64 %rd40, %rd39, %rd16;
ld.shared.u64 %rd41, [smemChar+16];
add.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+24];
add.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+32];
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+40];
add.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+48];
add.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+56];
add.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+64];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+72];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+80];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+88];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+96];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+104];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+112];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+120];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+128];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+136];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+144];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+152];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+160];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+168];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+176];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+184];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+192];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+200];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+208];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+216];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+224];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+232];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+240];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+248];
add.s64 %rd115, %rd99, %rd98;
bra.uni BB107_18;

BB107_14:
add.s64 %rd102, %rd31, 8;
mov.u32 %r14, 1;
setp.lt.u32	%p12, %r4, 2;
mov.u64 %rd113, %rd16;
mov.u64 %rd115, %rd113;
@%p12 bra BB107_18;

mov.u64 %rd116, %rd16;

BB107_16:
ld.shared.u64 %rd38, [%rd102];
add.s64 %rd116, %rd38, %rd116;
add.s64 %rd102, %rd102, 8;
add.s32 %r14, %r14, 1;
setp.lt.u32	%p13, %r14, %r4;
mov.u64 %rd115, %rd116;
@%p13 bra BB107_16;

BB107_18:
setp.ne.s32	%p14, %r1, 0;
@%p14 bra BB107_20;

cvta.to.global.u64 %rd100, %rd25;
st.global.u64 [%rd100], %rd115;

BB107_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<17>;
.reg .b32 %r<31>;
.reg .b64 %rd<152>;


ld.param.u64 %rd37, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd38, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd39, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
mov.u32 %r10, %nctaid.x;
cvt.u64.u32	%rd2, %r10;
add.s64 %rd40, %rd37, %rd2;
add.s64 %rd3, %rd40, -1;
and.b64 %rd41, %rd3, -4294967296;
setp.eq.s64	%p1, %rd41, 0;
@%p1 bra BB108_2;

div.u64 %rd128, %rd3, %rd2;
bra.uni BB108_3;

BB108_2:
cvt.u32.u64	%r11, %rd2;
cvt.u32.u64	%r12, %rd3;
div.u32 %r13, %r12, %r11;
cvt.u64.u32	%rd128, %r13;

BB108_3:
mov.u32 %r14, %ctaid.x;
cvt.u64.u32	%rd42, %r14;
mul.lo.s64 %rd43, %rd42, %rd128;
add.s32 %r15, %r14, 1;
cvt.u64.u32	%rd44, %r15;
mul.lo.s64 %rd45, %rd44, %rd128;
min.u64 %rd7, %rd45, %rd37;
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd46, %r16;
add.s64 %rd129, %rd46, %rd43;
setp.ge.u64	%p2, %rd129, %rd7;
mov.u64 %rd150, %rd38;
@%p2 bra BB108_9;

ld.param.u64 %rd9, [%rd1+16];
ld.param.u64 %rd10, [%rd1+208];
ld.param.u64 %rd11, [%rd1+216];
mov.u32 %r17, %ntid.x;
ld.param.u64 %rd47, [%rd1];
cvta.to.global.u64 %rd12, %rd47;
cvt.u64.u32	%rd13, %r17;
mov.u64 %rd151, %rd38;

BB108_5:
or.b64 %rd48, %rd129, %rd9;
and.b64 %rd49, %rd48, -4294967296;
setp.eq.s64	%p3, %rd49, 0;
@%p3 bra BB108_7;
bra.uni BB108_6;

BB108_7:
cvt.u32.u64	%r18, %rd9;
cvt.u32.u64	%r19, %rd129;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd130, %r20;
cvt.u64.u32	%rd131, %r21;
bra.uni BB108_8;

BB108_6:
div.u64 %rd130, %rd129, %rd9;
rem.u64 %rd131, %rd129, %rd9;

BB108_8:
mul.lo.s64 %rd50, %rd10, %rd130;
mul.lo.s64 %rd51, %rd11, %rd131;
add.s64 %rd52, %rd50, %rd51;
add.s64 %rd53, %rd12, %rd52;
ld.global.s8 %rd54, [%rd53];
add.s64 %rd151, %rd54, %rd151;
add.s64 %rd129, %rd13, %rd129;
setp.lt.u64	%p4, %rd129, %rd7;
mov.u64 %rd135, %rd151;
mov.u64 %rd150, %rd135;
@%p4 bra BB108_5;

BB108_9:
mov.u64 %rd136, %rd150;
mov.u64 %rd24, %rd136;
mov.u32 %r1, %ntid.x;
setp.eq.s32	%p5, %r1, 0;
mov.u64 %rd145, %rd38;
@%p5 bra BB108_24;

mul.wide.u32 %rd55, %r16, 8;
mov.u64 %rd56, smemChar;
add.s64 %rd25, %rd56, %rd55;
setp.ge.u32	%p6, %r16, %r1;
@%p6 bra BB108_12;

st.shared.u64 [%rd25], %rd24;

BB108_12:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r1, %r2;
setp.ge.u32	%p7, %r2, %r1;
mov.u64 %rd147, %rd24;
@%p7 bra BB108_18;

div.u32 %r24, %r16, %r2;
setp.ne.s32	%p8, %r24, 0;
mov.u64 %rd137, %rd24;
mov.u64 %rd147, %rd137;
@%p8 bra BB108_18;

setp.lt.u32	%p9, %r16, %r1;
selp.b64	%rd148, %rd24, %rd38, %p9;
add.s32 %r29, %r2, %r16;
setp.ge.u32	%p10, %r29, %r1;
@%p10 bra BB108_17;

mov.u64 %rd149, %rd148;

BB108_16:
mul.wide.u32 %rd57, %r29, 8;
add.s64 %rd59, %rd56, %rd57;
ld.shared.u64 %rd60, [%rd59];
add.s64 %rd149, %rd60, %rd149;
add.s32 %r29, %r29, %r2;
setp.lt.u32	%p11, %r29, %r1;
mov.u64 %rd148, %rd149;
@%p11 bra BB108_16;

BB108_17:
mov.u64 %rd147, %rd148;
st.shared.u64 [%rd25], %rd147;

BB108_18:
mov.u64 %rd30, %rd147;
bar.sync 0;
setp.ne.s32	%p12, %r16, 0;
mov.u64 %rd145, %rd30;
@%p12 bra BB108_24;

setp.eq.s32	%p13, %r3, 32;
@%p13 bra BB108_23;
bra.uni BB108_20;

BB108_23:
ld.shared.u64 %rd64, [smemChar+8];
add.s64 %rd65, %rd64, %rd30;
ld.shared.u64 %rd66, [smemChar+16];
add.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+24];
add.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+32];
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+40];
add.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+48];
add.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+56];
add.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+64];
add.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+72];
add.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+80];
add.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+88];
add.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+96];
add.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+104];
add.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+112];
add.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+120];
add.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+128];
add.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+136];
add.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+144];
add.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+152];
add.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+160];
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+168];
add.s64 %rd105, %rd104, %rd103;
ld.shared.u64 %rd106, [smemChar+176];
add.s64 %rd107, %rd106, %rd105;
ld.shared.u64 %rd108, [smemChar+184];
add.s64 %rd109, %rd108, %rd107;
ld.shared.u64 %rd110, [smemChar+192];
add.s64 %rd111, %rd110, %rd109;
ld.shared.u64 %rd112, [smemChar+200];
add.s64 %rd113, %rd112, %rd111;
ld.shared.u64 %rd114, [smemChar+208];
add.s64 %rd115, %rd114, %rd113;
ld.shared.u64 %rd116, [smemChar+216];
add.s64 %rd117, %rd116, %rd115;
ld.shared.u64 %rd118, [smemChar+224];
add.s64 %rd119, %rd118, %rd117;
ld.shared.u64 %rd120, [smemChar+232];
add.s64 %rd121, %rd120, %rd119;
ld.shared.u64 %rd122, [smemChar+240];
add.s64 %rd123, %rd122, %rd121;
ld.shared.u64 %rd124, [smemChar+248];
add.s64 %rd145, %rd124, %rd123;
bra.uni BB108_24;

BB108_20:
add.s64 %rd132, %rd56, 8;
mov.u32 %r30, 1;
setp.lt.u32	%p14, %r3, 2;
mov.u64 %rd143, %rd30;
mov.u64 %rd145, %rd143;
@%p14 bra BB108_24;

mov.u64 %rd146, %rd30;

BB108_22:
ld.shared.u64 %rd63, [%rd132];
add.s64 %rd146, %rd63, %rd146;
add.s64 %rd132, %rd132, 8;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p15, %r30, %r3;
mov.u64 %rd145, %rd146;
@%p15 bra BB108_22;

BB108_24:
setp.ne.s32	%p16, %r16, 0;
@%p16 bra BB108_26;

cvta.to.global.u64 %rd125, %rd39;
mul.wide.u32 %rd126, %r14, 8;
add.s64 %rd127, %rd125, %rd126;
st.global.u64 [%rd127], %rd145;

BB108_26:
ret;
}


.visible .entry _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<16>;
.reg .b32 %r<21>;
.reg .b64 %rd<136>;


ld.param.u64 %rd31, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd32, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd33, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd113, %r1;
setp.ge.u64	%p1, %rd113, %rd31;
mov.u64 %rd134, %rd32;
@%p1 bra BB109_6;

ld.param.u64 %rd3, [%rd1+16];
ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd1+216];
mov.u32 %r11, %ntid.x;
ld.param.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
cvt.u64.u32	%rd7, %r11;
mov.u64 %rd135, %rd32;

BB109_2:
or.b64 %rd35, %rd113, %rd3;
and.b64 %rd36, %rd35, -4294967296;
setp.eq.s64	%p2, %rd36, 0;
@%p2 bra BB109_4;
bra.uni BB109_3;

BB109_4:
cvt.u32.u64	%r12, %rd3;
cvt.u32.u64	%r13, %rd113;
div.u32 %r14, %r13, %r12;
rem.u32 %r15, %r13, %r12;
cvt.u64.u32	%rd114, %r14;
cvt.u64.u32	%rd115, %r15;
bra.uni BB109_5;

BB109_3:
div.u64 %rd114, %rd113, %rd3;
rem.u64 %rd115, %rd113, %rd3;

BB109_5:
mul.lo.s64 %rd37, %rd4, %rd114;
mul.lo.s64 %rd38, %rd5, %rd115;
add.s64 %rd39, %rd37, %rd38;
add.s64 %rd40, %rd6, %rd39;
ld.global.s8 %rd41, [%rd40];
add.s64 %rd135, %rd41, %rd135;
add.s64 %rd113, %rd7, %rd113;
setp.lt.u64	%p3, %rd113, %rd31;
mov.u64 %rd119, %rd135;
mov.u64 %rd134, %rd119;
@%p3 bra BB109_2;

BB109_6:
mov.u64 %rd120, %rd134;
mov.u64 %rd18, %rd120;
mov.u32 %r2, %ntid.x;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd129, %rd32;
@%p4 bra BB109_21;

mul.wide.u32 %rd42, %r1, 8;
mov.u64 %rd43, smemChar;
add.s64 %rd19, %rd43, %rd42;
setp.ge.u32	%p5, %r1, %r2;
@%p5 bra BB109_9;

st.shared.u64 [%rd19], %rd18;

BB109_9:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p6, %r3, %r2;
mov.u64 %rd131, %rd18;
@%p6 bra BB109_15;

div.u32 %r17, %r1, %r3;
setp.ne.s32	%p7, %r17, 0;
mov.u64 %rd121, %rd18;
mov.u64 %rd131, %rd121;
@%p7 bra BB109_15;

setp.lt.u32	%p8, %r1, %r2;
selp.b64	%rd132, %rd18, %rd32, %p8;
add.s32 %r19, %r3, %r1;
setp.ge.u32	%p9, %r19, %r2;
@%p9 bra BB109_14;

mov.u64 %rd133, %rd132;

BB109_13:
mul.wide.u32 %rd44, %r19, 8;
add.s64 %rd46, %rd43, %rd44;
ld.shared.u64 %rd47, [%rd46];
add.s64 %rd133, %rd47, %rd133;
add.s32 %r19, %r19, %r3;
setp.lt.u32	%p10, %r19, %r2;
mov.u64 %rd132, %rd133;
@%p10 bra BB109_13;

BB109_14:
mov.u64 %rd131, %rd132;
st.shared.u64 [%rd19], %rd131;

BB109_15:
mov.u64 %rd24, %rd131;
bar.sync 0;
setp.ne.s32	%p11, %r1, 0;
mov.u64 %rd129, %rd24;
@%p11 bra BB109_21;

setp.eq.s32	%p12, %r4, 32;
@%p12 bra BB109_20;
bra.uni BB109_17;

BB109_20:
ld.shared.u64 %rd51, [smemChar+8];
add.s64 %rd52, %rd51, %rd24;
ld.shared.u64 %rd53, [smemChar+16];
add.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+24];
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+32];
add.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+40];
add.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+48];
add.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+56];
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+64];
add.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+72];
add.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+80];
add.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+88];
add.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+96];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+104];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+112];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+120];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+128];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+136];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+144];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+152];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+160];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+168];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+176];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+184];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+192];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+200];
add.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+208];
add.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+216];
add.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+224];
add.s64 %rd106, %rd105, %rd104;
ld.shared.u64 %rd107, [smemChar+232];
add.s64 %rd108, %rd107, %rd106;
ld.shared.u64 %rd109, [smemChar+240];
add.s64 %rd110, %rd109, %rd108;
ld.shared.u64 %rd111, [smemChar+248];
add.s64 %rd129, %rd111, %rd110;
bra.uni BB109_21;

BB109_17:
add.s64 %rd116, %rd43, 8;
mov.u32 %r20, 1;
setp.lt.u32	%p13, %r4, 2;
mov.u64 %rd127, %rd24;
mov.u64 %rd129, %rd127;
@%p13 bra BB109_21;

mov.u64 %rd130, %rd24;

BB109_19:
ld.shared.u64 %rd50, [%rd116];
add.s64 %rd130, %rd50, %rd130;
add.s64 %rd116, %rd116, 8;
add.s32 %r20, %r20, 1;
setp.lt.u32	%p14, %r20, %r4;
mov.u64 %rd129, %rd130;
@%p14 bra BB109_19;

BB109_21:
setp.ne.s32	%p15, %r1, 0;
@%p15 bra BB109_23;

cvta.to.global.u64 %rd112, %rd33;
st.global.u64 [%rd112], %rd129;

BB109_23:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot110[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b32 %r<40>;
.reg .b64 %rd<182>;


mov.u64 %rd181, __local_depot110;
cvta.local.u64 %SP, %rd181;
ld.param.u64 %rd46, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd47, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd48, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd49, %SP, 0;
cvta.to.local.u64 %rd1, %rd49;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB110_2;

BB110_1:
mul.wide.s32 %rd50, %r36, 8;
add.s64 %rd51, %rd2, %rd50;
ld.param.u64 %rd52, [%rd51];
add.s64 %rd53, %rd1, %rd50;
st.local.u64 [%rd53], %rd52;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 52;
@%p2 bra BB110_1;

BB110_2:
mov.u32 %r16, %nctaid.x;
cvt.u64.u32	%rd4, %r16;
add.s64 %rd54, %rd46, %rd4;
add.s64 %rd5, %rd54, -1;
and.b64 %rd55, %rd5, -4294967296;
setp.eq.s64	%p3, %rd55, 0;
@%p3 bra BB110_4;

div.u64 %rd147, %rd5, %rd4;
bra.uni BB110_5;

BB110_4:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd5;
div.u32 %r19, %r18, %r17;
cvt.u64.u32	%rd147, %r19;

BB110_5:
mov.u32 %r20, %ctaid.x;
cvt.u64.u32	%rd56, %r20;
mul.lo.s64 %rd57, %rd56, %rd147;
add.s32 %r21, %r20, 1;
cvt.u64.u32	%rd58, %r21;
mul.lo.s64 %rd59, %rd58, %rd147;
min.u64 %rd9, %rd59, %rd46;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd60, %r22;
add.s64 %rd157, %rd60, %rd57;
setp.ge.u64	%p4, %rd157, %rd9;
mov.u64 %rd179, %rd47;
@%p4 bra BB110_13;

ld.local.u32 %r23, [%rd1+408];
add.s32 %r3, %r23, -1;
ld.local.u64 %rd11, [%rd1+208];
ld.local.u64 %rd61, [%rd1];
cvta.to.global.u64 %rd12, %rd61;
mul.wide.s32 %rd62, %r23, 8;
add.s64 %rd13, %rd1, %rd62;
mov.u64 %rd180, %rd47;

BB110_7:
mov.u64 %rd150, %rd157;
mov.u64 %rd14, %rd150;
mov.u64 %rd148, %rd13;
mov.u64 %rd159, 0;
mov.u64 %rd160, %rd159;
setp.lt.s32	%p5, %r3, 1;
mov.u32 %r37, %r3;
mov.u64 %rd154, %rd14;
mov.u64 %rd155, %rd14;
@%p5 bra BB110_12;

BB110_8:
mov.u64 %rd18, %rd155;
mov.u32 %r4, %r37;
ld.local.u64 %rd20, [%rd148];
or.b64 %rd65, %rd18, %rd20;
and.b64 %rd66, %rd65, -4294967296;
setp.eq.s64	%p6, %rd66, 0;
@%p6 bra BB110_10;
bra.uni BB110_9;

BB110_10:
cvt.u32.u64	%r24, %rd20;
cvt.u32.u64	%r25, %rd18;
div.u32 %r26, %r25, %r24;
rem.u32 %r27, %r25, %r24;
cvt.u64.u32	%rd156, %r26;
cvt.u64.u32	%rd149, %r27;
bra.uni BB110_11;

BB110_9:
div.u64 %rd156, %rd18, %rd20;
rem.u64 %rd149, %rd18, %rd20;

BB110_11:
mov.u64 %rd25, %rd156;
ld.local.u64 %rd67, [%rd148+200];
mul.lo.s64 %rd68, %rd67, %rd149;
add.s64 %rd160, %rd68, %rd160;
add.s64 %rd148, %rd148, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p7, %r5, 0;
mov.u32 %r37, %r5;
mov.u64 %rd154, %rd25;
mov.u64 %rd155, %rd25;
mov.u64 %rd159, %rd160;
@%p7 bra BB110_8;

BB110_12:
mul.lo.s64 %rd69, %rd11, %rd154;
add.s64 %rd70, %rd69, %rd159;
add.s64 %rd71, %rd12, %rd70;
ld.global.s8 %rd72, [%rd71];
add.s64 %rd180, %rd72, %rd180;
mov.u32 %r28, %ntid.x;
cvt.u64.u32	%rd73, %r28;
add.s64 %rd157, %rd73, %rd14;
setp.lt.u64	%p8, %rd157, %rd9;
mov.u64 %rd164, %rd180;
mov.u64 %rd179, %rd164;
@%p8 bra BB110_7;

BB110_13:
mov.u64 %rd165, %rd179;
mov.u64 %rd33, %rd165;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p9, %r6, 0;
mov.u64 %rd174, %rd47;
@%p9 bra BB110_28;

mul.wide.u32 %rd74, %r22, 8;
mov.u64 %rd75, smemChar;
add.s64 %rd34, %rd75, %rd74;
setp.ge.u32	%p10, %r22, %r6;
@%p10 bra BB110_16;

st.shared.u64 [%rd34], %rd33;

BB110_16:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p11, %r7, %r6;
mov.u64 %rd176, %rd33;
@%p11 bra BB110_22;

div.u32 %r31, %r22, %r7;
setp.ne.s32	%p12, %r31, 0;
mov.u64 %rd166, %rd33;
mov.u64 %rd176, %rd166;
@%p12 bra BB110_22;

setp.lt.u32	%p13, %r22, %r6;
selp.b64	%rd177, %rd33, %rd47, %p13;
add.s32 %r38, %r7, %r22;
setp.ge.u32	%p14, %r38, %r6;
@%p14 bra BB110_21;

mov.u64 %rd178, %rd177;

BB110_20:
mul.wide.u32 %rd76, %r38, 8;
add.s64 %rd78, %rd75, %rd76;
ld.shared.u64 %rd79, [%rd78];
add.s64 %rd178, %rd79, %rd178;
add.s32 %r38, %r38, %r7;
setp.lt.u32	%p15, %r38, %r6;
mov.u64 %rd177, %rd178;
@%p15 bra BB110_20;

BB110_21:
mov.u64 %rd176, %rd177;
st.shared.u64 [%rd34], %rd176;

BB110_22:
mov.u64 %rd39, %rd176;
bar.sync 0;
setp.ne.s32	%p16, %r22, 0;
mov.u64 %rd174, %rd39;
@%p16 bra BB110_28;

setp.eq.s32	%p17, %r8, 32;
@%p17 bra BB110_27;
bra.uni BB110_24;

BB110_27:
ld.shared.u64 %rd83, [smemChar+8];
add.s64 %rd84, %rd83, %rd39;
ld.shared.u64 %rd85, [smemChar+16];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+24];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+32];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+40];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+48];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+56];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+64];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+72];
add.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+80];
add.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+88];
add.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+96];
add.s64 %rd106, %rd105, %rd104;
ld.shared.u64 %rd107, [smemChar+104];
add.s64 %rd108, %rd107, %rd106;
ld.shared.u64 %rd109, [smemChar+112];
add.s64 %rd110, %rd109, %rd108;
ld.shared.u64 %rd111, [smemChar+120];
add.s64 %rd112, %rd111, %rd110;
ld.shared.u64 %rd113, [smemChar+128];
add.s64 %rd114, %rd113, %rd112;
ld.shared.u64 %rd115, [smemChar+136];
add.s64 %rd116, %rd115, %rd114;
ld.shared.u64 %rd117, [smemChar+144];
add.s64 %rd118, %rd117, %rd116;
ld.shared.u64 %rd119, [smemChar+152];
add.s64 %rd120, %rd119, %rd118;
ld.shared.u64 %rd121, [smemChar+160];
add.s64 %rd122, %rd121, %rd120;
ld.shared.u64 %rd123, [smemChar+168];
add.s64 %rd124, %rd123, %rd122;
ld.shared.u64 %rd125, [smemChar+176];
add.s64 %rd126, %rd125, %rd124;
ld.shared.u64 %rd127, [smemChar+184];
add.s64 %rd128, %rd127, %rd126;
ld.shared.u64 %rd129, [smemChar+192];
add.s64 %rd130, %rd129, %rd128;
ld.shared.u64 %rd131, [smemChar+200];
add.s64 %rd132, %rd131, %rd130;
ld.shared.u64 %rd133, [smemChar+208];
add.s64 %rd134, %rd133, %rd132;
ld.shared.u64 %rd135, [smemChar+216];
add.s64 %rd136, %rd135, %rd134;
ld.shared.u64 %rd137, [smemChar+224];
add.s64 %rd138, %rd137, %rd136;
ld.shared.u64 %rd139, [smemChar+232];
add.s64 %rd140, %rd139, %rd138;
ld.shared.u64 %rd141, [smemChar+240];
add.s64 %rd142, %rd141, %rd140;
ld.shared.u64 %rd143, [smemChar+248];
add.s64 %rd174, %rd143, %rd142;
bra.uni BB110_28;

BB110_24:
add.s64 %rd161, %rd75, 8;
mov.u32 %r39, 1;
setp.lt.u32	%p18, %r8, 2;
mov.u64 %rd172, %rd39;
mov.u64 %rd174, %rd172;
@%p18 bra BB110_28;

mov.u64 %rd175, %rd39;

BB110_26:
ld.shared.u64 %rd82, [%rd161];
add.s64 %rd175, %rd82, %rd175;
add.s64 %rd161, %rd161, 8;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p19, %r39, %r8;
mov.u64 %rd174, %rd175;
@%p19 bra BB110_26;

BB110_28:
setp.ne.s32	%p20, %r22, 0;
@%p20 bra BB110_30;

cvta.to.global.u64 %rd144, %rd48;
mul.wide.u32 %rd145, %r20, 8;
add.s64 %rd146, %rd144, %rd145;
st.global.u64 [%rd146], %rd174;

BB110_30:
ret;
}


.visible .entry _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot111[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<33>;
.reg .b64 %rd<167>;


mov.u64 %rd166, __local_depot111;
cvta.local.u64 %SP, %rd166;
ld.param.u64 %rd41, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd42, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd43, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceAddIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd44, %SP, 0;
cvta.to.local.u64 %rd1, %rd44;
mov.u32 %r29, 0;
mov.pred %p1, 0;
@%p1 bra BB111_2;

BB111_1:
mul.wide.s32 %rd45, %r29, 8;
add.s64 %rd46, %rd2, %rd45;
ld.param.u64 %rd47, [%rd46];
add.s64 %rd48, %rd1, %rd45;
st.local.u64 [%rd48], %rd47;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p2, %r29, 52;
@%p2 bra BB111_1;

BB111_2:
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd142, %r16;
setp.ge.u64	%p3, %rd142, %rd41;
mov.u64 %rd164, %rd42;
@%p3 bra BB111_10;

ld.local.u32 %r17, [%rd1+408];
add.s32 %r3, %r17, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd49, [%rd1];
cvta.to.global.u64 %rd6, %rd49;
mul.wide.s32 %rd50, %r17, 8;
add.s64 %rd7, %rd1, %rd50;
mov.u64 %rd165, %rd42;

BB111_4:
mov.u64 %rd135, %rd142;
mov.u64 %rd8, %rd135;
mov.u64 %rd133, %rd7;
mov.u64 %rd144, 0;
mov.u64 %rd145, %rd144;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r30, %r3;
mov.u64 %rd139, %rd8;
mov.u64 %rd140, %rd8;
@%p4 bra BB111_9;

BB111_5:
mov.u64 %rd12, %rd140;
mov.u32 %r4, %r30;
ld.local.u64 %rd15, [%rd133];
or.b64 %rd53, %rd12, %rd15;
and.b64 %rd54, %rd53, -4294967296;
setp.eq.s64	%p5, %rd54, 0;
@%p5 bra BB111_7;
bra.uni BB111_6;

BB111_7:
cvt.u32.u64	%r18, %rd15;
cvt.u32.u64	%r19, %rd12;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd141, %r20;
cvt.u64.u32	%rd134, %r21;
bra.uni BB111_8;

BB111_6:
div.u64 %rd141, %rd12, %rd15;
rem.u64 %rd134, %rd12, %rd15;

BB111_8:
mov.u64 %rd20, %rd141;
ld.local.u64 %rd55, [%rd133+200];
mul.lo.s64 %rd56, %rd55, %rd134;
add.s64 %rd145, %rd56, %rd145;
add.s64 %rd133, %rd133, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r30, %r5;
mov.u64 %rd139, %rd20;
mov.u64 %rd140, %rd20;
mov.u64 %rd144, %rd145;
@%p6 bra BB111_5;

BB111_9:
mul.lo.s64 %rd57, %rd5, %rd139;
add.s64 %rd58, %rd57, %rd144;
add.s64 %rd59, %rd6, %rd58;
ld.global.s8 %rd60, [%rd59];
add.s64 %rd165, %rd60, %rd165;
mov.u32 %r22, %ntid.x;
cvt.u64.u32	%rd61, %r22;
add.s64 %rd142, %rd61, %rd8;
setp.lt.u64	%p7, %rd142, %rd41;
mov.u64 %rd149, %rd165;
mov.u64 %rd164, %rd149;
@%p7 bra BB111_4;

BB111_10:
mov.u64 %rd150, %rd164;
mov.u64 %rd28, %rd150;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p8, %r6, 0;
mov.u64 %rd159, %rd42;
@%p8 bra BB111_25;

mul.wide.u32 %rd62, %r16, 8;
mov.u64 %rd63, smemChar;
add.s64 %rd29, %rd63, %rd62;
setp.ge.u32	%p9, %r16, %r6;
@%p9 bra BB111_13;

st.shared.u64 [%rd29], %rd28;

BB111_13:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p10, %r7, %r6;
mov.u64 %rd161, %rd28;
@%p10 bra BB111_19;

div.u32 %r25, %r16, %r7;
setp.ne.s32	%p11, %r25, 0;
mov.u64 %rd151, %rd28;
mov.u64 %rd161, %rd151;
@%p11 bra BB111_19;

setp.lt.u32	%p12, %r16, %r6;
selp.b64	%rd162, %rd28, %rd42, %p12;
add.s32 %r31, %r7, %r16;
setp.ge.u32	%p13, %r31, %r6;
@%p13 bra BB111_18;

mov.u64 %rd163, %rd162;

BB111_17:
mul.wide.u32 %rd64, %r31, 8;
add.s64 %rd66, %rd63, %rd64;
ld.shared.u64 %rd67, [%rd66];
add.s64 %rd163, %rd67, %rd163;
add.s32 %r31, %r31, %r7;
setp.lt.u32	%p14, %r31, %r6;
mov.u64 %rd162, %rd163;
@%p14 bra BB111_17;

BB111_18:
mov.u64 %rd161, %rd162;
st.shared.u64 [%rd29], %rd161;

BB111_19:
mov.u64 %rd34, %rd161;
bar.sync 0;
setp.ne.s32	%p15, %r16, 0;
mov.u64 %rd159, %rd34;
@%p15 bra BB111_25;

setp.eq.s32	%p16, %r8, 32;
@%p16 bra BB111_24;
bra.uni BB111_21;

BB111_24:
ld.shared.u64 %rd71, [smemChar+8];
add.s64 %rd72, %rd71, %rd34;
ld.shared.u64 %rd73, [smemChar+16];
add.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+24];
add.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+32];
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+40];
add.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+48];
add.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+56];
add.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+64];
add.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+72];
add.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+80];
add.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+88];
add.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+96];
add.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+104];
add.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+112];
add.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+120];
add.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+128];
add.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+136];
add.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+144];
add.s64 %rd106, %rd105, %rd104;
ld.shared.u64 %rd107, [smemChar+152];
add.s64 %rd108, %rd107, %rd106;
ld.shared.u64 %rd109, [smemChar+160];
add.s64 %rd110, %rd109, %rd108;
ld.shared.u64 %rd111, [smemChar+168];
add.s64 %rd112, %rd111, %rd110;
ld.shared.u64 %rd113, [smemChar+176];
add.s64 %rd114, %rd113, %rd112;
ld.shared.u64 %rd115, [smemChar+184];
add.s64 %rd116, %rd115, %rd114;
ld.shared.u64 %rd117, [smemChar+192];
add.s64 %rd118, %rd117, %rd116;
ld.shared.u64 %rd119, [smemChar+200];
add.s64 %rd120, %rd119, %rd118;
ld.shared.u64 %rd121, [smemChar+208];
add.s64 %rd122, %rd121, %rd120;
ld.shared.u64 %rd123, [smemChar+216];
add.s64 %rd124, %rd123, %rd122;
ld.shared.u64 %rd125, [smemChar+224];
add.s64 %rd126, %rd125, %rd124;
ld.shared.u64 %rd127, [smemChar+232];
add.s64 %rd128, %rd127, %rd126;
ld.shared.u64 %rd129, [smemChar+240];
add.s64 %rd130, %rd129, %rd128;
ld.shared.u64 %rd131, [smemChar+248];
add.s64 %rd159, %rd131, %rd130;
bra.uni BB111_25;

BB111_21:
add.s64 %rd146, %rd63, 8;
mov.u32 %r32, 1;
setp.lt.u32	%p17, %r8, 2;
mov.u64 %rd157, %rd34;
mov.u64 %rd159, %rd157;
@%p17 bra BB111_25;

mov.u64 %rd160, %rd34;

BB111_23:
ld.shared.u64 %rd70, [%rd146];
add.s64 %rd160, %rd70, %rd160;
add.s64 %rd146, %rd146, 8;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p18, %r32, %r8;
mov.u64 %rd159, %rd160;
@%p18 bra BB111_23;

BB111_25:
setp.ne.s32	%p19, %r16, 0;
@%p19 bra BB111_27;

cvta.to.global.u64 %rd132, %rd43;
st.global.u64 [%rd132], %rd159;

BB111_27:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<29>;
.reg .b64 %rd<117>;


ld.param.u32 %r16, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd17, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd18, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd19, _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd20, [%rd19];
cvta.to.global.u64 %rd1, %rd20;
ld.param.u32 %r1, [%rd19+108];
mov.u32 %r17, %nctaid.x;
add.s32 %r18, %r16, %r17;
add.s32 %r19, %r18, -1;
div.u32 %r20, %r19, %r17;
mov.u32 %r2, %ctaid.x;
add.s32 %r21, %r2, 1;
mul.lo.s32 %r22, %r21, %r20;
min.u32 %r3, %r22, %r16;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r26, %r2, %r20, %r4;
mov.u32 %r6, %ntid.x;
setp.ge.u32	%p1, %r26, %r3;
mov.u64 %rd115, %rd17;
@%p1 bra BB112_3;

mov.u64 %rd116, %rd17;

BB112_2:
mul.lo.s32 %r23, %r26, %r1;
cvt.u64.u32	%rd21, %r23;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rd23, [%rd22];
mul.lo.s64 %rd116, %rd23, %rd116;
add.s32 %r26, %r6, %r26;
setp.lt.u32	%p2, %r26, %r3;
mov.u64 %rd100, %rd116;
mov.u64 %rd115, %rd100;
@%p2 bra BB112_2;

BB112_3:
mov.u64 %rd101, %rd115;
mov.u64 %rd4, %rd101;
setp.eq.s32	%p3, %r6, 0;
mov.u64 %rd110, %rd17;
@%p3 bra BB112_18;

mul.wide.u32 %rd24, %r4, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd5, %rd25, %rd24;
setp.ge.u32	%p4, %r4, %r6;
@%p4 bra BB112_6;

st.shared.u64 [%rd5], %rd4;

BB112_6:
bar.sync 0;
mov.u32 %r9, WARP_SZ;
min.u32 %r10, %r6, %r9;
setp.ge.u32	%p5, %r9, %r6;
mov.u64 %rd112, %rd4;
@%p5 bra BB112_12;

div.u32 %r24, %r4, %r9;
setp.ne.s32	%p6, %r24, 0;
mov.u64 %rd102, %rd4;
mov.u64 %rd112, %rd102;
@%p6 bra BB112_12;

setp.lt.u32	%p7, %r4, %r6;
selp.b64	%rd113, %rd4, %rd17, %p7;
add.s32 %r27, %r9, %r4;
setp.ge.u32	%p8, %r27, %r6;
@%p8 bra BB112_11;

mov.u64 %rd114, %rd113;

BB112_10:
mul.wide.u32 %rd26, %r27, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
mul.lo.s64 %rd114, %rd29, %rd114;
add.s32 %r27, %r27, %r9;
setp.lt.u32	%p9, %r27, %r6;
mov.u64 %rd113, %rd114;
@%p9 bra BB112_10;

BB112_11:
mov.u64 %rd112, %rd113;
st.shared.u64 [%rd5], %rd112;

BB112_12:
mov.u64 %rd10, %rd112;
bar.sync 0;
setp.ne.s32	%p10, %r4, 0;
mov.u64 %rd110, %rd10;
@%p10 bra BB112_18;

setp.eq.s32	%p11, %r10, 32;
@%p11 bra BB112_17;
bra.uni BB112_14;

BB112_17:
ld.shared.u64 %rd33, [smemChar+8];
mul.lo.s64 %rd34, %rd33, %rd10;
ld.shared.u64 %rd35, [smemChar+16];
mul.lo.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
mul.lo.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
mul.lo.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
mul.lo.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
mul.lo.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
mul.lo.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
mul.lo.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
mul.lo.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
mul.lo.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
mul.lo.s64 %rd110, %rd93, %rd92;
bra.uni BB112_18;

BB112_14:
add.s64 %rd97, %rd25, 8;
mov.u32 %r28, 1;
setp.lt.u32	%p12, %r10, 2;
mov.u64 %rd108, %rd10;
mov.u64 %rd110, %rd108;
@%p12 bra BB112_18;

mov.u64 %rd111, %rd10;

BB112_16:
ld.shared.u64 %rd32, [%rd97];
mul.lo.s64 %rd111, %rd32, %rd111;
add.s64 %rd97, %rd97, 8;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p13, %r28, %r10;
mov.u64 %rd110, %rd111;
@%p13 bra BB112_16;

BB112_18:
setp.ne.s32	%p14, %r4, 0;
@%p14 bra BB112_20;

cvta.to.global.u64 %rd94, %rd18;
mul.wide.u32 %rd95, %r2, 8;
add.s64 %rd96, %rd94, %rd95;
st.global.u64 [%rd96], %rd110;

BB112_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass2Il14ReduceMultiplyIlEEviT_T0_PS2_S4_(
.param .u32 _Z20kernelReduceAllPass2Il14ReduceMultiplyIlEEviT_T0_PS2_S4__param_0,
.param .u64 _Z20kernelReduceAllPass2Il14ReduceMultiplyIlEEviT_T0_PS2_S4__param_1,
.param .align 1 .b8 _Z20kernelReduceAllPass2Il14ReduceMultiplyIlEEviT_T0_PS2_S4__param_2[1],
.param .u64 _Z20kernelReduceAllPass2Il14ReduceMultiplyIlEEviT_T0_PS2_S4__param_3,
.param .u64 _Z20kernelReduceAllPass2Il14ReduceMultiplyIlEEviT_T0_PS2_S4__param_4
)
{
.reg .pred %p<14>;
.reg .b32 %r<14>;
.reg .b64 %rd<109>;


ld.param.u32 %r9, [_Z20kernelReduceAllPass2Il14ReduceMultiplyIlEEviT_T0_PS2_S4__param_0];
ld.param.u64 %rd15, [_Z20kernelReduceAllPass2Il14ReduceMultiplyIlEEviT_T0_PS2_S4__param_1];
ld.param.u64 %rd16, [_Z20kernelReduceAllPass2Il14ReduceMultiplyIlEEviT_T0_PS2_S4__param_3];
ld.param.u64 %rd17, [_Z20kernelReduceAllPass2Il14ReduceMultiplyIlEEviT_T0_PS2_S4__param_4];
mov.u32 %r1, %tid.x;
setp.ge.u32	%p1, %r1, %r9;
mov.u64 %rd108, %rd15;
@%p1 bra BB113_2;

cvta.to.global.u64 %rd18, %rd16;
mul.wide.u32 %rd19, %r1, 8;
add.s64 %rd20, %rd18, %rd19;
ld.global.u64 %rd1, [%rd20];
mov.u64 %rd108, %rd1;

BB113_2:
mov.u64 %rd94, %rd108;
mov.u64 %rd2, %rd94;
setp.eq.s32	%p2, %r9, 0;
mov.u64 %rd103, %rd15;
@%p2 bra BB113_17;

mul.wide.u32 %rd21, %r1, 8;
mov.u64 %rd22, smemChar;
add.s64 %rd3, %rd22, %rd21;
@%p1 bra BB113_5;

st.shared.u64 [%rd3], %rd2;

BB113_5:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r9, %r2;
setp.ge.u32	%p4, %r2, %r9;
mov.u64 %rd105, %rd2;
@%p4 bra BB113_11;

div.u32 %r10, %r1, %r2;
setp.ne.s32	%p5, %r10, 0;
mov.u64 %rd95, %rd2;
mov.u64 %rd105, %rd95;
@%p5 bra BB113_11;

setp.lt.u32	%p6, %r1, %r9;
selp.b64	%rd106, %rd2, %rd15, %p6;
add.s32 %r12, %r2, %r1;
setp.ge.u32	%p7, %r12, %r9;
@%p7 bra BB113_10;

mov.u64 %rd107, %rd106;

BB113_9:
mul.wide.u32 %rd23, %r12, 8;
add.s64 %rd25, %rd22, %rd23;
ld.shared.u64 %rd26, [%rd25];
mul.lo.s64 %rd107, %rd26, %rd107;
add.s32 %r12, %r12, %r2;
setp.lt.u32	%p8, %r12, %r9;
mov.u64 %rd106, %rd107;
@%p8 bra BB113_9;

BB113_10:
mov.u64 %rd105, %rd106;
st.shared.u64 [%rd3], %rd105;

BB113_11:
mov.u64 %rd8, %rd105;
bar.sync 0;
setp.ne.s32	%p9, %r1, 0;
mov.u64 %rd103, %rd8;
@%p9 bra BB113_17;

setp.eq.s32	%p10, %r3, 32;
@%p10 bra BB113_16;
bra.uni BB113_13;

BB113_16:
ld.shared.u64 %rd30, [smemChar+8];
mul.lo.s64 %rd31, %rd30, %rd8;
ld.shared.u64 %rd32, [smemChar+16];
mul.lo.s64 %rd33, %rd32, %rd31;
ld.shared.u64 %rd34, [smemChar+24];
mul.lo.s64 %rd35, %rd34, %rd33;
ld.shared.u64 %rd36, [smemChar+32];
mul.lo.s64 %rd37, %rd36, %rd35;
ld.shared.u64 %rd38, [smemChar+40];
mul.lo.s64 %rd39, %rd38, %rd37;
ld.shared.u64 %rd40, [smemChar+48];
mul.lo.s64 %rd41, %rd40, %rd39;
ld.shared.u64 %rd42, [smemChar+56];
mul.lo.s64 %rd43, %rd42, %rd41;
ld.shared.u64 %rd44, [smemChar+64];
mul.lo.s64 %rd45, %rd44, %rd43;
ld.shared.u64 %rd46, [smemChar+72];
mul.lo.s64 %rd47, %rd46, %rd45;
ld.shared.u64 %rd48, [smemChar+80];
mul.lo.s64 %rd49, %rd48, %rd47;
ld.shared.u64 %rd50, [smemChar+88];
mul.lo.s64 %rd51, %rd50, %rd49;
ld.shared.u64 %rd52, [smemChar+96];
mul.lo.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd54, [smemChar+104];
mul.lo.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+112];
mul.lo.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+120];
mul.lo.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+128];
mul.lo.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+136];
mul.lo.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+144];
mul.lo.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+152];
mul.lo.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+160];
mul.lo.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+168];
mul.lo.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+176];
mul.lo.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+184];
mul.lo.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+192];
mul.lo.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+200];
mul.lo.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+208];
mul.lo.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+216];
mul.lo.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+224];
mul.lo.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+232];
mul.lo.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+240];
mul.lo.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+248];
mul.lo.s64 %rd103, %rd90, %rd89;
bra.uni BB113_17;

BB113_13:
add.s64 %rd92, %rd22, 8;
mov.u32 %r13, 1;
setp.lt.u32	%p11, %r3, 2;
mov.u64 %rd101, %rd8;
mov.u64 %rd103, %rd101;
@%p11 bra BB113_17;

mov.u64 %rd104, %rd8;

BB113_15:
ld.shared.u64 %rd29, [%rd92];
mul.lo.s64 %rd104, %rd29, %rd104;
add.s64 %rd92, %rd92, 8;
add.s32 %r13, %r13, 1;
setp.lt.u32	%p12, %r13, %r3;
mov.u64 %rd103, %rd104;
@%p12 bra BB113_15;

BB113_17:
setp.ne.s32	%p13, %r1, 0;
@%p13 bra BB113_19;

cvta.to.global.u64 %rd91, %rd17;
st.global.u64 [%rd91], %rd103;

BB113_19:
ret;
}


.visible .entry _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<20>;
.reg .b64 %rd<115>;


ld.param.u32 %r13, [_Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd17, [_Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd18, [_Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd19, _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd20, [%rd19];
cvta.to.global.u64 %rd1, %rd20;
ld.param.u32 %r1, [%rd19+108];
mov.u32 %r2, %tid.x;
mov.u32 %r3, %ntid.x;
setp.ge.u32	%p1, %r2, %r13;
mov.u64 %rd113, %rd17;
@%p1 bra BB114_3;

mov.u32 %r17, %r2;
mov.u64 %rd114, %rd17;

BB114_2:
mov.u32 %r4, %r17;
mul.lo.s32 %r14, %r4, %r1;
cvt.u64.u32	%rd21, %r14;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rd23, [%rd22];
mul.lo.s64 %rd114, %rd23, %rd114;
add.s32 %r5, %r3, %r4;
setp.lt.u32	%p2, %r5, %r13;
mov.u32 %r17, %r5;
mov.u64 %rd98, %rd114;
mov.u64 %rd113, %rd98;
@%p2 bra BB114_2;

BB114_3:
mov.u64 %rd99, %rd113;
mov.u64 %rd4, %rd99;
setp.eq.s32	%p3, %r3, 0;
mov.u64 %rd108, %rd17;
@%p3 bra BB114_18;

mul.wide.u32 %rd24, %r2, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd5, %rd25, %rd24;
setp.ge.u32	%p4, %r2, %r3;
@%p4 bra BB114_6;

st.shared.u64 [%rd5], %rd4;

BB114_6:
bar.sync 0;
mov.u32 %r6, WARP_SZ;
min.u32 %r7, %r3, %r6;
setp.ge.u32	%p5, %r6, %r3;
mov.u64 %rd110, %rd4;
@%p5 bra BB114_12;

div.u32 %r15, %r2, %r6;
setp.ne.s32	%p6, %r15, 0;
mov.u64 %rd100, %rd4;
mov.u64 %rd110, %rd100;
@%p6 bra BB114_12;

setp.lt.u32	%p7, %r2, %r3;
selp.b64	%rd111, %rd4, %rd17, %p7;
add.s32 %r18, %r6, %r2;
setp.ge.u32	%p8, %r18, %r3;
@%p8 bra BB114_11;

mov.u64 %rd112, %rd111;

BB114_10:
mul.wide.u32 %rd26, %r18, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
mul.lo.s64 %rd112, %rd29, %rd112;
add.s32 %r18, %r18, %r6;
setp.lt.u32	%p9, %r18, %r3;
mov.u64 %rd111, %rd112;
@%p9 bra BB114_10;

BB114_11:
mov.u64 %rd110, %rd111;
st.shared.u64 [%rd5], %rd110;

BB114_12:
mov.u64 %rd10, %rd110;
bar.sync 0;
setp.ne.s32	%p10, %r2, 0;
mov.u64 %rd108, %rd10;
@%p10 bra BB114_18;

setp.eq.s32	%p11, %r7, 32;
@%p11 bra BB114_17;
bra.uni BB114_14;

BB114_17:
ld.shared.u64 %rd33, [smemChar+8];
mul.lo.s64 %rd34, %rd33, %rd10;
ld.shared.u64 %rd35, [smemChar+16];
mul.lo.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
mul.lo.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
mul.lo.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
mul.lo.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
mul.lo.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
mul.lo.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
mul.lo.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
mul.lo.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
mul.lo.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
mul.lo.s64 %rd108, %rd93, %rd92;
bra.uni BB114_18;

BB114_14:
add.s64 %rd95, %rd25, 8;
mov.u32 %r19, 1;
setp.lt.u32	%p12, %r7, 2;
mov.u64 %rd106, %rd10;
mov.u64 %rd108, %rd106;
@%p12 bra BB114_18;

mov.u64 %rd109, %rd10;

BB114_16:
ld.shared.u64 %rd32, [%rd95];
mul.lo.s64 %rd109, %rd32, %rd109;
add.s64 %rd95, %rd95, 8;
add.s32 %r19, %r19, 1;
setp.lt.u32	%p13, %r19, %r7;
mov.u64 %rd108, %rd109;
@%p13 bra BB114_16;

BB114_18:
setp.ne.s32	%p14, %r2, 0;
@%p14 bra BB114_20;

cvta.to.global.u64 %rd94, %rd18;
st.global.u64 [%rd94], %rd108;

BB114_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<36>;
.reg .b64 %rd<117>;


ld.param.u32 %r18, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd18, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd19, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u32 %r1, [%rd1+12];
ld.param.u32 %r2, [%rd1+108];
ld.param.u32 %r3, [%rd1+112];
mov.u32 %r19, %nctaid.x;
add.s32 %r20, %r18, %r19;
add.s32 %r21, %r20, -1;
div.u32 %r22, %r21, %r19;
mov.u32 %r23, %ctaid.x;
add.s32 %r24, %r23, 1;
mul.lo.s32 %r25, %r24, %r22;
min.u32 %r4, %r25, %r18;
mov.u32 %r5, %tid.x;
mad.lo.s32 %r33, %r23, %r22, %r5;
setp.ge.u32	%p1, %r33, %r4;
mov.u64 %rd115, %rd18;
@%p1 bra BB115_3;

mov.u32 %r7, %ntid.x;
ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd2, %rd20;
mov.u64 %rd116, %rd18;

BB115_2:
rem.u32 %r26, %r33, %r1;
mul.lo.s32 %r27, %r3, %r26;
div.u32 %r28, %r33, %r1;
mad.lo.s32 %r29, %r2, %r28, %r27;
cvt.u64.u32	%rd21, %r29;
add.s64 %rd22, %rd2, %rd21;
ld.global.s8 %rd23, [%rd22];
mul.lo.s64 %rd116, %rd23, %rd116;
add.s32 %r33, %r7, %r33;
setp.lt.u32	%p2, %r33, %r4;
mov.u64 %rd100, %rd116;
mov.u64 %rd115, %rd100;
@%p2 bra BB115_2;

BB115_3:
mov.u64 %rd101, %rd115;
mov.u64 %rd5, %rd101;
mov.u32 %r10, %ntid.x;
setp.eq.s32	%p3, %r10, 0;
mov.u64 %rd110, %rd18;
@%p3 bra BB115_18;

mul.wide.u32 %rd24, %r5, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd6, %rd25, %rd24;
setp.ge.u32	%p4, %r5, %r10;
@%p4 bra BB115_6;

st.shared.u64 [%rd6], %rd5;

BB115_6:
bar.sync 0;
mov.u32 %r11, WARP_SZ;
min.u32 %r12, %r10, %r11;
setp.ge.u32	%p5, %r11, %r10;
mov.u64 %rd112, %rd5;
@%p5 bra BB115_12;

div.u32 %r30, %r5, %r11;
setp.ne.s32	%p6, %r30, 0;
mov.u64 %rd102, %rd5;
mov.u64 %rd112, %rd102;
@%p6 bra BB115_12;

setp.lt.u32	%p7, %r5, %r10;
selp.b64	%rd113, %rd5, %rd18, %p7;
add.s32 %r34, %r11, %r5;
setp.ge.u32	%p8, %r34, %r10;
@%p8 bra BB115_11;

mov.u64 %rd114, %rd113;

BB115_10:
mul.wide.u32 %rd26, %r34, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
mul.lo.s64 %rd114, %rd29, %rd114;
add.s32 %r34, %r34, %r11;
setp.lt.u32	%p9, %r34, %r10;
mov.u64 %rd113, %rd114;
@%p9 bra BB115_10;

BB115_11:
mov.u64 %rd112, %rd113;
st.shared.u64 [%rd6], %rd112;

BB115_12:
mov.u64 %rd11, %rd112;
bar.sync 0;
setp.ne.s32	%p10, %r5, 0;
mov.u64 %rd110, %rd11;
@%p10 bra BB115_18;

setp.eq.s32	%p11, %r12, 32;
@%p11 bra BB115_17;
bra.uni BB115_14;

BB115_17:
ld.shared.u64 %rd33, [smemChar+8];
mul.lo.s64 %rd34, %rd33, %rd11;
ld.shared.u64 %rd35, [smemChar+16];
mul.lo.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
mul.lo.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
mul.lo.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
mul.lo.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
mul.lo.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
mul.lo.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
mul.lo.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
mul.lo.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
mul.lo.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
mul.lo.s64 %rd110, %rd93, %rd92;
bra.uni BB115_18;

BB115_14:
add.s64 %rd97, %rd25, 8;
mov.u32 %r35, 1;
setp.lt.u32	%p12, %r12, 2;
mov.u64 %rd108, %rd11;
mov.u64 %rd110, %rd108;
@%p12 bra BB115_18;

mov.u64 %rd111, %rd11;

BB115_16:
ld.shared.u64 %rd32, [%rd97];
mul.lo.s64 %rd111, %rd32, %rd111;
add.s64 %rd97, %rd97, 8;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p13, %r35, %r12;
mov.u64 %rd110, %rd111;
@%p13 bra BB115_16;

BB115_18:
setp.ne.s32	%p14, %r5, 0;
@%p14 bra BB115_20;

cvta.to.global.u64 %rd94, %rd19;
mul.wide.u32 %rd95, %r23, 8;
add.s64 %rd96, %rd94, %rd95;
st.global.u64 [%rd96], %rd110;

BB115_20:
ret;
}


.visible .entry _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<26>;
.reg .b64 %rd<115>;


ld.param.u32 %r16, [_Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd18, [_Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd19, [_Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u32 %r1, [%rd1+12];
ld.param.u32 %r2, [%rd1+108];
ld.param.u32 %r3, [%rd1+112];
mov.u32 %r4, %tid.x;
setp.ge.u32	%p1, %r4, %r16;
mov.u64 %rd113, %rd18;
@%p1 bra BB116_3;

mov.u32 %r5, %ntid.x;
ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd2, %rd20;
mov.u32 %r23, %r4;
mov.u64 %rd114, %rd18;

BB116_2:
mov.u32 %r6, %r23;
rem.u32 %r17, %r6, %r1;
mul.lo.s32 %r18, %r3, %r17;
div.u32 %r19, %r6, %r1;
mad.lo.s32 %r20, %r2, %r19, %r18;
cvt.u64.u32	%rd21, %r20;
add.s64 %rd22, %rd2, %rd21;
ld.global.s8 %rd23, [%rd22];
mul.lo.s64 %rd114, %rd23, %rd114;
add.s32 %r7, %r5, %r6;
setp.lt.u32	%p2, %r7, %r16;
mov.u32 %r23, %r7;
mov.u64 %rd98, %rd114;
mov.u64 %rd113, %rd98;
@%p2 bra BB116_2;

BB116_3:
mov.u64 %rd99, %rd113;
mov.u64 %rd5, %rd99;
mov.u32 %r8, %ntid.x;
setp.eq.s32	%p3, %r8, 0;
mov.u64 %rd108, %rd18;
@%p3 bra BB116_18;

mul.wide.u32 %rd24, %r4, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd6, %rd25, %rd24;
setp.ge.u32	%p4, %r4, %r8;
@%p4 bra BB116_6;

st.shared.u64 [%rd6], %rd5;

BB116_6:
bar.sync 0;
mov.u32 %r9, WARP_SZ;
min.u32 %r10, %r8, %r9;
setp.ge.u32	%p5, %r9, %r8;
mov.u64 %rd110, %rd5;
@%p5 bra BB116_12;

div.u32 %r21, %r4, %r9;
setp.ne.s32	%p6, %r21, 0;
mov.u64 %rd100, %rd5;
mov.u64 %rd110, %rd100;
@%p6 bra BB116_12;

setp.lt.u32	%p7, %r4, %r8;
selp.b64	%rd111, %rd5, %rd18, %p7;
add.s32 %r24, %r9, %r4;
setp.ge.u32	%p8, %r24, %r8;
@%p8 bra BB116_11;

mov.u64 %rd112, %rd111;

BB116_10:
mul.wide.u32 %rd26, %r24, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
mul.lo.s64 %rd112, %rd29, %rd112;
add.s32 %r24, %r24, %r9;
setp.lt.u32	%p9, %r24, %r8;
mov.u64 %rd111, %rd112;
@%p9 bra BB116_10;

BB116_11:
mov.u64 %rd110, %rd111;
st.shared.u64 [%rd6], %rd110;

BB116_12:
mov.u64 %rd11, %rd110;
bar.sync 0;
setp.ne.s32	%p10, %r4, 0;
mov.u64 %rd108, %rd11;
@%p10 bra BB116_18;

setp.eq.s32	%p11, %r10, 32;
@%p11 bra BB116_17;
bra.uni BB116_14;

BB116_17:
ld.shared.u64 %rd33, [smemChar+8];
mul.lo.s64 %rd34, %rd33, %rd11;
ld.shared.u64 %rd35, [smemChar+16];
mul.lo.s64 %rd36, %rd35, %rd34;
ld.shared.u64 %rd37, [smemChar+24];
mul.lo.s64 %rd38, %rd37, %rd36;
ld.shared.u64 %rd39, [smemChar+32];
mul.lo.s64 %rd40, %rd39, %rd38;
ld.shared.u64 %rd41, [smemChar+40];
mul.lo.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+48];
mul.lo.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+56];
mul.lo.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+64];
mul.lo.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+72];
mul.lo.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+80];
mul.lo.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+88];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+96];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+104];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+112];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+120];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+128];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+136];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+144];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+152];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+160];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+168];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+176];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+184];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+192];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+200];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+208];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+216];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+224];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+232];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+240];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+248];
mul.lo.s64 %rd108, %rd93, %rd92;
bra.uni BB116_18;

BB116_14:
add.s64 %rd95, %rd25, 8;
mov.u32 %r25, 1;
setp.lt.u32	%p12, %r10, 2;
mov.u64 %rd106, %rd11;
mov.u64 %rd108, %rd106;
@%p12 bra BB116_18;

mov.u64 %rd109, %rd11;

BB116_16:
ld.shared.u64 %rd32, [%rd95];
mul.lo.s64 %rd109, %rd32, %rd109;
add.s64 %rd95, %rd95, 8;
add.s32 %r25, %r25, 1;
setp.lt.u32	%p13, %r25, %r10;
mov.u64 %rd108, %rd109;
@%p13 bra BB116_16;

BB116_18:
setp.ne.s32	%p14, %r4, 0;
@%p14 bra BB116_20;

cvta.to.global.u64 %rd94, %rd19;
st.global.u64 [%rd94], %rd108;

BB116_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot117[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b32 %r<64>;
.reg .b64 %rd<131>;


mov.u64 %rd130, __local_depot117;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r26, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd24, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd25, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd1, %rd26;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB117_2;

BB117_1:
mul.wide.s32 %rd27, %r51, 8;
add.s64 %rd28, %rd2, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd1, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB117_1;

BB117_2:
mov.u32 %r28, %nctaid.x;
add.s32 %r29, %r26, %r28;
add.s32 %r30, %r29, -1;
div.u32 %r31, %r30, %r28;
mov.u32 %r32, %ctaid.x;
add.s32 %r33, %r32, 1;
mul.lo.s32 %r34, %r33, %r31;
min.u32 %r3, %r34, %r26;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r58, %r32, %r31, %r35;
setp.ge.u32	%p3, %r58, %r3;
mov.u64 %rd128, %rd24;
@%p3 bra BB117_7;

mov.u32 %r5, %ntid.x;
ld.local.u32 %r36, [%rd1+208];
add.s32 %r6, %r36, -1;
ld.local.u32 %r7, [%rd1+108];
ld.local.u64 %rd31, [%rd1];
cvta.to.global.u64 %rd4, %rd31;
mul.wide.s32 %rd32, %r36, 4;
add.s64 %rd5, %rd1, %rd32;
mov.u64 %rd129, %rd24;

BB117_4:
mov.u32 %r53, %r58;
mov.u32 %r8, %r53;
mov.u64 %rd109, %rd5;
mov.u32 %r60, 0;
mov.u32 %r61, %r60;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r56, %r8;
mov.u32 %r57, %r8;
@%p4 bra BB117_6;

BB117_5:
mov.u32 %r10, %r57;
mov.u32 %r9, %r52;
ld.local.u32 %r39, [%rd109+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd109+104];
mad.lo.s32 %r61, %r41, %r40, %r61;
div.u32 %r13, %r10, %r39;
add.s64 %rd109, %rd109, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r52, %r14;
mov.u32 %r56, %r13;
mov.u32 %r57, %r13;
mov.u32 %r60, %r61;
@%p5 bra BB117_5;

BB117_6:
mad.lo.s32 %r42, %r7, %r56, %r60;
cvt.u64.u32	%rd33, %r42;
add.s64 %rd34, %rd4, %rd33;
ld.global.s8 %rd35, [%rd34];
mul.lo.s64 %rd129, %rd35, %rd129;
add.s32 %r58, %r5, %r8;
setp.lt.u32	%p6, %r58, %r3;
mov.u64 %rd113, %rd129;
mov.u64 %rd128, %rd113;
@%p6 bra BB117_4;

BB117_7:
mov.u64 %rd114, %rd128;
mov.u64 %rd11, %rd114;
mov.u32 %r18, %ntid.x;
setp.eq.s32	%p7, %r18, 0;
mov.u64 %rd123, %rd24;
@%p7 bra BB117_22;

mul.wide.u32 %rd36, %r35, 8;
mov.u64 %rd37, smemChar;
add.s64 %rd12, %rd37, %rd36;
setp.ge.u32	%p8, %r35, %r18;
@%p8 bra BB117_10;

st.shared.u64 [%rd12], %rd11;

BB117_10:
bar.sync 0;
mov.u32 %r19, WARP_SZ;
min.u32 %r20, %r18, %r19;
setp.ge.u32	%p9, %r19, %r18;
mov.u64 %rd125, %rd11;
@%p9 bra BB117_16;

div.u32 %r45, %r35, %r19;
setp.ne.s32	%p10, %r45, 0;
mov.u64 %rd115, %rd11;
mov.u64 %rd125, %rd115;
@%p10 bra BB117_16;

setp.lt.u32	%p11, %r35, %r18;
selp.b64	%rd126, %rd11, %rd24, %p11;
add.s32 %r62, %r19, %r35;
setp.ge.u32	%p12, %r62, %r18;
@%p12 bra BB117_15;

mov.u64 %rd127, %rd126;

BB117_14:
mul.wide.u32 %rd38, %r62, 8;
add.s64 %rd40, %rd37, %rd38;
ld.shared.u64 %rd41, [%rd40];
mul.lo.s64 %rd127, %rd41, %rd127;
add.s32 %r62, %r62, %r19;
setp.lt.u32	%p13, %r62, %r18;
mov.u64 %rd126, %rd127;
@%p13 bra BB117_14;

BB117_15:
mov.u64 %rd125, %rd126;
st.shared.u64 [%rd12], %rd125;

BB117_16:
mov.u64 %rd17, %rd125;
bar.sync 0;
setp.ne.s32	%p14, %r35, 0;
mov.u64 %rd123, %rd17;
@%p14 bra BB117_22;

setp.eq.s32	%p15, %r20, 32;
@%p15 bra BB117_21;
bra.uni BB117_18;

BB117_21:
ld.shared.u64 %rd45, [smemChar+8];
mul.lo.s64 %rd46, %rd45, %rd17;
ld.shared.u64 %rd47, [smemChar+16];
mul.lo.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+24];
mul.lo.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+32];
mul.lo.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+40];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+48];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+56];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+64];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+72];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+80];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+88];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+96];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+104];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+112];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+120];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+128];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+136];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+144];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+152];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+160];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+168];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+176];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+184];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+192];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+200];
mul.lo.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+208];
mul.lo.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+216];
mul.lo.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+224];
mul.lo.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+232];
mul.lo.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+240];
mul.lo.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+248];
mul.lo.s64 %rd123, %rd105, %rd104;
bra.uni BB117_22;

BB117_18:
add.s64 %rd110, %rd37, 8;
mov.u32 %r63, 1;
setp.lt.u32	%p16, %r20, 2;
mov.u64 %rd121, %rd17;
mov.u64 %rd123, %rd121;
@%p16 bra BB117_22;

mov.u64 %rd124, %rd17;

BB117_20:
ld.shared.u64 %rd44, [%rd110];
mul.lo.s64 %rd124, %rd44, %rd124;
add.s64 %rd110, %rd110, 8;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p17, %r63, %r20;
mov.u64 %rd123, %rd124;
@%p17 bra BB117_20;

BB117_22:
setp.ne.s32	%p18, %r35, 0;
@%p18 bra BB117_24;

cvta.to.global.u64 %rd106, %rd25;
mul.wide.u32 %rd107, %r32, 8;
add.s64 %rd108, %rd106, %rd107;
st.global.u64 [%rd108], %rd123;

BB117_24:
ret;
}


.visible .entry _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot118[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b32 %r<49>;
.reg .b64 %rd<129>;


mov.u64 %rd128, __local_depot118;
cvta.local.u64 %SP, %rd128;
ld.param.u32 %r25, [_Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd24, [_Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd25, [_Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z15kernelReduceAllIajlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd1, %rd26;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB118_2;

BB118_1:
mul.wide.s32 %rd27, %r36, 8;
add.s64 %rd28, %rd2, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd1, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB118_1;

BB118_2:
mov.u32 %r3, %tid.x;
setp.ge.u32	%p3, %r3, %r25;
mov.u64 %rd126, %rd24;
@%p3 bra BB118_7;

mov.u32 %r4, %ntid.x;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r5, %r27, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd31, [%rd1];
cvta.to.global.u64 %rd4, %rd31;
mul.wide.s32 %rd32, %r27, 4;
add.s64 %rd5, %rd1, %rd32;
mov.u32 %r43, %r3;
mov.u64 %rd127, %rd24;

BB118_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd107, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r37, %r5;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB118_6;

BB118_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r30, [%rd107+4];
rem.u32 %r31, %r9, %r30;
ld.local.u32 %r32, [%rd107+104];
mad.lo.s32 %r46, %r32, %r31, %r46;
div.u32 %r12, %r9, %r30;
add.s64 %rd107, %rd107, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB118_5;

BB118_6:
mad.lo.s32 %r33, %r6, %r41, %r45;
cvt.u64.u32	%rd33, %r33;
add.s64 %rd34, %rd4, %rd33;
ld.global.s8 %rd35, [%rd34];
mul.lo.s64 %rd127, %rd35, %rd127;
add.s32 %r16, %r4, %r7;
setp.lt.u32	%p6, %r16, %r25;
mov.u32 %r43, %r16;
mov.u64 %rd111, %rd127;
mov.u64 %rd126, %rd111;
@%p6 bra BB118_4;

BB118_7:
mov.u64 %rd112, %rd126;
mov.u64 %rd11, %rd112;
mov.u32 %r17, %ntid.x;
setp.eq.s32	%p7, %r17, 0;
mov.u64 %rd121, %rd24;
@%p7 bra BB118_22;

mul.wide.u32 %rd36, %r3, 8;
mov.u64 %rd37, smemChar;
add.s64 %rd12, %rd37, %rd36;
setp.ge.u32	%p8, %r3, %r17;
@%p8 bra BB118_10;

st.shared.u64 [%rd12], %rd11;

BB118_10:
bar.sync 0;
mov.u32 %r18, WARP_SZ;
min.u32 %r19, %r17, %r18;
setp.ge.u32	%p9, %r18, %r17;
mov.u64 %rd123, %rd11;
@%p9 bra BB118_16;

div.u32 %r34, %r3, %r18;
setp.ne.s32	%p10, %r34, 0;
mov.u64 %rd113, %rd11;
mov.u64 %rd123, %rd113;
@%p10 bra BB118_16;

setp.lt.u32	%p11, %r3, %r17;
selp.b64	%rd124, %rd11, %rd24, %p11;
add.s32 %r47, %r18, %r3;
setp.ge.u32	%p12, %r47, %r17;
@%p12 bra BB118_15;

mov.u64 %rd125, %rd124;

BB118_14:
mul.wide.u32 %rd38, %r47, 8;
add.s64 %rd40, %rd37, %rd38;
ld.shared.u64 %rd41, [%rd40];
mul.lo.s64 %rd125, %rd41, %rd125;
add.s32 %r47, %r47, %r18;
setp.lt.u32	%p13, %r47, %r17;
mov.u64 %rd124, %rd125;
@%p13 bra BB118_14;

BB118_15:
mov.u64 %rd123, %rd124;
st.shared.u64 [%rd12], %rd123;

BB118_16:
mov.u64 %rd17, %rd123;
bar.sync 0;
setp.ne.s32	%p14, %r3, 0;
mov.u64 %rd121, %rd17;
@%p14 bra BB118_22;

setp.eq.s32	%p15, %r19, 32;
@%p15 bra BB118_21;
bra.uni BB118_18;

BB118_21:
ld.shared.u64 %rd45, [smemChar+8];
mul.lo.s64 %rd46, %rd45, %rd17;
ld.shared.u64 %rd47, [smemChar+16];
mul.lo.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+24];
mul.lo.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+32];
mul.lo.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+40];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+48];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+56];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+64];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+72];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+80];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+88];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+96];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+104];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+112];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+120];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+128];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+136];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+144];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+152];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+160];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+168];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+176];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+184];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+192];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+200];
mul.lo.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+208];
mul.lo.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+216];
mul.lo.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+224];
mul.lo.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+232];
mul.lo.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+240];
mul.lo.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+248];
mul.lo.s64 %rd121, %rd105, %rd104;
bra.uni BB118_22;

BB118_18:
add.s64 %rd108, %rd37, 8;
mov.u32 %r48, 1;
setp.lt.u32	%p16, %r19, 2;
mov.u64 %rd119, %rd17;
mov.u64 %rd121, %rd119;
@%p16 bra BB118_22;

mov.u64 %rd122, %rd17;

BB118_20:
ld.shared.u64 %rd44, [%rd108];
mul.lo.s64 %rd122, %rd44, %rd122;
add.s64 %rd108, %rd108, 8;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p17, %r48, %r19;
mov.u64 %rd121, %rd122;
@%p17 bra BB118_20;

BB118_22:
setp.ne.s32	%p18, %r3, 0;
@%p18 bra BB118_24;

cvta.to.global.u64 %rd106, %rd25;
st.global.u64 [%rd106], %rd121;

BB118_24:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<16>;
.reg .b32 %r<21>;
.reg .b64 %rd<138>;


ld.param.u64 %rd31, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd32, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd33, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd2, [%rd1+208];
mov.u32 %r10, %nctaid.x;
cvt.u64.u32	%rd3, %r10;
add.s64 %rd34, %rd31, %rd3;
add.s64 %rd4, %rd34, -1;
and.b64 %rd35, %rd4, -4294967296;
setp.eq.s64	%p1, %rd35, 0;
@%p1 bra BB119_2;

div.u64 %rd116, %rd4, %rd3;
bra.uni BB119_3;

BB119_2:
cvt.u32.u64	%r11, %rd3;
cvt.u32.u64	%r12, %rd4;
div.u32 %r13, %r12, %r11;
cvt.u64.u32	%rd116, %r13;

BB119_3:
mov.u32 %r14, %ctaid.x;
cvt.u64.u32	%rd8, %r14;
mul.lo.s64 %rd36, %rd8, %rd116;
add.s32 %r15, %r14, 1;
cvt.u64.u32	%rd37, %r15;
mul.lo.s64 %rd38, %rd37, %rd116;
min.u64 %rd9, %rd38, %rd31;
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd10, %r1;
add.s64 %rd117, %rd10, %rd36;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p2, %rd117, %rd9;
mov.u64 %rd136, %rd32;
@%p2 bra BB119_6;

ld.param.u64 %rd39, [%rd1];
cvta.to.global.u64 %rd12, %rd39;
cvt.u64.u32	%rd13, %r2;
mov.u64 %rd137, %rd32;

BB119_5:
mul.lo.s64 %rd40, %rd117, %rd2;
add.s64 %rd41, %rd12, %rd40;
ld.global.s8 %rd42, [%rd41];
mul.lo.s64 %rd137, %rd42, %rd137;
add.s64 %rd117, %rd13, %rd117;
setp.lt.u64	%p3, %rd117, %rd9;
mov.u64 %rd121, %rd137;
mov.u64 %rd136, %rd121;
@%p3 bra BB119_5;

BB119_6:
mov.u64 %rd122, %rd136;
mov.u64 %rd18, %rd122;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd131, %rd32;
@%p4 bra BB119_21;

shl.b64 %rd43, %rd10, 3;
mov.u64 %rd44, smemChar;
add.s64 %rd19, %rd44, %rd43;
setp.ge.u32	%p5, %r1, %r2;
@%p5 bra BB119_9;

st.shared.u64 [%rd19], %rd18;

BB119_9:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p6, %r3, %r2;
mov.u64 %rd133, %rd18;
@%p6 bra BB119_15;

div.u32 %r16, %r1, %r3;
setp.ne.s32	%p7, %r16, 0;
mov.u64 %rd123, %rd18;
mov.u64 %rd133, %rd123;
@%p7 bra BB119_15;

setp.lt.u32	%p8, %r1, %r2;
selp.b64	%rd134, %rd18, %rd32, %p8;
add.s32 %r19, %r3, %r1;
setp.ge.u32	%p9, %r19, %r2;
@%p9 bra BB119_14;

mov.u64 %rd135, %rd134;

BB119_13:
mul.wide.u32 %rd45, %r19, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.u64 %rd48, [%rd47];
mul.lo.s64 %rd135, %rd48, %rd135;
add.s32 %r19, %r19, %r3;
setp.lt.u32	%p10, %r19, %r2;
mov.u64 %rd134, %rd135;
@%p10 bra BB119_13;

BB119_14:
mov.u64 %rd133, %rd134;
st.shared.u64 [%rd19], %rd133;

BB119_15:
mov.u64 %rd24, %rd133;
bar.sync 0;
cvt.u32.u64	%r17, %rd10;
setp.ne.s32	%p11, %r17, 0;
mov.u64 %rd131, %rd24;
@%p11 bra BB119_21;

setp.eq.s32	%p12, %r4, 32;
@%p12 bra BB119_20;
bra.uni BB119_17;

BB119_20:
ld.shared.u64 %rd52, [smemChar+8];
mul.lo.s64 %rd53, %rd52, %rd24;
ld.shared.u64 %rd54, [smemChar+16];
mul.lo.s64 %rd55, %rd54, %rd53;
ld.shared.u64 %rd56, [smemChar+24];
mul.lo.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd58, [smemChar+32];
mul.lo.s64 %rd59, %rd58, %rd57;
ld.shared.u64 %rd60, [smemChar+40];
mul.lo.s64 %rd61, %rd60, %rd59;
ld.shared.u64 %rd62, [smemChar+48];
mul.lo.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd64, [smemChar+56];
mul.lo.s64 %rd65, %rd64, %rd63;
ld.shared.u64 %rd66, [smemChar+64];
mul.lo.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+72];
mul.lo.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+80];
mul.lo.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+88];
mul.lo.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+96];
mul.lo.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+104];
mul.lo.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+112];
mul.lo.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+120];
mul.lo.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+128];
mul.lo.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+136];
mul.lo.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+144];
mul.lo.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+152];
mul.lo.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+160];
mul.lo.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+168];
mul.lo.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+176];
mul.lo.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+184];
mul.lo.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+192];
mul.lo.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+200];
mul.lo.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+208];
mul.lo.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+216];
mul.lo.s64 %rd105, %rd104, %rd103;
ld.shared.u64 %rd106, [smemChar+224];
mul.lo.s64 %rd107, %rd106, %rd105;
ld.shared.u64 %rd108, [smemChar+232];
mul.lo.s64 %rd109, %rd108, %rd107;
ld.shared.u64 %rd110, [smemChar+240];
mul.lo.s64 %rd111, %rd110, %rd109;
ld.shared.u64 %rd112, [smemChar+248];
mul.lo.s64 %rd131, %rd112, %rd111;
bra.uni BB119_21;

BB119_17:
add.s64 %rd118, %rd44, 8;
mov.u32 %r20, 1;
setp.lt.u32	%p13, %r4, 2;
mov.u64 %rd129, %rd24;
mov.u64 %rd131, %rd129;
@%p13 bra BB119_21;

mov.u64 %rd132, %rd24;

BB119_19:
ld.shared.u64 %rd51, [%rd118];
mul.lo.s64 %rd132, %rd51, %rd132;
add.s64 %rd118, %rd118, 8;
add.s32 %r20, %r20, 1;
setp.lt.u32	%p14, %r20, %r4;
mov.u64 %rd131, %rd132;
@%p14 bra BB119_19;

BB119_21:
setp.ne.s32	%p15, %r1, 0;
@%p15 bra BB119_23;

cvta.to.global.u64 %rd113, %rd33;
shl.b64 %rd114, %rd8, 3;
add.s64 %rd115, %rd113, %rd114;
st.global.u64 [%rd115], %rd131;

BB119_23:
ret;
}


.visible .entry _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<15>;
.reg .b64 %rd<122>;


ld.param.u64 %rd23, [_Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd24, [_Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd25, [_Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd2, [%rd1+208];
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd3, %r1;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p1, %rd3, %rd23;
mov.u64 %rd120, %rd24;
@%p1 bra BB120_3;

ld.param.u64 %rd26, [%rd1];
cvta.to.global.u64 %rd4, %rd26;
cvt.u64.u32	%rd5, %r2;
mov.u64 %rd101, %rd3;
mov.u64 %rd121, %rd24;

BB120_2:
mov.u64 %rd6, %rd101;
mul.lo.s64 %rd27, %rd6, %rd2;
add.s64 %rd28, %rd4, %rd27;
ld.global.s8 %rd29, [%rd28];
mul.lo.s64 %rd121, %rd29, %rd121;
add.s64 %rd9, %rd5, %rd6;
setp.lt.u64	%p2, %rd9, %rd23;
mov.u64 %rd101, %rd9;
mov.u64 %rd105, %rd121;
mov.u64 %rd120, %rd105;
@%p2 bra BB120_2;

BB120_3:
mov.u64 %rd106, %rd120;
mov.u64 %rd10, %rd106;
setp.eq.s32	%p3, %r2, 0;
mov.u64 %rd115, %rd24;
@%p3 bra BB120_18;

shl.b64 %rd30, %rd3, 3;
mov.u64 %rd31, smemChar;
add.s64 %rd11, %rd31, %rd30;
setp.ge.u32	%p4, %r1, %r2;
@%p4 bra BB120_6;

st.shared.u64 [%rd11], %rd10;

BB120_6:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p5, %r3, %r2;
mov.u64 %rd117, %rd10;
@%p5 bra BB120_12;

div.u32 %r10, %r1, %r3;
setp.ne.s32	%p6, %r10, 0;
mov.u64 %rd107, %rd10;
mov.u64 %rd117, %rd107;
@%p6 bra BB120_12;

setp.lt.u32	%p7, %r1, %r2;
selp.b64	%rd118, %rd10, %rd24, %p7;
add.s32 %r13, %r3, %r1;
setp.ge.u32	%p8, %r13, %r2;
@%p8 bra BB120_11;

mov.u64 %rd119, %rd118;

BB120_10:
mul.wide.u32 %rd32, %r13, 8;
add.s64 %rd34, %rd31, %rd32;
ld.shared.u64 %rd35, [%rd34];
mul.lo.s64 %rd119, %rd35, %rd119;
add.s32 %r13, %r13, %r3;
setp.lt.u32	%p9, %r13, %r2;
mov.u64 %rd118, %rd119;
@%p9 bra BB120_10;

BB120_11:
mov.u64 %rd117, %rd118;
st.shared.u64 [%rd11], %rd117;

BB120_12:
mov.u64 %rd16, %rd117;
bar.sync 0;
cvt.u32.u64	%r11, %rd3;
setp.ne.s32	%p10, %r11, 0;
mov.u64 %rd115, %rd16;
@%p10 bra BB120_18;

setp.eq.s32	%p11, %r4, 32;
@%p11 bra BB120_17;
bra.uni BB120_14;

BB120_17:
ld.shared.u64 %rd39, [smemChar+8];
mul.lo.s64 %rd40, %rd39, %rd16;
ld.shared.u64 %rd41, [smemChar+16];
mul.lo.s64 %rd42, %rd41, %rd40;
ld.shared.u64 %rd43, [smemChar+24];
mul.lo.s64 %rd44, %rd43, %rd42;
ld.shared.u64 %rd45, [smemChar+32];
mul.lo.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd47, [smemChar+40];
mul.lo.s64 %rd48, %rd47, %rd46;
ld.shared.u64 %rd49, [smemChar+48];
mul.lo.s64 %rd50, %rd49, %rd48;
ld.shared.u64 %rd51, [smemChar+56];
mul.lo.s64 %rd52, %rd51, %rd50;
ld.shared.u64 %rd53, [smemChar+64];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+72];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+80];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+88];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+96];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+104];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+112];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+120];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+128];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+136];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+144];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+152];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+160];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+168];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+176];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+184];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+192];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+200];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+208];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+216];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+224];
mul.lo.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+232];
mul.lo.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+240];
mul.lo.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+248];
mul.lo.s64 %rd115, %rd99, %rd98;
bra.uni BB120_18;

BB120_14:
add.s64 %rd102, %rd31, 8;
mov.u32 %r14, 1;
setp.lt.u32	%p12, %r4, 2;
mov.u64 %rd113, %rd16;
mov.u64 %rd115, %rd113;
@%p12 bra BB120_18;

mov.u64 %rd116, %rd16;

BB120_16:
ld.shared.u64 %rd38, [%rd102];
mul.lo.s64 %rd116, %rd38, %rd116;
add.s64 %rd102, %rd102, 8;
add.s32 %r14, %r14, 1;
setp.lt.u32	%p13, %r14, %r4;
mov.u64 %rd115, %rd116;
@%p13 bra BB120_16;

BB120_18:
setp.ne.s32	%p14, %r1, 0;
@%p14 bra BB120_20;

cvta.to.global.u64 %rd100, %rd25;
st.global.u64 [%rd100], %rd115;

BB120_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<17>;
.reg .b32 %r<31>;
.reg .b64 %rd<152>;


ld.param.u64 %rd37, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd38, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd39, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
mov.u32 %r10, %nctaid.x;
cvt.u64.u32	%rd2, %r10;
add.s64 %rd40, %rd37, %rd2;
add.s64 %rd3, %rd40, -1;
and.b64 %rd41, %rd3, -4294967296;
setp.eq.s64	%p1, %rd41, 0;
@%p1 bra BB121_2;

div.u64 %rd128, %rd3, %rd2;
bra.uni BB121_3;

BB121_2:
cvt.u32.u64	%r11, %rd2;
cvt.u32.u64	%r12, %rd3;
div.u32 %r13, %r12, %r11;
cvt.u64.u32	%rd128, %r13;

BB121_3:
mov.u32 %r14, %ctaid.x;
cvt.u64.u32	%rd42, %r14;
mul.lo.s64 %rd43, %rd42, %rd128;
add.s32 %r15, %r14, 1;
cvt.u64.u32	%rd44, %r15;
mul.lo.s64 %rd45, %rd44, %rd128;
min.u64 %rd7, %rd45, %rd37;
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd46, %r16;
add.s64 %rd129, %rd46, %rd43;
setp.ge.u64	%p2, %rd129, %rd7;
mov.u64 %rd150, %rd38;
@%p2 bra BB121_9;

ld.param.u64 %rd9, [%rd1+16];
ld.param.u64 %rd10, [%rd1+208];
ld.param.u64 %rd11, [%rd1+216];
mov.u32 %r17, %ntid.x;
ld.param.u64 %rd47, [%rd1];
cvta.to.global.u64 %rd12, %rd47;
cvt.u64.u32	%rd13, %r17;
mov.u64 %rd151, %rd38;

BB121_5:
or.b64 %rd48, %rd129, %rd9;
and.b64 %rd49, %rd48, -4294967296;
setp.eq.s64	%p3, %rd49, 0;
@%p3 bra BB121_7;
bra.uni BB121_6;

BB121_7:
cvt.u32.u64	%r18, %rd9;
cvt.u32.u64	%r19, %rd129;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd130, %r20;
cvt.u64.u32	%rd131, %r21;
bra.uni BB121_8;

BB121_6:
div.u64 %rd130, %rd129, %rd9;
rem.u64 %rd131, %rd129, %rd9;

BB121_8:
mul.lo.s64 %rd50, %rd10, %rd130;
mul.lo.s64 %rd51, %rd11, %rd131;
add.s64 %rd52, %rd50, %rd51;
add.s64 %rd53, %rd12, %rd52;
ld.global.s8 %rd54, [%rd53];
mul.lo.s64 %rd151, %rd54, %rd151;
add.s64 %rd129, %rd13, %rd129;
setp.lt.u64	%p4, %rd129, %rd7;
mov.u64 %rd135, %rd151;
mov.u64 %rd150, %rd135;
@%p4 bra BB121_5;

BB121_9:
mov.u64 %rd136, %rd150;
mov.u64 %rd24, %rd136;
mov.u32 %r1, %ntid.x;
setp.eq.s32	%p5, %r1, 0;
mov.u64 %rd145, %rd38;
@%p5 bra BB121_24;

mul.wide.u32 %rd55, %r16, 8;
mov.u64 %rd56, smemChar;
add.s64 %rd25, %rd56, %rd55;
setp.ge.u32	%p6, %r16, %r1;
@%p6 bra BB121_12;

st.shared.u64 [%rd25], %rd24;

BB121_12:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r1, %r2;
setp.ge.u32	%p7, %r2, %r1;
mov.u64 %rd147, %rd24;
@%p7 bra BB121_18;

div.u32 %r24, %r16, %r2;
setp.ne.s32	%p8, %r24, 0;
mov.u64 %rd137, %rd24;
mov.u64 %rd147, %rd137;
@%p8 bra BB121_18;

setp.lt.u32	%p9, %r16, %r1;
selp.b64	%rd148, %rd24, %rd38, %p9;
add.s32 %r29, %r2, %r16;
setp.ge.u32	%p10, %r29, %r1;
@%p10 bra BB121_17;

mov.u64 %rd149, %rd148;

BB121_16:
mul.wide.u32 %rd57, %r29, 8;
add.s64 %rd59, %rd56, %rd57;
ld.shared.u64 %rd60, [%rd59];
mul.lo.s64 %rd149, %rd60, %rd149;
add.s32 %r29, %r29, %r2;
setp.lt.u32	%p11, %r29, %r1;
mov.u64 %rd148, %rd149;
@%p11 bra BB121_16;

BB121_17:
mov.u64 %rd147, %rd148;
st.shared.u64 [%rd25], %rd147;

BB121_18:
mov.u64 %rd30, %rd147;
bar.sync 0;
setp.ne.s32	%p12, %r16, 0;
mov.u64 %rd145, %rd30;
@%p12 bra BB121_24;

setp.eq.s32	%p13, %r3, 32;
@%p13 bra BB121_23;
bra.uni BB121_20;

BB121_23:
ld.shared.u64 %rd64, [smemChar+8];
mul.lo.s64 %rd65, %rd64, %rd30;
ld.shared.u64 %rd66, [smemChar+16];
mul.lo.s64 %rd67, %rd66, %rd65;
ld.shared.u64 %rd68, [smemChar+24];
mul.lo.s64 %rd69, %rd68, %rd67;
ld.shared.u64 %rd70, [smemChar+32];
mul.lo.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd72, [smemChar+40];
mul.lo.s64 %rd73, %rd72, %rd71;
ld.shared.u64 %rd74, [smemChar+48];
mul.lo.s64 %rd75, %rd74, %rd73;
ld.shared.u64 %rd76, [smemChar+56];
mul.lo.s64 %rd77, %rd76, %rd75;
ld.shared.u64 %rd78, [smemChar+64];
mul.lo.s64 %rd79, %rd78, %rd77;
ld.shared.u64 %rd80, [smemChar+72];
mul.lo.s64 %rd81, %rd80, %rd79;
ld.shared.u64 %rd82, [smemChar+80];
mul.lo.s64 %rd83, %rd82, %rd81;
ld.shared.u64 %rd84, [smemChar+88];
mul.lo.s64 %rd85, %rd84, %rd83;
ld.shared.u64 %rd86, [smemChar+96];
mul.lo.s64 %rd87, %rd86, %rd85;
ld.shared.u64 %rd88, [smemChar+104];
mul.lo.s64 %rd89, %rd88, %rd87;
ld.shared.u64 %rd90, [smemChar+112];
mul.lo.s64 %rd91, %rd90, %rd89;
ld.shared.u64 %rd92, [smemChar+120];
mul.lo.s64 %rd93, %rd92, %rd91;
ld.shared.u64 %rd94, [smemChar+128];
mul.lo.s64 %rd95, %rd94, %rd93;
ld.shared.u64 %rd96, [smemChar+136];
mul.lo.s64 %rd97, %rd96, %rd95;
ld.shared.u64 %rd98, [smemChar+144];
mul.lo.s64 %rd99, %rd98, %rd97;
ld.shared.u64 %rd100, [smemChar+152];
mul.lo.s64 %rd101, %rd100, %rd99;
ld.shared.u64 %rd102, [smemChar+160];
mul.lo.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd104, [smemChar+168];
mul.lo.s64 %rd105, %rd104, %rd103;
ld.shared.u64 %rd106, [smemChar+176];
mul.lo.s64 %rd107, %rd106, %rd105;
ld.shared.u64 %rd108, [smemChar+184];
mul.lo.s64 %rd109, %rd108, %rd107;
ld.shared.u64 %rd110, [smemChar+192];
mul.lo.s64 %rd111, %rd110, %rd109;
ld.shared.u64 %rd112, [smemChar+200];
mul.lo.s64 %rd113, %rd112, %rd111;
ld.shared.u64 %rd114, [smemChar+208];
mul.lo.s64 %rd115, %rd114, %rd113;
ld.shared.u64 %rd116, [smemChar+216];
mul.lo.s64 %rd117, %rd116, %rd115;
ld.shared.u64 %rd118, [smemChar+224];
mul.lo.s64 %rd119, %rd118, %rd117;
ld.shared.u64 %rd120, [smemChar+232];
mul.lo.s64 %rd121, %rd120, %rd119;
ld.shared.u64 %rd122, [smemChar+240];
mul.lo.s64 %rd123, %rd122, %rd121;
ld.shared.u64 %rd124, [smemChar+248];
mul.lo.s64 %rd145, %rd124, %rd123;
bra.uni BB121_24;

BB121_20:
add.s64 %rd132, %rd56, 8;
mov.u32 %r30, 1;
setp.lt.u32	%p14, %r3, 2;
mov.u64 %rd143, %rd30;
mov.u64 %rd145, %rd143;
@%p14 bra BB121_24;

mov.u64 %rd146, %rd30;

BB121_22:
ld.shared.u64 %rd63, [%rd132];
mul.lo.s64 %rd146, %rd63, %rd146;
add.s64 %rd132, %rd132, 8;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p15, %r30, %r3;
mov.u64 %rd145, %rd146;
@%p15 bra BB121_22;

BB121_24:
setp.ne.s32	%p16, %r16, 0;
@%p16 bra BB121_26;

cvta.to.global.u64 %rd125, %rd39;
mul.wide.u32 %rd126, %r14, 8;
add.s64 %rd127, %rd125, %rd126;
st.global.u64 [%rd127], %rd145;

BB121_26:
ret;
}


.visible .entry _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<16>;
.reg .b32 %r<21>;
.reg .b64 %rd<136>;


ld.param.u64 %rd31, [_Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd32, [_Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd33, [_Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd113, %r1;
setp.ge.u64	%p1, %rd113, %rd31;
mov.u64 %rd134, %rd32;
@%p1 bra BB122_6;

ld.param.u64 %rd3, [%rd1+16];
ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd1+216];
mov.u32 %r11, %ntid.x;
ld.param.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
cvt.u64.u32	%rd7, %r11;
mov.u64 %rd135, %rd32;

BB122_2:
or.b64 %rd35, %rd113, %rd3;
and.b64 %rd36, %rd35, -4294967296;
setp.eq.s64	%p2, %rd36, 0;
@%p2 bra BB122_4;
bra.uni BB122_3;

BB122_4:
cvt.u32.u64	%r12, %rd3;
cvt.u32.u64	%r13, %rd113;
div.u32 %r14, %r13, %r12;
rem.u32 %r15, %r13, %r12;
cvt.u64.u32	%rd114, %r14;
cvt.u64.u32	%rd115, %r15;
bra.uni BB122_5;

BB122_3:
div.u64 %rd114, %rd113, %rd3;
rem.u64 %rd115, %rd113, %rd3;

BB122_5:
mul.lo.s64 %rd37, %rd4, %rd114;
mul.lo.s64 %rd38, %rd5, %rd115;
add.s64 %rd39, %rd37, %rd38;
add.s64 %rd40, %rd6, %rd39;
ld.global.s8 %rd41, [%rd40];
mul.lo.s64 %rd135, %rd41, %rd135;
add.s64 %rd113, %rd7, %rd113;
setp.lt.u64	%p3, %rd113, %rd31;
mov.u64 %rd119, %rd135;
mov.u64 %rd134, %rd119;
@%p3 bra BB122_2;

BB122_6:
mov.u64 %rd120, %rd134;
mov.u64 %rd18, %rd120;
mov.u32 %r2, %ntid.x;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd129, %rd32;
@%p4 bra BB122_21;

mul.wide.u32 %rd42, %r1, 8;
mov.u64 %rd43, smemChar;
add.s64 %rd19, %rd43, %rd42;
setp.ge.u32	%p5, %r1, %r2;
@%p5 bra BB122_9;

st.shared.u64 [%rd19], %rd18;

BB122_9:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p6, %r3, %r2;
mov.u64 %rd131, %rd18;
@%p6 bra BB122_15;

div.u32 %r17, %r1, %r3;
setp.ne.s32	%p7, %r17, 0;
mov.u64 %rd121, %rd18;
mov.u64 %rd131, %rd121;
@%p7 bra BB122_15;

setp.lt.u32	%p8, %r1, %r2;
selp.b64	%rd132, %rd18, %rd32, %p8;
add.s32 %r19, %r3, %r1;
setp.ge.u32	%p9, %r19, %r2;
@%p9 bra BB122_14;

mov.u64 %rd133, %rd132;

BB122_13:
mul.wide.u32 %rd44, %r19, 8;
add.s64 %rd46, %rd43, %rd44;
ld.shared.u64 %rd47, [%rd46];
mul.lo.s64 %rd133, %rd47, %rd133;
add.s32 %r19, %r19, %r3;
setp.lt.u32	%p10, %r19, %r2;
mov.u64 %rd132, %rd133;
@%p10 bra BB122_13;

BB122_14:
mov.u64 %rd131, %rd132;
st.shared.u64 [%rd19], %rd131;

BB122_15:
mov.u64 %rd24, %rd131;
bar.sync 0;
setp.ne.s32	%p11, %r1, 0;
mov.u64 %rd129, %rd24;
@%p11 bra BB122_21;

setp.eq.s32	%p12, %r4, 32;
@%p12 bra BB122_20;
bra.uni BB122_17;

BB122_20:
ld.shared.u64 %rd51, [smemChar+8];
mul.lo.s64 %rd52, %rd51, %rd24;
ld.shared.u64 %rd53, [smemChar+16];
mul.lo.s64 %rd54, %rd53, %rd52;
ld.shared.u64 %rd55, [smemChar+24];
mul.lo.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd57, [smemChar+32];
mul.lo.s64 %rd58, %rd57, %rd56;
ld.shared.u64 %rd59, [smemChar+40];
mul.lo.s64 %rd60, %rd59, %rd58;
ld.shared.u64 %rd61, [smemChar+48];
mul.lo.s64 %rd62, %rd61, %rd60;
ld.shared.u64 %rd63, [smemChar+56];
mul.lo.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd65, [smemChar+64];
mul.lo.s64 %rd66, %rd65, %rd64;
ld.shared.u64 %rd67, [smemChar+72];
mul.lo.s64 %rd68, %rd67, %rd66;
ld.shared.u64 %rd69, [smemChar+80];
mul.lo.s64 %rd70, %rd69, %rd68;
ld.shared.u64 %rd71, [smemChar+88];
mul.lo.s64 %rd72, %rd71, %rd70;
ld.shared.u64 %rd73, [smemChar+96];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+104];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+112];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+120];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+128];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+136];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+144];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+152];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+160];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+168];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+176];
mul.lo.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+184];
mul.lo.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+192];
mul.lo.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+200];
mul.lo.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+208];
mul.lo.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+216];
mul.lo.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+224];
mul.lo.s64 %rd106, %rd105, %rd104;
ld.shared.u64 %rd107, [smemChar+232];
mul.lo.s64 %rd108, %rd107, %rd106;
ld.shared.u64 %rd109, [smemChar+240];
mul.lo.s64 %rd110, %rd109, %rd108;
ld.shared.u64 %rd111, [smemChar+248];
mul.lo.s64 %rd129, %rd111, %rd110;
bra.uni BB122_21;

BB122_17:
add.s64 %rd116, %rd43, 8;
mov.u32 %r20, 1;
setp.lt.u32	%p13, %r4, 2;
mov.u64 %rd127, %rd24;
mov.u64 %rd129, %rd127;
@%p13 bra BB122_21;

mov.u64 %rd130, %rd24;

BB122_19:
ld.shared.u64 %rd50, [%rd116];
mul.lo.s64 %rd130, %rd50, %rd130;
add.s64 %rd116, %rd116, 8;
add.s32 %r20, %r20, 1;
setp.lt.u32	%p14, %r20, %r4;
mov.u64 %rd129, %rd130;
@%p14 bra BB122_19;

BB122_21:
setp.ne.s32	%p15, %r1, 0;
@%p15 bra BB122_23;

cvta.to.global.u64 %rd112, %rd33;
st.global.u64 [%rd112], %rd129;

BB122_23:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot123[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b32 %r<40>;
.reg .b64 %rd<182>;


mov.u64 %rd181, __local_depot123;
cvta.local.u64 %SP, %rd181;
ld.param.u64 %rd46, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd47, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd48, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd49, %SP, 0;
cvta.to.local.u64 %rd1, %rd49;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB123_2;

BB123_1:
mul.wide.s32 %rd50, %r36, 8;
add.s64 %rd51, %rd2, %rd50;
ld.param.u64 %rd52, [%rd51];
add.s64 %rd53, %rd1, %rd50;
st.local.u64 [%rd53], %rd52;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 52;
@%p2 bra BB123_1;

BB123_2:
mov.u32 %r16, %nctaid.x;
cvt.u64.u32	%rd4, %r16;
add.s64 %rd54, %rd46, %rd4;
add.s64 %rd5, %rd54, -1;
and.b64 %rd55, %rd5, -4294967296;
setp.eq.s64	%p3, %rd55, 0;
@%p3 bra BB123_4;

div.u64 %rd147, %rd5, %rd4;
bra.uni BB123_5;

BB123_4:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd5;
div.u32 %r19, %r18, %r17;
cvt.u64.u32	%rd147, %r19;

BB123_5:
mov.u32 %r20, %ctaid.x;
cvt.u64.u32	%rd56, %r20;
mul.lo.s64 %rd57, %rd56, %rd147;
add.s32 %r21, %r20, 1;
cvt.u64.u32	%rd58, %r21;
mul.lo.s64 %rd59, %rd58, %rd147;
min.u64 %rd9, %rd59, %rd46;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd60, %r22;
add.s64 %rd157, %rd60, %rd57;
setp.ge.u64	%p4, %rd157, %rd9;
mov.u64 %rd179, %rd47;
@%p4 bra BB123_13;

ld.local.u32 %r23, [%rd1+408];
add.s32 %r3, %r23, -1;
ld.local.u64 %rd11, [%rd1+208];
ld.local.u64 %rd61, [%rd1];
cvta.to.global.u64 %rd12, %rd61;
mul.wide.s32 %rd62, %r23, 8;
add.s64 %rd13, %rd1, %rd62;
mov.u64 %rd180, %rd47;

BB123_7:
mov.u64 %rd150, %rd157;
mov.u64 %rd14, %rd150;
mov.u64 %rd148, %rd13;
mov.u64 %rd159, 0;
mov.u64 %rd160, %rd159;
setp.lt.s32	%p5, %r3, 1;
mov.u32 %r37, %r3;
mov.u64 %rd154, %rd14;
mov.u64 %rd155, %rd14;
@%p5 bra BB123_12;

BB123_8:
mov.u64 %rd18, %rd155;
mov.u32 %r4, %r37;
ld.local.u64 %rd20, [%rd148];
or.b64 %rd65, %rd18, %rd20;
and.b64 %rd66, %rd65, -4294967296;
setp.eq.s64	%p6, %rd66, 0;
@%p6 bra BB123_10;
bra.uni BB123_9;

BB123_10:
cvt.u32.u64	%r24, %rd20;
cvt.u32.u64	%r25, %rd18;
div.u32 %r26, %r25, %r24;
rem.u32 %r27, %r25, %r24;
cvt.u64.u32	%rd156, %r26;
cvt.u64.u32	%rd149, %r27;
bra.uni BB123_11;

BB123_9:
div.u64 %rd156, %rd18, %rd20;
rem.u64 %rd149, %rd18, %rd20;

BB123_11:
mov.u64 %rd25, %rd156;
ld.local.u64 %rd67, [%rd148+200];
mul.lo.s64 %rd68, %rd67, %rd149;
add.s64 %rd160, %rd68, %rd160;
add.s64 %rd148, %rd148, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p7, %r5, 0;
mov.u32 %r37, %r5;
mov.u64 %rd154, %rd25;
mov.u64 %rd155, %rd25;
mov.u64 %rd159, %rd160;
@%p7 bra BB123_8;

BB123_12:
mul.lo.s64 %rd69, %rd11, %rd154;
add.s64 %rd70, %rd69, %rd159;
add.s64 %rd71, %rd12, %rd70;
ld.global.s8 %rd72, [%rd71];
mul.lo.s64 %rd180, %rd72, %rd180;
mov.u32 %r28, %ntid.x;
cvt.u64.u32	%rd73, %r28;
add.s64 %rd157, %rd73, %rd14;
setp.lt.u64	%p8, %rd157, %rd9;
mov.u64 %rd164, %rd180;
mov.u64 %rd179, %rd164;
@%p8 bra BB123_7;

BB123_13:
mov.u64 %rd165, %rd179;
mov.u64 %rd33, %rd165;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p9, %r6, 0;
mov.u64 %rd174, %rd47;
@%p9 bra BB123_28;

mul.wide.u32 %rd74, %r22, 8;
mov.u64 %rd75, smemChar;
add.s64 %rd34, %rd75, %rd74;
setp.ge.u32	%p10, %r22, %r6;
@%p10 bra BB123_16;

st.shared.u64 [%rd34], %rd33;

BB123_16:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p11, %r7, %r6;
mov.u64 %rd176, %rd33;
@%p11 bra BB123_22;

div.u32 %r31, %r22, %r7;
setp.ne.s32	%p12, %r31, 0;
mov.u64 %rd166, %rd33;
mov.u64 %rd176, %rd166;
@%p12 bra BB123_22;

setp.lt.u32	%p13, %r22, %r6;
selp.b64	%rd177, %rd33, %rd47, %p13;
add.s32 %r38, %r7, %r22;
setp.ge.u32	%p14, %r38, %r6;
@%p14 bra BB123_21;

mov.u64 %rd178, %rd177;

BB123_20:
mul.wide.u32 %rd76, %r38, 8;
add.s64 %rd78, %rd75, %rd76;
ld.shared.u64 %rd79, [%rd78];
mul.lo.s64 %rd178, %rd79, %rd178;
add.s32 %r38, %r38, %r7;
setp.lt.u32	%p15, %r38, %r6;
mov.u64 %rd177, %rd178;
@%p15 bra BB123_20;

BB123_21:
mov.u64 %rd176, %rd177;
st.shared.u64 [%rd34], %rd176;

BB123_22:
mov.u64 %rd39, %rd176;
bar.sync 0;
setp.ne.s32	%p16, %r22, 0;
mov.u64 %rd174, %rd39;
@%p16 bra BB123_28;

setp.eq.s32	%p17, %r8, 32;
@%p17 bra BB123_27;
bra.uni BB123_24;

BB123_27:
ld.shared.u64 %rd83, [smemChar+8];
mul.lo.s64 %rd84, %rd83, %rd39;
ld.shared.u64 %rd85, [smemChar+16];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+24];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+32];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+40];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+48];
mul.lo.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+56];
mul.lo.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+64];
mul.lo.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+72];
mul.lo.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+80];
mul.lo.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+88];
mul.lo.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+96];
mul.lo.s64 %rd106, %rd105, %rd104;
ld.shared.u64 %rd107, [smemChar+104];
mul.lo.s64 %rd108, %rd107, %rd106;
ld.shared.u64 %rd109, [smemChar+112];
mul.lo.s64 %rd110, %rd109, %rd108;
ld.shared.u64 %rd111, [smemChar+120];
mul.lo.s64 %rd112, %rd111, %rd110;
ld.shared.u64 %rd113, [smemChar+128];
mul.lo.s64 %rd114, %rd113, %rd112;
ld.shared.u64 %rd115, [smemChar+136];
mul.lo.s64 %rd116, %rd115, %rd114;
ld.shared.u64 %rd117, [smemChar+144];
mul.lo.s64 %rd118, %rd117, %rd116;
ld.shared.u64 %rd119, [smemChar+152];
mul.lo.s64 %rd120, %rd119, %rd118;
ld.shared.u64 %rd121, [smemChar+160];
mul.lo.s64 %rd122, %rd121, %rd120;
ld.shared.u64 %rd123, [smemChar+168];
mul.lo.s64 %rd124, %rd123, %rd122;
ld.shared.u64 %rd125, [smemChar+176];
mul.lo.s64 %rd126, %rd125, %rd124;
ld.shared.u64 %rd127, [smemChar+184];
mul.lo.s64 %rd128, %rd127, %rd126;
ld.shared.u64 %rd129, [smemChar+192];
mul.lo.s64 %rd130, %rd129, %rd128;
ld.shared.u64 %rd131, [smemChar+200];
mul.lo.s64 %rd132, %rd131, %rd130;
ld.shared.u64 %rd133, [smemChar+208];
mul.lo.s64 %rd134, %rd133, %rd132;
ld.shared.u64 %rd135, [smemChar+216];
mul.lo.s64 %rd136, %rd135, %rd134;
ld.shared.u64 %rd137, [smemChar+224];
mul.lo.s64 %rd138, %rd137, %rd136;
ld.shared.u64 %rd139, [smemChar+232];
mul.lo.s64 %rd140, %rd139, %rd138;
ld.shared.u64 %rd141, [smemChar+240];
mul.lo.s64 %rd142, %rd141, %rd140;
ld.shared.u64 %rd143, [smemChar+248];
mul.lo.s64 %rd174, %rd143, %rd142;
bra.uni BB123_28;

BB123_24:
add.s64 %rd161, %rd75, 8;
mov.u32 %r39, 1;
setp.lt.u32	%p18, %r8, 2;
mov.u64 %rd172, %rd39;
mov.u64 %rd174, %rd172;
@%p18 bra BB123_28;

mov.u64 %rd175, %rd39;

BB123_26:
ld.shared.u64 %rd82, [%rd161];
mul.lo.s64 %rd175, %rd82, %rd175;
add.s64 %rd161, %rd161, 8;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p19, %r39, %r8;
mov.u64 %rd174, %rd175;
@%p19 bra BB123_26;

BB123_28:
setp.ne.s32	%p20, %r22, 0;
@%p20 bra BB123_30;

cvta.to.global.u64 %rd144, %rd48;
mul.wide.u32 %rd145, %r20, 8;
add.s64 %rd146, %rd144, %rd145;
st.global.u64 [%rd146], %rd174;

BB123_30:
ret;
}


.visible .entry _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot124[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<33>;
.reg .b64 %rd<167>;


mov.u64 %rd166, __local_depot124;
cvta.local.u64 %SP, %rd166;
ld.param.u64 %rd41, [_Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd42, [_Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd43, [_Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z15kernelReduceAllIamlN6thrust8identityIlEE14ReduceMultiplyIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd44, %SP, 0;
cvta.to.local.u64 %rd1, %rd44;
mov.u32 %r29, 0;
mov.pred %p1, 0;
@%p1 bra BB124_2;

BB124_1:
mul.wide.s32 %rd45, %r29, 8;
add.s64 %rd46, %rd2, %rd45;
ld.param.u64 %rd47, [%rd46];
add.s64 %rd48, %rd1, %rd45;
st.local.u64 [%rd48], %rd47;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p2, %r29, 52;
@%p2 bra BB124_1;

BB124_2:
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd142, %r16;
setp.ge.u64	%p3, %rd142, %rd41;
mov.u64 %rd164, %rd42;
@%p3 bra BB124_10;

ld.local.u32 %r17, [%rd1+408];
add.s32 %r3, %r17, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd49, [%rd1];
cvta.to.global.u64 %rd6, %rd49;
mul.wide.s32 %rd50, %r17, 8;
add.s64 %rd7, %rd1, %rd50;
mov.u64 %rd165, %rd42;

BB124_4:
mov.u64 %rd135, %rd142;
mov.u64 %rd8, %rd135;
mov.u64 %rd133, %rd7;
mov.u64 %rd144, 0;
mov.u64 %rd145, %rd144;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r30, %r3;
mov.u64 %rd139, %rd8;
mov.u64 %rd140, %rd8;
@%p4 bra BB124_9;

BB124_5:
mov.u64 %rd12, %rd140;
mov.u32 %r4, %r30;
ld.local.u64 %rd15, [%rd133];
or.b64 %rd53, %rd12, %rd15;
and.b64 %rd54, %rd53, -4294967296;
setp.eq.s64	%p5, %rd54, 0;
@%p5 bra BB124_7;
bra.uni BB124_6;

BB124_7:
cvt.u32.u64	%r18, %rd15;
cvt.u32.u64	%r19, %rd12;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd141, %r20;
cvt.u64.u32	%rd134, %r21;
bra.uni BB124_8;

BB124_6:
div.u64 %rd141, %rd12, %rd15;
rem.u64 %rd134, %rd12, %rd15;

BB124_8:
mov.u64 %rd20, %rd141;
ld.local.u64 %rd55, [%rd133+200];
mul.lo.s64 %rd56, %rd55, %rd134;
add.s64 %rd145, %rd56, %rd145;
add.s64 %rd133, %rd133, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r30, %r5;
mov.u64 %rd139, %rd20;
mov.u64 %rd140, %rd20;
mov.u64 %rd144, %rd145;
@%p6 bra BB124_5;

BB124_9:
mul.lo.s64 %rd57, %rd5, %rd139;
add.s64 %rd58, %rd57, %rd144;
add.s64 %rd59, %rd6, %rd58;
ld.global.s8 %rd60, [%rd59];
mul.lo.s64 %rd165, %rd60, %rd165;
mov.u32 %r22, %ntid.x;
cvt.u64.u32	%rd61, %r22;
add.s64 %rd142, %rd61, %rd8;
setp.lt.u64	%p7, %rd142, %rd41;
mov.u64 %rd149, %rd165;
mov.u64 %rd164, %rd149;
@%p7 bra BB124_4;

BB124_10:
mov.u64 %rd150, %rd164;
mov.u64 %rd28, %rd150;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p8, %r6, 0;
mov.u64 %rd159, %rd42;
@%p8 bra BB124_25;

mul.wide.u32 %rd62, %r16, 8;
mov.u64 %rd63, smemChar;
add.s64 %rd29, %rd63, %rd62;
setp.ge.u32	%p9, %r16, %r6;
@%p9 bra BB124_13;

st.shared.u64 [%rd29], %rd28;

BB124_13:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p10, %r7, %r6;
mov.u64 %rd161, %rd28;
@%p10 bra BB124_19;

div.u32 %r25, %r16, %r7;
setp.ne.s32	%p11, %r25, 0;
mov.u64 %rd151, %rd28;
mov.u64 %rd161, %rd151;
@%p11 bra BB124_19;

setp.lt.u32	%p12, %r16, %r6;
selp.b64	%rd162, %rd28, %rd42, %p12;
add.s32 %r31, %r7, %r16;
setp.ge.u32	%p13, %r31, %r6;
@%p13 bra BB124_18;

mov.u64 %rd163, %rd162;

BB124_17:
mul.wide.u32 %rd64, %r31, 8;
add.s64 %rd66, %rd63, %rd64;
ld.shared.u64 %rd67, [%rd66];
mul.lo.s64 %rd163, %rd67, %rd163;
add.s32 %r31, %r31, %r7;
setp.lt.u32	%p14, %r31, %r6;
mov.u64 %rd162, %rd163;
@%p14 bra BB124_17;

BB124_18:
mov.u64 %rd161, %rd162;
st.shared.u64 [%rd29], %rd161;

BB124_19:
mov.u64 %rd34, %rd161;
bar.sync 0;
setp.ne.s32	%p15, %r16, 0;
mov.u64 %rd159, %rd34;
@%p15 bra BB124_25;

setp.eq.s32	%p16, %r8, 32;
@%p16 bra BB124_24;
bra.uni BB124_21;

BB124_24:
ld.shared.u64 %rd71, [smemChar+8];
mul.lo.s64 %rd72, %rd71, %rd34;
ld.shared.u64 %rd73, [smemChar+16];
mul.lo.s64 %rd74, %rd73, %rd72;
ld.shared.u64 %rd75, [smemChar+24];
mul.lo.s64 %rd76, %rd75, %rd74;
ld.shared.u64 %rd77, [smemChar+32];
mul.lo.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd79, [smemChar+40];
mul.lo.s64 %rd80, %rd79, %rd78;
ld.shared.u64 %rd81, [smemChar+48];
mul.lo.s64 %rd82, %rd81, %rd80;
ld.shared.u64 %rd83, [smemChar+56];
mul.lo.s64 %rd84, %rd83, %rd82;
ld.shared.u64 %rd85, [smemChar+64];
mul.lo.s64 %rd86, %rd85, %rd84;
ld.shared.u64 %rd87, [smemChar+72];
mul.lo.s64 %rd88, %rd87, %rd86;
ld.shared.u64 %rd89, [smemChar+80];
mul.lo.s64 %rd90, %rd89, %rd88;
ld.shared.u64 %rd91, [smemChar+88];
mul.lo.s64 %rd92, %rd91, %rd90;
ld.shared.u64 %rd93, [smemChar+96];
mul.lo.s64 %rd94, %rd93, %rd92;
ld.shared.u64 %rd95, [smemChar+104];
mul.lo.s64 %rd96, %rd95, %rd94;
ld.shared.u64 %rd97, [smemChar+112];
mul.lo.s64 %rd98, %rd97, %rd96;
ld.shared.u64 %rd99, [smemChar+120];
mul.lo.s64 %rd100, %rd99, %rd98;
ld.shared.u64 %rd101, [smemChar+128];
mul.lo.s64 %rd102, %rd101, %rd100;
ld.shared.u64 %rd103, [smemChar+136];
mul.lo.s64 %rd104, %rd103, %rd102;
ld.shared.u64 %rd105, [smemChar+144];
mul.lo.s64 %rd106, %rd105, %rd104;
ld.shared.u64 %rd107, [smemChar+152];
mul.lo.s64 %rd108, %rd107, %rd106;
ld.shared.u64 %rd109, [smemChar+160];
mul.lo.s64 %rd110, %rd109, %rd108;
ld.shared.u64 %rd111, [smemChar+168];
mul.lo.s64 %rd112, %rd111, %rd110;
ld.shared.u64 %rd113, [smemChar+176];
mul.lo.s64 %rd114, %rd113, %rd112;
ld.shared.u64 %rd115, [smemChar+184];
mul.lo.s64 %rd116, %rd115, %rd114;
ld.shared.u64 %rd117, [smemChar+192];
mul.lo.s64 %rd118, %rd117, %rd116;
ld.shared.u64 %rd119, [smemChar+200];
mul.lo.s64 %rd120, %rd119, %rd118;
ld.shared.u64 %rd121, [smemChar+208];
mul.lo.s64 %rd122, %rd121, %rd120;
ld.shared.u64 %rd123, [smemChar+216];
mul.lo.s64 %rd124, %rd123, %rd122;
ld.shared.u64 %rd125, [smemChar+224];
mul.lo.s64 %rd126, %rd125, %rd124;
ld.shared.u64 %rd127, [smemChar+232];
mul.lo.s64 %rd128, %rd127, %rd126;
ld.shared.u64 %rd129, [smemChar+240];
mul.lo.s64 %rd130, %rd129, %rd128;
ld.shared.u64 %rd131, [smemChar+248];
mul.lo.s64 %rd159, %rd131, %rd130;
bra.uni BB124_25;

BB124_21:
add.s64 %rd146, %rd63, 8;
mov.u32 %r32, 1;
setp.lt.u32	%p17, %r8, 2;
mov.u64 %rd157, %rd34;
mov.u64 %rd159, %rd157;
@%p17 bra BB124_25;

mov.u64 %rd160, %rd34;

BB124_23:
ld.shared.u64 %rd70, [%rd146];
mul.lo.s64 %rd160, %rd70, %rd160;
add.s64 %rd146, %rd146, 8;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p18, %r32, %r8;
mov.u64 %rd159, %rd160;
@%p18 bra BB124_23;

BB124_25:
setp.ne.s32	%p19, %r16, 0;
@%p19 bra BB124_27;

cvta.to.global.u64 %rd132, %rd43;
st.global.u64 [%rd132], %rd159;

BB124_27:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<29>;
.reg .b64 %rd<117>;


ld.param.u32 %r16, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd17, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd18, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd19, _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd20, [%rd19];
cvta.to.global.u64 %rd1, %rd20;
ld.param.u32 %r1, [%rd19+108];
mov.u32 %r17, %nctaid.x;
add.s32 %r18, %r16, %r17;
add.s32 %r19, %r18, -1;
div.u32 %r20, %r19, %r17;
mov.u32 %r2, %ctaid.x;
add.s32 %r21, %r2, 1;
mul.lo.s32 %r22, %r21, %r20;
min.u32 %r3, %r22, %r16;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r26, %r2, %r20, %r4;
mov.u32 %r6, %ntid.x;
setp.ge.u32	%p1, %r26, %r3;
mov.u64 %rd115, %rd17;
@%p1 bra BB125_3;

mov.u64 %rd116, %rd17;

BB125_2:
mul.lo.s32 %r23, %r26, %r1;
cvt.u64.u32	%rd21, %r23;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rd23, [%rd22];
min.s64 %rd116, %rd116, %rd23;
add.s32 %r26, %r6, %r26;
setp.lt.u32	%p2, %r26, %r3;
mov.u64 %rd100, %rd116;
mov.u64 %rd115, %rd100;
@%p2 bra BB125_2;

BB125_3:
mov.u64 %rd101, %rd115;
mov.u64 %rd4, %rd101;
setp.eq.s32	%p3, %r6, 0;
mov.u64 %rd110, %rd17;
@%p3 bra BB125_18;

mul.wide.u32 %rd24, %r4, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd5, %rd25, %rd24;
setp.ge.u32	%p4, %r4, %r6;
@%p4 bra BB125_6;

st.shared.u64 [%rd5], %rd4;

BB125_6:
bar.sync 0;
mov.u32 %r9, WARP_SZ;
min.u32 %r10, %r6, %r9;
setp.ge.u32	%p5, %r9, %r6;
mov.u64 %rd112, %rd4;
@%p5 bra BB125_12;

div.u32 %r24, %r4, %r9;
setp.ne.s32	%p6, %r24, 0;
mov.u64 %rd102, %rd4;
mov.u64 %rd112, %rd102;
@%p6 bra BB125_12;

setp.lt.u32	%p7, %r4, %r6;
selp.b64	%rd113, %rd4, %rd17, %p7;
add.s32 %r27, %r9, %r4;
setp.ge.u32	%p8, %r27, %r6;
@%p8 bra BB125_11;

mov.u64 %rd114, %rd113;

BB125_10:
mul.wide.u32 %rd26, %r27, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
min.s64 %rd114, %rd114, %rd29;
add.s32 %r27, %r27, %r9;
setp.lt.u32	%p9, %r27, %r6;
mov.u64 %rd113, %rd114;
@%p9 bra BB125_10;

BB125_11:
mov.u64 %rd112, %rd113;
st.shared.u64 [%rd5], %rd112;

BB125_12:
mov.u64 %rd10, %rd112;
bar.sync 0;
setp.ne.s32	%p10, %r4, 0;
mov.u64 %rd110, %rd10;
@%p10 bra BB125_18;

setp.eq.s32	%p11, %r10, 32;
@%p11 bra BB125_17;
bra.uni BB125_14;

BB125_17:
ld.shared.u64 %rd33, [smemChar+8];
min.s64 %rd34, %rd10, %rd33;
ld.shared.u64 %rd35, [smemChar+16];
min.s64 %rd36, %rd34, %rd35;
ld.shared.u64 %rd37, [smemChar+24];
min.s64 %rd38, %rd36, %rd37;
ld.shared.u64 %rd39, [smemChar+32];
min.s64 %rd40, %rd38, %rd39;
ld.shared.u64 %rd41, [smemChar+40];
min.s64 %rd42, %rd40, %rd41;
ld.shared.u64 %rd43, [smemChar+48];
min.s64 %rd44, %rd42, %rd43;
ld.shared.u64 %rd45, [smemChar+56];
min.s64 %rd46, %rd44, %rd45;
ld.shared.u64 %rd47, [smemChar+64];
min.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+72];
min.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+80];
min.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+88];
min.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+96];
min.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+104];
min.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+112];
min.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+120];
min.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+128];
min.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+136];
min.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+144];
min.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+152];
min.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+160];
min.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+168];
min.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+176];
min.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+184];
min.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+192];
min.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+200];
min.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+208];
min.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+216];
min.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+224];
min.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+232];
min.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+240];
min.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+248];
min.s64 %rd110, %rd92, %rd93;
bra.uni BB125_18;

BB125_14:
add.s64 %rd97, %rd25, 8;
mov.u32 %r28, 1;
setp.lt.u32	%p12, %r10, 2;
mov.u64 %rd108, %rd10;
mov.u64 %rd110, %rd108;
@%p12 bra BB125_18;

mov.u64 %rd111, %rd10;

BB125_16:
ld.shared.u64 %rd32, [%rd97];
min.s64 %rd111, %rd111, %rd32;
add.s64 %rd97, %rd97, 8;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p13, %r28, %r10;
mov.u64 %rd110, %rd111;
@%p13 bra BB125_16;

BB125_18:
setp.ne.s32	%p14, %r4, 0;
@%p14 bra BB125_20;

cvta.to.global.u64 %rd94, %rd18;
mul.wide.u32 %rd95, %r2, 8;
add.s64 %rd96, %rd94, %rd95;
st.global.u64 [%rd96], %rd110;

BB125_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass2Il9ReduceMinIlEEviT_T0_PS2_S4_(
.param .u32 _Z20kernelReduceAllPass2Il9ReduceMinIlEEviT_T0_PS2_S4__param_0,
.param .u64 _Z20kernelReduceAllPass2Il9ReduceMinIlEEviT_T0_PS2_S4__param_1,
.param .align 1 .b8 _Z20kernelReduceAllPass2Il9ReduceMinIlEEviT_T0_PS2_S4__param_2[1],
.param .u64 _Z20kernelReduceAllPass2Il9ReduceMinIlEEviT_T0_PS2_S4__param_3,
.param .u64 _Z20kernelReduceAllPass2Il9ReduceMinIlEEviT_T0_PS2_S4__param_4
)
{
.reg .pred %p<14>;
.reg .b32 %r<14>;
.reg .b64 %rd<109>;


ld.param.u32 %r9, [_Z20kernelReduceAllPass2Il9ReduceMinIlEEviT_T0_PS2_S4__param_0];
ld.param.u64 %rd15, [_Z20kernelReduceAllPass2Il9ReduceMinIlEEviT_T0_PS2_S4__param_1];
ld.param.u64 %rd16, [_Z20kernelReduceAllPass2Il9ReduceMinIlEEviT_T0_PS2_S4__param_3];
ld.param.u64 %rd17, [_Z20kernelReduceAllPass2Il9ReduceMinIlEEviT_T0_PS2_S4__param_4];
mov.u32 %r1, %tid.x;
setp.ge.u32	%p1, %r1, %r9;
mov.u64 %rd108, %rd15;
@%p1 bra BB126_2;

cvta.to.global.u64 %rd18, %rd16;
mul.wide.u32 %rd19, %r1, 8;
add.s64 %rd20, %rd18, %rd19;
ld.global.u64 %rd1, [%rd20];
mov.u64 %rd108, %rd1;

BB126_2:
mov.u64 %rd94, %rd108;
mov.u64 %rd2, %rd94;
setp.eq.s32	%p2, %r9, 0;
mov.u64 %rd103, %rd15;
@%p2 bra BB126_17;

mul.wide.u32 %rd21, %r1, 8;
mov.u64 %rd22, smemChar;
add.s64 %rd3, %rd22, %rd21;
@%p1 bra BB126_5;

st.shared.u64 [%rd3], %rd2;

BB126_5:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r9, %r2;
setp.ge.u32	%p4, %r2, %r9;
mov.u64 %rd105, %rd2;
@%p4 bra BB126_11;

div.u32 %r10, %r1, %r2;
setp.ne.s32	%p5, %r10, 0;
mov.u64 %rd95, %rd2;
mov.u64 %rd105, %rd95;
@%p5 bra BB126_11;

setp.lt.u32	%p6, %r1, %r9;
selp.b64	%rd106, %rd2, %rd15, %p6;
add.s32 %r12, %r2, %r1;
setp.ge.u32	%p7, %r12, %r9;
@%p7 bra BB126_10;

mov.u64 %rd107, %rd106;

BB126_9:
mul.wide.u32 %rd23, %r12, 8;
add.s64 %rd25, %rd22, %rd23;
ld.shared.u64 %rd26, [%rd25];
min.s64 %rd107, %rd107, %rd26;
add.s32 %r12, %r12, %r2;
setp.lt.u32	%p8, %r12, %r9;
mov.u64 %rd106, %rd107;
@%p8 bra BB126_9;

BB126_10:
mov.u64 %rd105, %rd106;
st.shared.u64 [%rd3], %rd105;

BB126_11:
mov.u64 %rd8, %rd105;
bar.sync 0;
setp.ne.s32	%p9, %r1, 0;
mov.u64 %rd103, %rd8;
@%p9 bra BB126_17;

setp.eq.s32	%p10, %r3, 32;
@%p10 bra BB126_16;
bra.uni BB126_13;

BB126_16:
ld.shared.u64 %rd30, [smemChar+8];
min.s64 %rd31, %rd8, %rd30;
ld.shared.u64 %rd32, [smemChar+16];
min.s64 %rd33, %rd31, %rd32;
ld.shared.u64 %rd34, [smemChar+24];
min.s64 %rd35, %rd33, %rd34;
ld.shared.u64 %rd36, [smemChar+32];
min.s64 %rd37, %rd35, %rd36;
ld.shared.u64 %rd38, [smemChar+40];
min.s64 %rd39, %rd37, %rd38;
ld.shared.u64 %rd40, [smemChar+48];
min.s64 %rd41, %rd39, %rd40;
ld.shared.u64 %rd42, [smemChar+56];
min.s64 %rd43, %rd41, %rd42;
ld.shared.u64 %rd44, [smemChar+64];
min.s64 %rd45, %rd43, %rd44;
ld.shared.u64 %rd46, [smemChar+72];
min.s64 %rd47, %rd45, %rd46;
ld.shared.u64 %rd48, [smemChar+80];
min.s64 %rd49, %rd47, %rd48;
ld.shared.u64 %rd50, [smemChar+88];
min.s64 %rd51, %rd49, %rd50;
ld.shared.u64 %rd52, [smemChar+96];
min.s64 %rd53, %rd51, %rd52;
ld.shared.u64 %rd54, [smemChar+104];
min.s64 %rd55, %rd53, %rd54;
ld.shared.u64 %rd56, [smemChar+112];
min.s64 %rd57, %rd55, %rd56;
ld.shared.u64 %rd58, [smemChar+120];
min.s64 %rd59, %rd57, %rd58;
ld.shared.u64 %rd60, [smemChar+128];
min.s64 %rd61, %rd59, %rd60;
ld.shared.u64 %rd62, [smemChar+136];
min.s64 %rd63, %rd61, %rd62;
ld.shared.u64 %rd64, [smemChar+144];
min.s64 %rd65, %rd63, %rd64;
ld.shared.u64 %rd66, [smemChar+152];
min.s64 %rd67, %rd65, %rd66;
ld.shared.u64 %rd68, [smemChar+160];
min.s64 %rd69, %rd67, %rd68;
ld.shared.u64 %rd70, [smemChar+168];
min.s64 %rd71, %rd69, %rd70;
ld.shared.u64 %rd72, [smemChar+176];
min.s64 %rd73, %rd71, %rd72;
ld.shared.u64 %rd74, [smemChar+184];
min.s64 %rd75, %rd73, %rd74;
ld.shared.u64 %rd76, [smemChar+192];
min.s64 %rd77, %rd75, %rd76;
ld.shared.u64 %rd78, [smemChar+200];
min.s64 %rd79, %rd77, %rd78;
ld.shared.u64 %rd80, [smemChar+208];
min.s64 %rd81, %rd79, %rd80;
ld.shared.u64 %rd82, [smemChar+216];
min.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [smemChar+224];
min.s64 %rd85, %rd83, %rd84;
ld.shared.u64 %rd86, [smemChar+232];
min.s64 %rd87, %rd85, %rd86;
ld.shared.u64 %rd88, [smemChar+240];
min.s64 %rd89, %rd87, %rd88;
ld.shared.u64 %rd90, [smemChar+248];
min.s64 %rd103, %rd89, %rd90;
bra.uni BB126_17;

BB126_13:
add.s64 %rd92, %rd22, 8;
mov.u32 %r13, 1;
setp.lt.u32	%p11, %r3, 2;
mov.u64 %rd101, %rd8;
mov.u64 %rd103, %rd101;
@%p11 bra BB126_17;

mov.u64 %rd104, %rd8;

BB126_15:
ld.shared.u64 %rd29, [%rd92];
min.s64 %rd104, %rd104, %rd29;
add.s64 %rd92, %rd92, 8;
add.s32 %r13, %r13, 1;
setp.lt.u32	%p12, %r13, %r3;
mov.u64 %rd103, %rd104;
@%p12 bra BB126_15;

BB126_17:
setp.ne.s32	%p13, %r1, 0;
@%p13 bra BB126_19;

cvta.to.global.u64 %rd91, %rd17;
st.global.u64 [%rd91], %rd103;

BB126_19:
ret;
}


.visible .entry _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<20>;
.reg .b64 %rd<115>;


ld.param.u32 %r13, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd17, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd18, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd19, _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd20, [%rd19];
cvta.to.global.u64 %rd1, %rd20;
ld.param.u32 %r1, [%rd19+108];
mov.u32 %r2, %tid.x;
mov.u32 %r3, %ntid.x;
setp.ge.u32	%p1, %r2, %r13;
mov.u64 %rd113, %rd17;
@%p1 bra BB127_3;

mov.u32 %r17, %r2;
mov.u64 %rd114, %rd17;

BB127_2:
mov.u32 %r4, %r17;
mul.lo.s32 %r14, %r4, %r1;
cvt.u64.u32	%rd21, %r14;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rd23, [%rd22];
min.s64 %rd114, %rd114, %rd23;
add.s32 %r5, %r3, %r4;
setp.lt.u32	%p2, %r5, %r13;
mov.u32 %r17, %r5;
mov.u64 %rd98, %rd114;
mov.u64 %rd113, %rd98;
@%p2 bra BB127_2;

BB127_3:
mov.u64 %rd99, %rd113;
mov.u64 %rd4, %rd99;
setp.eq.s32	%p3, %r3, 0;
mov.u64 %rd108, %rd17;
@%p3 bra BB127_18;

mul.wide.u32 %rd24, %r2, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd5, %rd25, %rd24;
setp.ge.u32	%p4, %r2, %r3;
@%p4 bra BB127_6;

st.shared.u64 [%rd5], %rd4;

BB127_6:
bar.sync 0;
mov.u32 %r6, WARP_SZ;
min.u32 %r7, %r3, %r6;
setp.ge.u32	%p5, %r6, %r3;
mov.u64 %rd110, %rd4;
@%p5 bra BB127_12;

div.u32 %r15, %r2, %r6;
setp.ne.s32	%p6, %r15, 0;
mov.u64 %rd100, %rd4;
mov.u64 %rd110, %rd100;
@%p6 bra BB127_12;

setp.lt.u32	%p7, %r2, %r3;
selp.b64	%rd111, %rd4, %rd17, %p7;
add.s32 %r18, %r6, %r2;
setp.ge.u32	%p8, %r18, %r3;
@%p8 bra BB127_11;

mov.u64 %rd112, %rd111;

BB127_10:
mul.wide.u32 %rd26, %r18, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
min.s64 %rd112, %rd112, %rd29;
add.s32 %r18, %r18, %r6;
setp.lt.u32	%p9, %r18, %r3;
mov.u64 %rd111, %rd112;
@%p9 bra BB127_10;

BB127_11:
mov.u64 %rd110, %rd111;
st.shared.u64 [%rd5], %rd110;

BB127_12:
mov.u64 %rd10, %rd110;
bar.sync 0;
setp.ne.s32	%p10, %r2, 0;
mov.u64 %rd108, %rd10;
@%p10 bra BB127_18;

setp.eq.s32	%p11, %r7, 32;
@%p11 bra BB127_17;
bra.uni BB127_14;

BB127_17:
ld.shared.u64 %rd33, [smemChar+8];
min.s64 %rd34, %rd10, %rd33;
ld.shared.u64 %rd35, [smemChar+16];
min.s64 %rd36, %rd34, %rd35;
ld.shared.u64 %rd37, [smemChar+24];
min.s64 %rd38, %rd36, %rd37;
ld.shared.u64 %rd39, [smemChar+32];
min.s64 %rd40, %rd38, %rd39;
ld.shared.u64 %rd41, [smemChar+40];
min.s64 %rd42, %rd40, %rd41;
ld.shared.u64 %rd43, [smemChar+48];
min.s64 %rd44, %rd42, %rd43;
ld.shared.u64 %rd45, [smemChar+56];
min.s64 %rd46, %rd44, %rd45;
ld.shared.u64 %rd47, [smemChar+64];
min.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+72];
min.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+80];
min.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+88];
min.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+96];
min.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+104];
min.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+112];
min.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+120];
min.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+128];
min.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+136];
min.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+144];
min.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+152];
min.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+160];
min.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+168];
min.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+176];
min.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+184];
min.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+192];
min.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+200];
min.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+208];
min.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+216];
min.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+224];
min.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+232];
min.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+240];
min.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+248];
min.s64 %rd108, %rd92, %rd93;
bra.uni BB127_18;

BB127_14:
add.s64 %rd95, %rd25, 8;
mov.u32 %r19, 1;
setp.lt.u32	%p12, %r7, 2;
mov.u64 %rd106, %rd10;
mov.u64 %rd108, %rd106;
@%p12 bra BB127_18;

mov.u64 %rd109, %rd10;

BB127_16:
ld.shared.u64 %rd32, [%rd95];
min.s64 %rd109, %rd109, %rd32;
add.s64 %rd95, %rd95, 8;
add.s32 %r19, %r19, 1;
setp.lt.u32	%p13, %r19, %r7;
mov.u64 %rd108, %rd109;
@%p13 bra BB127_16;

BB127_18:
setp.ne.s32	%p14, %r2, 0;
@%p14 bra BB127_20;

cvta.to.global.u64 %rd94, %rd18;
st.global.u64 [%rd94], %rd108;

BB127_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<36>;
.reg .b64 %rd<117>;


ld.param.u32 %r18, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd18, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd19, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u32 %r1, [%rd1+12];
ld.param.u32 %r2, [%rd1+108];
ld.param.u32 %r3, [%rd1+112];
mov.u32 %r19, %nctaid.x;
add.s32 %r20, %r18, %r19;
add.s32 %r21, %r20, -1;
div.u32 %r22, %r21, %r19;
mov.u32 %r23, %ctaid.x;
add.s32 %r24, %r23, 1;
mul.lo.s32 %r25, %r24, %r22;
min.u32 %r4, %r25, %r18;
mov.u32 %r5, %tid.x;
mad.lo.s32 %r33, %r23, %r22, %r5;
setp.ge.u32	%p1, %r33, %r4;
mov.u64 %rd115, %rd18;
@%p1 bra BB128_3;

mov.u32 %r7, %ntid.x;
ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd2, %rd20;
mov.u64 %rd116, %rd18;

BB128_2:
rem.u32 %r26, %r33, %r1;
mul.lo.s32 %r27, %r3, %r26;
div.u32 %r28, %r33, %r1;
mad.lo.s32 %r29, %r2, %r28, %r27;
cvt.u64.u32	%rd21, %r29;
add.s64 %rd22, %rd2, %rd21;
ld.global.s8 %rd23, [%rd22];
min.s64 %rd116, %rd116, %rd23;
add.s32 %r33, %r7, %r33;
setp.lt.u32	%p2, %r33, %r4;
mov.u64 %rd100, %rd116;
mov.u64 %rd115, %rd100;
@%p2 bra BB128_2;

BB128_3:
mov.u64 %rd101, %rd115;
mov.u64 %rd5, %rd101;
mov.u32 %r10, %ntid.x;
setp.eq.s32	%p3, %r10, 0;
mov.u64 %rd110, %rd18;
@%p3 bra BB128_18;

mul.wide.u32 %rd24, %r5, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd6, %rd25, %rd24;
setp.ge.u32	%p4, %r5, %r10;
@%p4 bra BB128_6;

st.shared.u64 [%rd6], %rd5;

BB128_6:
bar.sync 0;
mov.u32 %r11, WARP_SZ;
min.u32 %r12, %r10, %r11;
setp.ge.u32	%p5, %r11, %r10;
mov.u64 %rd112, %rd5;
@%p5 bra BB128_12;

div.u32 %r30, %r5, %r11;
setp.ne.s32	%p6, %r30, 0;
mov.u64 %rd102, %rd5;
mov.u64 %rd112, %rd102;
@%p6 bra BB128_12;

setp.lt.u32	%p7, %r5, %r10;
selp.b64	%rd113, %rd5, %rd18, %p7;
add.s32 %r34, %r11, %r5;
setp.ge.u32	%p8, %r34, %r10;
@%p8 bra BB128_11;

mov.u64 %rd114, %rd113;

BB128_10:
mul.wide.u32 %rd26, %r34, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
min.s64 %rd114, %rd114, %rd29;
add.s32 %r34, %r34, %r11;
setp.lt.u32	%p9, %r34, %r10;
mov.u64 %rd113, %rd114;
@%p9 bra BB128_10;

BB128_11:
mov.u64 %rd112, %rd113;
st.shared.u64 [%rd6], %rd112;

BB128_12:
mov.u64 %rd11, %rd112;
bar.sync 0;
setp.ne.s32	%p10, %r5, 0;
mov.u64 %rd110, %rd11;
@%p10 bra BB128_18;

setp.eq.s32	%p11, %r12, 32;
@%p11 bra BB128_17;
bra.uni BB128_14;

BB128_17:
ld.shared.u64 %rd33, [smemChar+8];
min.s64 %rd34, %rd11, %rd33;
ld.shared.u64 %rd35, [smemChar+16];
min.s64 %rd36, %rd34, %rd35;
ld.shared.u64 %rd37, [smemChar+24];
min.s64 %rd38, %rd36, %rd37;
ld.shared.u64 %rd39, [smemChar+32];
min.s64 %rd40, %rd38, %rd39;
ld.shared.u64 %rd41, [smemChar+40];
min.s64 %rd42, %rd40, %rd41;
ld.shared.u64 %rd43, [smemChar+48];
min.s64 %rd44, %rd42, %rd43;
ld.shared.u64 %rd45, [smemChar+56];
min.s64 %rd46, %rd44, %rd45;
ld.shared.u64 %rd47, [smemChar+64];
min.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+72];
min.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+80];
min.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+88];
min.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+96];
min.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+104];
min.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+112];
min.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+120];
min.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+128];
min.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+136];
min.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+144];
min.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+152];
min.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+160];
min.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+168];
min.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+176];
min.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+184];
min.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+192];
min.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+200];
min.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+208];
min.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+216];
min.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+224];
min.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+232];
min.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+240];
min.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+248];
min.s64 %rd110, %rd92, %rd93;
bra.uni BB128_18;

BB128_14:
add.s64 %rd97, %rd25, 8;
mov.u32 %r35, 1;
setp.lt.u32	%p12, %r12, 2;
mov.u64 %rd108, %rd11;
mov.u64 %rd110, %rd108;
@%p12 bra BB128_18;

mov.u64 %rd111, %rd11;

BB128_16:
ld.shared.u64 %rd32, [%rd97];
min.s64 %rd111, %rd111, %rd32;
add.s64 %rd97, %rd97, 8;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p13, %r35, %r12;
mov.u64 %rd110, %rd111;
@%p13 bra BB128_16;

BB128_18:
setp.ne.s32	%p14, %r5, 0;
@%p14 bra BB128_20;

cvta.to.global.u64 %rd94, %rd19;
mul.wide.u32 %rd95, %r23, 8;
add.s64 %rd96, %rd94, %rd95;
st.global.u64 [%rd96], %rd110;

BB128_20:
ret;
}


.visible .entry _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<26>;
.reg .b64 %rd<115>;


ld.param.u32 %r16, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd18, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd19, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u32 %r1, [%rd1+12];
ld.param.u32 %r2, [%rd1+108];
ld.param.u32 %r3, [%rd1+112];
mov.u32 %r4, %tid.x;
setp.ge.u32	%p1, %r4, %r16;
mov.u64 %rd113, %rd18;
@%p1 bra BB129_3;

mov.u32 %r5, %ntid.x;
ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd2, %rd20;
mov.u32 %r23, %r4;
mov.u64 %rd114, %rd18;

BB129_2:
mov.u32 %r6, %r23;
rem.u32 %r17, %r6, %r1;
mul.lo.s32 %r18, %r3, %r17;
div.u32 %r19, %r6, %r1;
mad.lo.s32 %r20, %r2, %r19, %r18;
cvt.u64.u32	%rd21, %r20;
add.s64 %rd22, %rd2, %rd21;
ld.global.s8 %rd23, [%rd22];
min.s64 %rd114, %rd114, %rd23;
add.s32 %r7, %r5, %r6;
setp.lt.u32	%p2, %r7, %r16;
mov.u32 %r23, %r7;
mov.u64 %rd98, %rd114;
mov.u64 %rd113, %rd98;
@%p2 bra BB129_2;

BB129_3:
mov.u64 %rd99, %rd113;
mov.u64 %rd5, %rd99;
mov.u32 %r8, %ntid.x;
setp.eq.s32	%p3, %r8, 0;
mov.u64 %rd108, %rd18;
@%p3 bra BB129_18;

mul.wide.u32 %rd24, %r4, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd6, %rd25, %rd24;
setp.ge.u32	%p4, %r4, %r8;
@%p4 bra BB129_6;

st.shared.u64 [%rd6], %rd5;

BB129_6:
bar.sync 0;
mov.u32 %r9, WARP_SZ;
min.u32 %r10, %r8, %r9;
setp.ge.u32	%p5, %r9, %r8;
mov.u64 %rd110, %rd5;
@%p5 bra BB129_12;

div.u32 %r21, %r4, %r9;
setp.ne.s32	%p6, %r21, 0;
mov.u64 %rd100, %rd5;
mov.u64 %rd110, %rd100;
@%p6 bra BB129_12;

setp.lt.u32	%p7, %r4, %r8;
selp.b64	%rd111, %rd5, %rd18, %p7;
add.s32 %r24, %r9, %r4;
setp.ge.u32	%p8, %r24, %r8;
@%p8 bra BB129_11;

mov.u64 %rd112, %rd111;

BB129_10:
mul.wide.u32 %rd26, %r24, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
min.s64 %rd112, %rd112, %rd29;
add.s32 %r24, %r24, %r9;
setp.lt.u32	%p9, %r24, %r8;
mov.u64 %rd111, %rd112;
@%p9 bra BB129_10;

BB129_11:
mov.u64 %rd110, %rd111;
st.shared.u64 [%rd6], %rd110;

BB129_12:
mov.u64 %rd11, %rd110;
bar.sync 0;
setp.ne.s32	%p10, %r4, 0;
mov.u64 %rd108, %rd11;
@%p10 bra BB129_18;

setp.eq.s32	%p11, %r10, 32;
@%p11 bra BB129_17;
bra.uni BB129_14;

BB129_17:
ld.shared.u64 %rd33, [smemChar+8];
min.s64 %rd34, %rd11, %rd33;
ld.shared.u64 %rd35, [smemChar+16];
min.s64 %rd36, %rd34, %rd35;
ld.shared.u64 %rd37, [smemChar+24];
min.s64 %rd38, %rd36, %rd37;
ld.shared.u64 %rd39, [smemChar+32];
min.s64 %rd40, %rd38, %rd39;
ld.shared.u64 %rd41, [smemChar+40];
min.s64 %rd42, %rd40, %rd41;
ld.shared.u64 %rd43, [smemChar+48];
min.s64 %rd44, %rd42, %rd43;
ld.shared.u64 %rd45, [smemChar+56];
min.s64 %rd46, %rd44, %rd45;
ld.shared.u64 %rd47, [smemChar+64];
min.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+72];
min.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+80];
min.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+88];
min.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+96];
min.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+104];
min.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+112];
min.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+120];
min.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+128];
min.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+136];
min.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+144];
min.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+152];
min.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+160];
min.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+168];
min.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+176];
min.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+184];
min.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+192];
min.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+200];
min.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+208];
min.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+216];
min.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+224];
min.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+232];
min.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+240];
min.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+248];
min.s64 %rd108, %rd92, %rd93;
bra.uni BB129_18;

BB129_14:
add.s64 %rd95, %rd25, 8;
mov.u32 %r25, 1;
setp.lt.u32	%p12, %r10, 2;
mov.u64 %rd106, %rd11;
mov.u64 %rd108, %rd106;
@%p12 bra BB129_18;

mov.u64 %rd109, %rd11;

BB129_16:
ld.shared.u64 %rd32, [%rd95];
min.s64 %rd109, %rd109, %rd32;
add.s64 %rd95, %rd95, 8;
add.s32 %r25, %r25, 1;
setp.lt.u32	%p13, %r25, %r10;
mov.u64 %rd108, %rd109;
@%p13 bra BB129_16;

BB129_18:
setp.ne.s32	%p14, %r4, 0;
@%p14 bra BB129_20;

cvta.to.global.u64 %rd94, %rd19;
st.global.u64 [%rd94], %rd108;

BB129_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot130[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b32 %r<64>;
.reg .b64 %rd<131>;


mov.u64 %rd130, __local_depot130;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r26, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd24, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd25, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd1, %rd26;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB130_2;

BB130_1:
mul.wide.s32 %rd27, %r51, 8;
add.s64 %rd28, %rd2, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd1, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB130_1;

BB130_2:
mov.u32 %r28, %nctaid.x;
add.s32 %r29, %r26, %r28;
add.s32 %r30, %r29, -1;
div.u32 %r31, %r30, %r28;
mov.u32 %r32, %ctaid.x;
add.s32 %r33, %r32, 1;
mul.lo.s32 %r34, %r33, %r31;
min.u32 %r3, %r34, %r26;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r58, %r32, %r31, %r35;
setp.ge.u32	%p3, %r58, %r3;
mov.u64 %rd128, %rd24;
@%p3 bra BB130_7;

mov.u32 %r5, %ntid.x;
ld.local.u32 %r36, [%rd1+208];
add.s32 %r6, %r36, -1;
ld.local.u32 %r7, [%rd1+108];
ld.local.u64 %rd31, [%rd1];
cvta.to.global.u64 %rd4, %rd31;
mul.wide.s32 %rd32, %r36, 4;
add.s64 %rd5, %rd1, %rd32;
mov.u64 %rd129, %rd24;

BB130_4:
mov.u32 %r53, %r58;
mov.u32 %r8, %r53;
mov.u64 %rd109, %rd5;
mov.u32 %r60, 0;
mov.u32 %r61, %r60;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r56, %r8;
mov.u32 %r57, %r8;
@%p4 bra BB130_6;

BB130_5:
mov.u32 %r10, %r57;
mov.u32 %r9, %r52;
ld.local.u32 %r39, [%rd109+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd109+104];
mad.lo.s32 %r61, %r41, %r40, %r61;
div.u32 %r13, %r10, %r39;
add.s64 %rd109, %rd109, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r52, %r14;
mov.u32 %r56, %r13;
mov.u32 %r57, %r13;
mov.u32 %r60, %r61;
@%p5 bra BB130_5;

BB130_6:
mad.lo.s32 %r42, %r7, %r56, %r60;
cvt.u64.u32	%rd33, %r42;
add.s64 %rd34, %rd4, %rd33;
ld.global.s8 %rd35, [%rd34];
min.s64 %rd129, %rd129, %rd35;
add.s32 %r58, %r5, %r8;
setp.lt.u32	%p6, %r58, %r3;
mov.u64 %rd113, %rd129;
mov.u64 %rd128, %rd113;
@%p6 bra BB130_4;

BB130_7:
mov.u64 %rd114, %rd128;
mov.u64 %rd11, %rd114;
mov.u32 %r18, %ntid.x;
setp.eq.s32	%p7, %r18, 0;
mov.u64 %rd123, %rd24;
@%p7 bra BB130_22;

mul.wide.u32 %rd36, %r35, 8;
mov.u64 %rd37, smemChar;
add.s64 %rd12, %rd37, %rd36;
setp.ge.u32	%p8, %r35, %r18;
@%p8 bra BB130_10;

st.shared.u64 [%rd12], %rd11;

BB130_10:
bar.sync 0;
mov.u32 %r19, WARP_SZ;
min.u32 %r20, %r18, %r19;
setp.ge.u32	%p9, %r19, %r18;
mov.u64 %rd125, %rd11;
@%p9 bra BB130_16;

div.u32 %r45, %r35, %r19;
setp.ne.s32	%p10, %r45, 0;
mov.u64 %rd115, %rd11;
mov.u64 %rd125, %rd115;
@%p10 bra BB130_16;

setp.lt.u32	%p11, %r35, %r18;
selp.b64	%rd126, %rd11, %rd24, %p11;
add.s32 %r62, %r19, %r35;
setp.ge.u32	%p12, %r62, %r18;
@%p12 bra BB130_15;

mov.u64 %rd127, %rd126;

BB130_14:
mul.wide.u32 %rd38, %r62, 8;
add.s64 %rd40, %rd37, %rd38;
ld.shared.u64 %rd41, [%rd40];
min.s64 %rd127, %rd127, %rd41;
add.s32 %r62, %r62, %r19;
setp.lt.u32	%p13, %r62, %r18;
mov.u64 %rd126, %rd127;
@%p13 bra BB130_14;

BB130_15:
mov.u64 %rd125, %rd126;
st.shared.u64 [%rd12], %rd125;

BB130_16:
mov.u64 %rd17, %rd125;
bar.sync 0;
setp.ne.s32	%p14, %r35, 0;
mov.u64 %rd123, %rd17;
@%p14 bra BB130_22;

setp.eq.s32	%p15, %r20, 32;
@%p15 bra BB130_21;
bra.uni BB130_18;

BB130_21:
ld.shared.u64 %rd45, [smemChar+8];
min.s64 %rd46, %rd17, %rd45;
ld.shared.u64 %rd47, [smemChar+16];
min.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+24];
min.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+32];
min.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+40];
min.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+48];
min.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+56];
min.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+64];
min.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+72];
min.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+80];
min.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+88];
min.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+96];
min.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+104];
min.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+112];
min.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+120];
min.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+128];
min.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+136];
min.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+144];
min.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+152];
min.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+160];
min.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+168];
min.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+176];
min.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+184];
min.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+192];
min.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+200];
min.s64 %rd94, %rd92, %rd93;
ld.shared.u64 %rd95, [smemChar+208];
min.s64 %rd96, %rd94, %rd95;
ld.shared.u64 %rd97, [smemChar+216];
min.s64 %rd98, %rd96, %rd97;
ld.shared.u64 %rd99, [smemChar+224];
min.s64 %rd100, %rd98, %rd99;
ld.shared.u64 %rd101, [smemChar+232];
min.s64 %rd102, %rd100, %rd101;
ld.shared.u64 %rd103, [smemChar+240];
min.s64 %rd104, %rd102, %rd103;
ld.shared.u64 %rd105, [smemChar+248];
min.s64 %rd123, %rd104, %rd105;
bra.uni BB130_22;

BB130_18:
add.s64 %rd110, %rd37, 8;
mov.u32 %r63, 1;
setp.lt.u32	%p16, %r20, 2;
mov.u64 %rd121, %rd17;
mov.u64 %rd123, %rd121;
@%p16 bra BB130_22;

mov.u64 %rd124, %rd17;

BB130_20:
ld.shared.u64 %rd44, [%rd110];
min.s64 %rd124, %rd124, %rd44;
add.s64 %rd110, %rd110, 8;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p17, %r63, %r20;
mov.u64 %rd123, %rd124;
@%p17 bra BB130_20;

BB130_22:
setp.ne.s32	%p18, %r35, 0;
@%p18 bra BB130_24;

cvta.to.global.u64 %rd106, %rd25;
mul.wide.u32 %rd107, %r32, 8;
add.s64 %rd108, %rd106, %rd107;
st.global.u64 [%rd108], %rd123;

BB130_24:
ret;
}


.visible .entry _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot131[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b32 %r<49>;
.reg .b64 %rd<129>;


mov.u64 %rd128, __local_depot131;
cvta.local.u64 %SP, %rd128;
ld.param.u32 %r25, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd24, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd25, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd1, %rd26;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB131_2;

BB131_1:
mul.wide.s32 %rd27, %r36, 8;
add.s64 %rd28, %rd2, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd1, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB131_1;

BB131_2:
mov.u32 %r3, %tid.x;
setp.ge.u32	%p3, %r3, %r25;
mov.u64 %rd126, %rd24;
@%p3 bra BB131_7;

mov.u32 %r4, %ntid.x;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r5, %r27, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd31, [%rd1];
cvta.to.global.u64 %rd4, %rd31;
mul.wide.s32 %rd32, %r27, 4;
add.s64 %rd5, %rd1, %rd32;
mov.u32 %r43, %r3;
mov.u64 %rd127, %rd24;

BB131_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd107, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r37, %r5;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB131_6;

BB131_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r30, [%rd107+4];
rem.u32 %r31, %r9, %r30;
ld.local.u32 %r32, [%rd107+104];
mad.lo.s32 %r46, %r32, %r31, %r46;
div.u32 %r12, %r9, %r30;
add.s64 %rd107, %rd107, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB131_5;

BB131_6:
mad.lo.s32 %r33, %r6, %r41, %r45;
cvt.u64.u32	%rd33, %r33;
add.s64 %rd34, %rd4, %rd33;
ld.global.s8 %rd35, [%rd34];
min.s64 %rd127, %rd127, %rd35;
add.s32 %r16, %r4, %r7;
setp.lt.u32	%p6, %r16, %r25;
mov.u32 %r43, %r16;
mov.u64 %rd111, %rd127;
mov.u64 %rd126, %rd111;
@%p6 bra BB131_4;

BB131_7:
mov.u64 %rd112, %rd126;
mov.u64 %rd11, %rd112;
mov.u32 %r17, %ntid.x;
setp.eq.s32	%p7, %r17, 0;
mov.u64 %rd121, %rd24;
@%p7 bra BB131_22;

mul.wide.u32 %rd36, %r3, 8;
mov.u64 %rd37, smemChar;
add.s64 %rd12, %rd37, %rd36;
setp.ge.u32	%p8, %r3, %r17;
@%p8 bra BB131_10;

st.shared.u64 [%rd12], %rd11;

BB131_10:
bar.sync 0;
mov.u32 %r18, WARP_SZ;
min.u32 %r19, %r17, %r18;
setp.ge.u32	%p9, %r18, %r17;
mov.u64 %rd123, %rd11;
@%p9 bra BB131_16;

div.u32 %r34, %r3, %r18;
setp.ne.s32	%p10, %r34, 0;
mov.u64 %rd113, %rd11;
mov.u64 %rd123, %rd113;
@%p10 bra BB131_16;

setp.lt.u32	%p11, %r3, %r17;
selp.b64	%rd124, %rd11, %rd24, %p11;
add.s32 %r47, %r18, %r3;
setp.ge.u32	%p12, %r47, %r17;
@%p12 bra BB131_15;

mov.u64 %rd125, %rd124;

BB131_14:
mul.wide.u32 %rd38, %r47, 8;
add.s64 %rd40, %rd37, %rd38;
ld.shared.u64 %rd41, [%rd40];
min.s64 %rd125, %rd125, %rd41;
add.s32 %r47, %r47, %r18;
setp.lt.u32	%p13, %r47, %r17;
mov.u64 %rd124, %rd125;
@%p13 bra BB131_14;

BB131_15:
mov.u64 %rd123, %rd124;
st.shared.u64 [%rd12], %rd123;

BB131_16:
mov.u64 %rd17, %rd123;
bar.sync 0;
setp.ne.s32	%p14, %r3, 0;
mov.u64 %rd121, %rd17;
@%p14 bra BB131_22;

setp.eq.s32	%p15, %r19, 32;
@%p15 bra BB131_21;
bra.uni BB131_18;

BB131_21:
ld.shared.u64 %rd45, [smemChar+8];
min.s64 %rd46, %rd17, %rd45;
ld.shared.u64 %rd47, [smemChar+16];
min.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+24];
min.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+32];
min.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+40];
min.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+48];
min.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+56];
min.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+64];
min.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+72];
min.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+80];
min.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+88];
min.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+96];
min.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+104];
min.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+112];
min.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+120];
min.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+128];
min.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+136];
min.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+144];
min.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+152];
min.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+160];
min.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+168];
min.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+176];
min.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+184];
min.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+192];
min.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+200];
min.s64 %rd94, %rd92, %rd93;
ld.shared.u64 %rd95, [smemChar+208];
min.s64 %rd96, %rd94, %rd95;
ld.shared.u64 %rd97, [smemChar+216];
min.s64 %rd98, %rd96, %rd97;
ld.shared.u64 %rd99, [smemChar+224];
min.s64 %rd100, %rd98, %rd99;
ld.shared.u64 %rd101, [smemChar+232];
min.s64 %rd102, %rd100, %rd101;
ld.shared.u64 %rd103, [smemChar+240];
min.s64 %rd104, %rd102, %rd103;
ld.shared.u64 %rd105, [smemChar+248];
min.s64 %rd121, %rd104, %rd105;
bra.uni BB131_22;

BB131_18:
add.s64 %rd108, %rd37, 8;
mov.u32 %r48, 1;
setp.lt.u32	%p16, %r19, 2;
mov.u64 %rd119, %rd17;
mov.u64 %rd121, %rd119;
@%p16 bra BB131_22;

mov.u64 %rd122, %rd17;

BB131_20:
ld.shared.u64 %rd44, [%rd108];
min.s64 %rd122, %rd122, %rd44;
add.s64 %rd108, %rd108, 8;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p17, %r48, %r19;
mov.u64 %rd121, %rd122;
@%p17 bra BB131_20;

BB131_22:
setp.ne.s32	%p18, %r3, 0;
@%p18 bra BB131_24;

cvta.to.global.u64 %rd106, %rd25;
st.global.u64 [%rd106], %rd121;

BB131_24:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<16>;
.reg .b32 %r<21>;
.reg .b64 %rd<138>;


ld.param.u64 %rd31, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd32, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd33, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd2, [%rd1+208];
mov.u32 %r10, %nctaid.x;
cvt.u64.u32	%rd3, %r10;
add.s64 %rd34, %rd31, %rd3;
add.s64 %rd4, %rd34, -1;
and.b64 %rd35, %rd4, -4294967296;
setp.eq.s64	%p1, %rd35, 0;
@%p1 bra BB132_2;

div.u64 %rd116, %rd4, %rd3;
bra.uni BB132_3;

BB132_2:
cvt.u32.u64	%r11, %rd3;
cvt.u32.u64	%r12, %rd4;
div.u32 %r13, %r12, %r11;
cvt.u64.u32	%rd116, %r13;

BB132_3:
mov.u32 %r14, %ctaid.x;
cvt.u64.u32	%rd8, %r14;
mul.lo.s64 %rd36, %rd8, %rd116;
add.s32 %r15, %r14, 1;
cvt.u64.u32	%rd37, %r15;
mul.lo.s64 %rd38, %rd37, %rd116;
min.u64 %rd9, %rd38, %rd31;
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd10, %r1;
add.s64 %rd117, %rd10, %rd36;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p2, %rd117, %rd9;
mov.u64 %rd136, %rd32;
@%p2 bra BB132_6;

ld.param.u64 %rd39, [%rd1];
cvta.to.global.u64 %rd12, %rd39;
cvt.u64.u32	%rd13, %r2;
mov.u64 %rd137, %rd32;

BB132_5:
mul.lo.s64 %rd40, %rd117, %rd2;
add.s64 %rd41, %rd12, %rd40;
ld.global.s8 %rd42, [%rd41];
min.s64 %rd137, %rd137, %rd42;
add.s64 %rd117, %rd13, %rd117;
setp.lt.u64	%p3, %rd117, %rd9;
mov.u64 %rd121, %rd137;
mov.u64 %rd136, %rd121;
@%p3 bra BB132_5;

BB132_6:
mov.u64 %rd122, %rd136;
mov.u64 %rd18, %rd122;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd131, %rd32;
@%p4 bra BB132_21;

shl.b64 %rd43, %rd10, 3;
mov.u64 %rd44, smemChar;
add.s64 %rd19, %rd44, %rd43;
setp.ge.u32	%p5, %r1, %r2;
@%p5 bra BB132_9;

st.shared.u64 [%rd19], %rd18;

BB132_9:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p6, %r3, %r2;
mov.u64 %rd133, %rd18;
@%p6 bra BB132_15;

div.u32 %r16, %r1, %r3;
setp.ne.s32	%p7, %r16, 0;
mov.u64 %rd123, %rd18;
mov.u64 %rd133, %rd123;
@%p7 bra BB132_15;

setp.lt.u32	%p8, %r1, %r2;
selp.b64	%rd134, %rd18, %rd32, %p8;
add.s32 %r19, %r3, %r1;
setp.ge.u32	%p9, %r19, %r2;
@%p9 bra BB132_14;

mov.u64 %rd135, %rd134;

BB132_13:
mul.wide.u32 %rd45, %r19, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.u64 %rd48, [%rd47];
min.s64 %rd135, %rd135, %rd48;
add.s32 %r19, %r19, %r3;
setp.lt.u32	%p10, %r19, %r2;
mov.u64 %rd134, %rd135;
@%p10 bra BB132_13;

BB132_14:
mov.u64 %rd133, %rd134;
st.shared.u64 [%rd19], %rd133;

BB132_15:
mov.u64 %rd24, %rd133;
bar.sync 0;
cvt.u32.u64	%r17, %rd10;
setp.ne.s32	%p11, %r17, 0;
mov.u64 %rd131, %rd24;
@%p11 bra BB132_21;

setp.eq.s32	%p12, %r4, 32;
@%p12 bra BB132_20;
bra.uni BB132_17;

BB132_20:
ld.shared.u64 %rd52, [smemChar+8];
min.s64 %rd53, %rd24, %rd52;
ld.shared.u64 %rd54, [smemChar+16];
min.s64 %rd55, %rd53, %rd54;
ld.shared.u64 %rd56, [smemChar+24];
min.s64 %rd57, %rd55, %rd56;
ld.shared.u64 %rd58, [smemChar+32];
min.s64 %rd59, %rd57, %rd58;
ld.shared.u64 %rd60, [smemChar+40];
min.s64 %rd61, %rd59, %rd60;
ld.shared.u64 %rd62, [smemChar+48];
min.s64 %rd63, %rd61, %rd62;
ld.shared.u64 %rd64, [smemChar+56];
min.s64 %rd65, %rd63, %rd64;
ld.shared.u64 %rd66, [smemChar+64];
min.s64 %rd67, %rd65, %rd66;
ld.shared.u64 %rd68, [smemChar+72];
min.s64 %rd69, %rd67, %rd68;
ld.shared.u64 %rd70, [smemChar+80];
min.s64 %rd71, %rd69, %rd70;
ld.shared.u64 %rd72, [smemChar+88];
min.s64 %rd73, %rd71, %rd72;
ld.shared.u64 %rd74, [smemChar+96];
min.s64 %rd75, %rd73, %rd74;
ld.shared.u64 %rd76, [smemChar+104];
min.s64 %rd77, %rd75, %rd76;
ld.shared.u64 %rd78, [smemChar+112];
min.s64 %rd79, %rd77, %rd78;
ld.shared.u64 %rd80, [smemChar+120];
min.s64 %rd81, %rd79, %rd80;
ld.shared.u64 %rd82, [smemChar+128];
min.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [smemChar+136];
min.s64 %rd85, %rd83, %rd84;
ld.shared.u64 %rd86, [smemChar+144];
min.s64 %rd87, %rd85, %rd86;
ld.shared.u64 %rd88, [smemChar+152];
min.s64 %rd89, %rd87, %rd88;
ld.shared.u64 %rd90, [smemChar+160];
min.s64 %rd91, %rd89, %rd90;
ld.shared.u64 %rd92, [smemChar+168];
min.s64 %rd93, %rd91, %rd92;
ld.shared.u64 %rd94, [smemChar+176];
min.s64 %rd95, %rd93, %rd94;
ld.shared.u64 %rd96, [smemChar+184];
min.s64 %rd97, %rd95, %rd96;
ld.shared.u64 %rd98, [smemChar+192];
min.s64 %rd99, %rd97, %rd98;
ld.shared.u64 %rd100, [smemChar+200];
min.s64 %rd101, %rd99, %rd100;
ld.shared.u64 %rd102, [smemChar+208];
min.s64 %rd103, %rd101, %rd102;
ld.shared.u64 %rd104, [smemChar+216];
min.s64 %rd105, %rd103, %rd104;
ld.shared.u64 %rd106, [smemChar+224];
min.s64 %rd107, %rd105, %rd106;
ld.shared.u64 %rd108, [smemChar+232];
min.s64 %rd109, %rd107, %rd108;
ld.shared.u64 %rd110, [smemChar+240];
min.s64 %rd111, %rd109, %rd110;
ld.shared.u64 %rd112, [smemChar+248];
min.s64 %rd131, %rd111, %rd112;
bra.uni BB132_21;

BB132_17:
add.s64 %rd118, %rd44, 8;
mov.u32 %r20, 1;
setp.lt.u32	%p13, %r4, 2;
mov.u64 %rd129, %rd24;
mov.u64 %rd131, %rd129;
@%p13 bra BB132_21;

mov.u64 %rd132, %rd24;

BB132_19:
ld.shared.u64 %rd51, [%rd118];
min.s64 %rd132, %rd132, %rd51;
add.s64 %rd118, %rd118, 8;
add.s32 %r20, %r20, 1;
setp.lt.u32	%p14, %r20, %r4;
mov.u64 %rd131, %rd132;
@%p14 bra BB132_19;

BB132_21:
setp.ne.s32	%p15, %r1, 0;
@%p15 bra BB132_23;

cvta.to.global.u64 %rd113, %rd33;
shl.b64 %rd114, %rd8, 3;
add.s64 %rd115, %rd113, %rd114;
st.global.u64 [%rd115], %rd131;

BB132_23:
ret;
}


.visible .entry _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<15>;
.reg .b64 %rd<122>;


ld.param.u64 %rd23, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd24, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd25, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd2, [%rd1+208];
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd3, %r1;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p1, %rd3, %rd23;
mov.u64 %rd120, %rd24;
@%p1 bra BB133_3;

ld.param.u64 %rd26, [%rd1];
cvta.to.global.u64 %rd4, %rd26;
cvt.u64.u32	%rd5, %r2;
mov.u64 %rd101, %rd3;
mov.u64 %rd121, %rd24;

BB133_2:
mov.u64 %rd6, %rd101;
mul.lo.s64 %rd27, %rd6, %rd2;
add.s64 %rd28, %rd4, %rd27;
ld.global.s8 %rd29, [%rd28];
min.s64 %rd121, %rd121, %rd29;
add.s64 %rd9, %rd5, %rd6;
setp.lt.u64	%p2, %rd9, %rd23;
mov.u64 %rd101, %rd9;
mov.u64 %rd105, %rd121;
mov.u64 %rd120, %rd105;
@%p2 bra BB133_2;

BB133_3:
mov.u64 %rd106, %rd120;
mov.u64 %rd10, %rd106;
setp.eq.s32	%p3, %r2, 0;
mov.u64 %rd115, %rd24;
@%p3 bra BB133_18;

shl.b64 %rd30, %rd3, 3;
mov.u64 %rd31, smemChar;
add.s64 %rd11, %rd31, %rd30;
setp.ge.u32	%p4, %r1, %r2;
@%p4 bra BB133_6;

st.shared.u64 [%rd11], %rd10;

BB133_6:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p5, %r3, %r2;
mov.u64 %rd117, %rd10;
@%p5 bra BB133_12;

div.u32 %r10, %r1, %r3;
setp.ne.s32	%p6, %r10, 0;
mov.u64 %rd107, %rd10;
mov.u64 %rd117, %rd107;
@%p6 bra BB133_12;

setp.lt.u32	%p7, %r1, %r2;
selp.b64	%rd118, %rd10, %rd24, %p7;
add.s32 %r13, %r3, %r1;
setp.ge.u32	%p8, %r13, %r2;
@%p8 bra BB133_11;

mov.u64 %rd119, %rd118;

BB133_10:
mul.wide.u32 %rd32, %r13, 8;
add.s64 %rd34, %rd31, %rd32;
ld.shared.u64 %rd35, [%rd34];
min.s64 %rd119, %rd119, %rd35;
add.s32 %r13, %r13, %r3;
setp.lt.u32	%p9, %r13, %r2;
mov.u64 %rd118, %rd119;
@%p9 bra BB133_10;

BB133_11:
mov.u64 %rd117, %rd118;
st.shared.u64 [%rd11], %rd117;

BB133_12:
mov.u64 %rd16, %rd117;
bar.sync 0;
cvt.u32.u64	%r11, %rd3;
setp.ne.s32	%p10, %r11, 0;
mov.u64 %rd115, %rd16;
@%p10 bra BB133_18;

setp.eq.s32	%p11, %r4, 32;
@%p11 bra BB133_17;
bra.uni BB133_14;

BB133_17:
ld.shared.u64 %rd39, [smemChar+8];
min.s64 %rd40, %rd16, %rd39;
ld.shared.u64 %rd41, [smemChar+16];
min.s64 %rd42, %rd40, %rd41;
ld.shared.u64 %rd43, [smemChar+24];
min.s64 %rd44, %rd42, %rd43;
ld.shared.u64 %rd45, [smemChar+32];
min.s64 %rd46, %rd44, %rd45;
ld.shared.u64 %rd47, [smemChar+40];
min.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+48];
min.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+56];
min.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+64];
min.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+72];
min.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+80];
min.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+88];
min.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+96];
min.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+104];
min.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+112];
min.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+120];
min.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+128];
min.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+136];
min.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+144];
min.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+152];
min.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+160];
min.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+168];
min.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+176];
min.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+184];
min.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+192];
min.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+200];
min.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+208];
min.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+216];
min.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+224];
min.s64 %rd94, %rd92, %rd93;
ld.shared.u64 %rd95, [smemChar+232];
min.s64 %rd96, %rd94, %rd95;
ld.shared.u64 %rd97, [smemChar+240];
min.s64 %rd98, %rd96, %rd97;
ld.shared.u64 %rd99, [smemChar+248];
min.s64 %rd115, %rd98, %rd99;
bra.uni BB133_18;

BB133_14:
add.s64 %rd102, %rd31, 8;
mov.u32 %r14, 1;
setp.lt.u32	%p12, %r4, 2;
mov.u64 %rd113, %rd16;
mov.u64 %rd115, %rd113;
@%p12 bra BB133_18;

mov.u64 %rd116, %rd16;

BB133_16:
ld.shared.u64 %rd38, [%rd102];
min.s64 %rd116, %rd116, %rd38;
add.s64 %rd102, %rd102, 8;
add.s32 %r14, %r14, 1;
setp.lt.u32	%p13, %r14, %r4;
mov.u64 %rd115, %rd116;
@%p13 bra BB133_16;

BB133_18:
setp.ne.s32	%p14, %r1, 0;
@%p14 bra BB133_20;

cvta.to.global.u64 %rd100, %rd25;
st.global.u64 [%rd100], %rd115;

BB133_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<17>;
.reg .b32 %r<31>;
.reg .b64 %rd<152>;


ld.param.u64 %rd37, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd38, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd39, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
mov.u32 %r10, %nctaid.x;
cvt.u64.u32	%rd2, %r10;
add.s64 %rd40, %rd37, %rd2;
add.s64 %rd3, %rd40, -1;
and.b64 %rd41, %rd3, -4294967296;
setp.eq.s64	%p1, %rd41, 0;
@%p1 bra BB134_2;

div.u64 %rd128, %rd3, %rd2;
bra.uni BB134_3;

BB134_2:
cvt.u32.u64	%r11, %rd2;
cvt.u32.u64	%r12, %rd3;
div.u32 %r13, %r12, %r11;
cvt.u64.u32	%rd128, %r13;

BB134_3:
mov.u32 %r14, %ctaid.x;
cvt.u64.u32	%rd42, %r14;
mul.lo.s64 %rd43, %rd42, %rd128;
add.s32 %r15, %r14, 1;
cvt.u64.u32	%rd44, %r15;
mul.lo.s64 %rd45, %rd44, %rd128;
min.u64 %rd7, %rd45, %rd37;
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd46, %r16;
add.s64 %rd129, %rd46, %rd43;
setp.ge.u64	%p2, %rd129, %rd7;
mov.u64 %rd150, %rd38;
@%p2 bra BB134_9;

ld.param.u64 %rd9, [%rd1+16];
ld.param.u64 %rd10, [%rd1+208];
ld.param.u64 %rd11, [%rd1+216];
mov.u32 %r17, %ntid.x;
ld.param.u64 %rd47, [%rd1];
cvta.to.global.u64 %rd12, %rd47;
cvt.u64.u32	%rd13, %r17;
mov.u64 %rd151, %rd38;

BB134_5:
or.b64 %rd48, %rd129, %rd9;
and.b64 %rd49, %rd48, -4294967296;
setp.eq.s64	%p3, %rd49, 0;
@%p3 bra BB134_7;
bra.uni BB134_6;

BB134_7:
cvt.u32.u64	%r18, %rd9;
cvt.u32.u64	%r19, %rd129;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd130, %r20;
cvt.u64.u32	%rd131, %r21;
bra.uni BB134_8;

BB134_6:
div.u64 %rd130, %rd129, %rd9;
rem.u64 %rd131, %rd129, %rd9;

BB134_8:
mul.lo.s64 %rd50, %rd10, %rd130;
mul.lo.s64 %rd51, %rd11, %rd131;
add.s64 %rd52, %rd50, %rd51;
add.s64 %rd53, %rd12, %rd52;
ld.global.s8 %rd54, [%rd53];
min.s64 %rd151, %rd151, %rd54;
add.s64 %rd129, %rd13, %rd129;
setp.lt.u64	%p4, %rd129, %rd7;
mov.u64 %rd135, %rd151;
mov.u64 %rd150, %rd135;
@%p4 bra BB134_5;

BB134_9:
mov.u64 %rd136, %rd150;
mov.u64 %rd24, %rd136;
mov.u32 %r1, %ntid.x;
setp.eq.s32	%p5, %r1, 0;
mov.u64 %rd145, %rd38;
@%p5 bra BB134_24;

mul.wide.u32 %rd55, %r16, 8;
mov.u64 %rd56, smemChar;
add.s64 %rd25, %rd56, %rd55;
setp.ge.u32	%p6, %r16, %r1;
@%p6 bra BB134_12;

st.shared.u64 [%rd25], %rd24;

BB134_12:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r1, %r2;
setp.ge.u32	%p7, %r2, %r1;
mov.u64 %rd147, %rd24;
@%p7 bra BB134_18;

div.u32 %r24, %r16, %r2;
setp.ne.s32	%p8, %r24, 0;
mov.u64 %rd137, %rd24;
mov.u64 %rd147, %rd137;
@%p8 bra BB134_18;

setp.lt.u32	%p9, %r16, %r1;
selp.b64	%rd148, %rd24, %rd38, %p9;
add.s32 %r29, %r2, %r16;
setp.ge.u32	%p10, %r29, %r1;
@%p10 bra BB134_17;

mov.u64 %rd149, %rd148;

BB134_16:
mul.wide.u32 %rd57, %r29, 8;
add.s64 %rd59, %rd56, %rd57;
ld.shared.u64 %rd60, [%rd59];
min.s64 %rd149, %rd149, %rd60;
add.s32 %r29, %r29, %r2;
setp.lt.u32	%p11, %r29, %r1;
mov.u64 %rd148, %rd149;
@%p11 bra BB134_16;

BB134_17:
mov.u64 %rd147, %rd148;
st.shared.u64 [%rd25], %rd147;

BB134_18:
mov.u64 %rd30, %rd147;
bar.sync 0;
setp.ne.s32	%p12, %r16, 0;
mov.u64 %rd145, %rd30;
@%p12 bra BB134_24;

setp.eq.s32	%p13, %r3, 32;
@%p13 bra BB134_23;
bra.uni BB134_20;

BB134_23:
ld.shared.u64 %rd64, [smemChar+8];
min.s64 %rd65, %rd30, %rd64;
ld.shared.u64 %rd66, [smemChar+16];
min.s64 %rd67, %rd65, %rd66;
ld.shared.u64 %rd68, [smemChar+24];
min.s64 %rd69, %rd67, %rd68;
ld.shared.u64 %rd70, [smemChar+32];
min.s64 %rd71, %rd69, %rd70;
ld.shared.u64 %rd72, [smemChar+40];
min.s64 %rd73, %rd71, %rd72;
ld.shared.u64 %rd74, [smemChar+48];
min.s64 %rd75, %rd73, %rd74;
ld.shared.u64 %rd76, [smemChar+56];
min.s64 %rd77, %rd75, %rd76;
ld.shared.u64 %rd78, [smemChar+64];
min.s64 %rd79, %rd77, %rd78;
ld.shared.u64 %rd80, [smemChar+72];
min.s64 %rd81, %rd79, %rd80;
ld.shared.u64 %rd82, [smemChar+80];
min.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [smemChar+88];
min.s64 %rd85, %rd83, %rd84;
ld.shared.u64 %rd86, [smemChar+96];
min.s64 %rd87, %rd85, %rd86;
ld.shared.u64 %rd88, [smemChar+104];
min.s64 %rd89, %rd87, %rd88;
ld.shared.u64 %rd90, [smemChar+112];
min.s64 %rd91, %rd89, %rd90;
ld.shared.u64 %rd92, [smemChar+120];
min.s64 %rd93, %rd91, %rd92;
ld.shared.u64 %rd94, [smemChar+128];
min.s64 %rd95, %rd93, %rd94;
ld.shared.u64 %rd96, [smemChar+136];
min.s64 %rd97, %rd95, %rd96;
ld.shared.u64 %rd98, [smemChar+144];
min.s64 %rd99, %rd97, %rd98;
ld.shared.u64 %rd100, [smemChar+152];
min.s64 %rd101, %rd99, %rd100;
ld.shared.u64 %rd102, [smemChar+160];
min.s64 %rd103, %rd101, %rd102;
ld.shared.u64 %rd104, [smemChar+168];
min.s64 %rd105, %rd103, %rd104;
ld.shared.u64 %rd106, [smemChar+176];
min.s64 %rd107, %rd105, %rd106;
ld.shared.u64 %rd108, [smemChar+184];
min.s64 %rd109, %rd107, %rd108;
ld.shared.u64 %rd110, [smemChar+192];
min.s64 %rd111, %rd109, %rd110;
ld.shared.u64 %rd112, [smemChar+200];
min.s64 %rd113, %rd111, %rd112;
ld.shared.u64 %rd114, [smemChar+208];
min.s64 %rd115, %rd113, %rd114;
ld.shared.u64 %rd116, [smemChar+216];
min.s64 %rd117, %rd115, %rd116;
ld.shared.u64 %rd118, [smemChar+224];
min.s64 %rd119, %rd117, %rd118;
ld.shared.u64 %rd120, [smemChar+232];
min.s64 %rd121, %rd119, %rd120;
ld.shared.u64 %rd122, [smemChar+240];
min.s64 %rd123, %rd121, %rd122;
ld.shared.u64 %rd124, [smemChar+248];
min.s64 %rd145, %rd123, %rd124;
bra.uni BB134_24;

BB134_20:
add.s64 %rd132, %rd56, 8;
mov.u32 %r30, 1;
setp.lt.u32	%p14, %r3, 2;
mov.u64 %rd143, %rd30;
mov.u64 %rd145, %rd143;
@%p14 bra BB134_24;

mov.u64 %rd146, %rd30;

BB134_22:
ld.shared.u64 %rd63, [%rd132];
min.s64 %rd146, %rd146, %rd63;
add.s64 %rd132, %rd132, 8;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p15, %r30, %r3;
mov.u64 %rd145, %rd146;
@%p15 bra BB134_22;

BB134_24:
setp.ne.s32	%p16, %r16, 0;
@%p16 bra BB134_26;

cvta.to.global.u64 %rd125, %rd39;
mul.wide.u32 %rd126, %r14, 8;
add.s64 %rd127, %rd125, %rd126;
st.global.u64 [%rd127], %rd145;

BB134_26:
ret;
}


.visible .entry _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<16>;
.reg .b32 %r<21>;
.reg .b64 %rd<136>;


ld.param.u64 %rd31, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd32, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd33, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd113, %r1;
setp.ge.u64	%p1, %rd113, %rd31;
mov.u64 %rd134, %rd32;
@%p1 bra BB135_6;

ld.param.u64 %rd3, [%rd1+16];
ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd1+216];
mov.u32 %r11, %ntid.x;
ld.param.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
cvt.u64.u32	%rd7, %r11;
mov.u64 %rd135, %rd32;

BB135_2:
or.b64 %rd35, %rd113, %rd3;
and.b64 %rd36, %rd35, -4294967296;
setp.eq.s64	%p2, %rd36, 0;
@%p2 bra BB135_4;
bra.uni BB135_3;

BB135_4:
cvt.u32.u64	%r12, %rd3;
cvt.u32.u64	%r13, %rd113;
div.u32 %r14, %r13, %r12;
rem.u32 %r15, %r13, %r12;
cvt.u64.u32	%rd114, %r14;
cvt.u64.u32	%rd115, %r15;
bra.uni BB135_5;

BB135_3:
div.u64 %rd114, %rd113, %rd3;
rem.u64 %rd115, %rd113, %rd3;

BB135_5:
mul.lo.s64 %rd37, %rd4, %rd114;
mul.lo.s64 %rd38, %rd5, %rd115;
add.s64 %rd39, %rd37, %rd38;
add.s64 %rd40, %rd6, %rd39;
ld.global.s8 %rd41, [%rd40];
min.s64 %rd135, %rd135, %rd41;
add.s64 %rd113, %rd7, %rd113;
setp.lt.u64	%p3, %rd113, %rd31;
mov.u64 %rd119, %rd135;
mov.u64 %rd134, %rd119;
@%p3 bra BB135_2;

BB135_6:
mov.u64 %rd120, %rd134;
mov.u64 %rd18, %rd120;
mov.u32 %r2, %ntid.x;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd129, %rd32;
@%p4 bra BB135_21;

mul.wide.u32 %rd42, %r1, 8;
mov.u64 %rd43, smemChar;
add.s64 %rd19, %rd43, %rd42;
setp.ge.u32	%p5, %r1, %r2;
@%p5 bra BB135_9;

st.shared.u64 [%rd19], %rd18;

BB135_9:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p6, %r3, %r2;
mov.u64 %rd131, %rd18;
@%p6 bra BB135_15;

div.u32 %r17, %r1, %r3;
setp.ne.s32	%p7, %r17, 0;
mov.u64 %rd121, %rd18;
mov.u64 %rd131, %rd121;
@%p7 bra BB135_15;

setp.lt.u32	%p8, %r1, %r2;
selp.b64	%rd132, %rd18, %rd32, %p8;
add.s32 %r19, %r3, %r1;
setp.ge.u32	%p9, %r19, %r2;
@%p9 bra BB135_14;

mov.u64 %rd133, %rd132;

BB135_13:
mul.wide.u32 %rd44, %r19, 8;
add.s64 %rd46, %rd43, %rd44;
ld.shared.u64 %rd47, [%rd46];
min.s64 %rd133, %rd133, %rd47;
add.s32 %r19, %r19, %r3;
setp.lt.u32	%p10, %r19, %r2;
mov.u64 %rd132, %rd133;
@%p10 bra BB135_13;

BB135_14:
mov.u64 %rd131, %rd132;
st.shared.u64 [%rd19], %rd131;

BB135_15:
mov.u64 %rd24, %rd131;
bar.sync 0;
setp.ne.s32	%p11, %r1, 0;
mov.u64 %rd129, %rd24;
@%p11 bra BB135_21;

setp.eq.s32	%p12, %r4, 32;
@%p12 bra BB135_20;
bra.uni BB135_17;

BB135_20:
ld.shared.u64 %rd51, [smemChar+8];
min.s64 %rd52, %rd24, %rd51;
ld.shared.u64 %rd53, [smemChar+16];
min.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+24];
min.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+32];
min.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+40];
min.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+48];
min.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+56];
min.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+64];
min.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+72];
min.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+80];
min.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+88];
min.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+96];
min.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+104];
min.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+112];
min.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+120];
min.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+128];
min.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+136];
min.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+144];
min.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+152];
min.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+160];
min.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+168];
min.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+176];
min.s64 %rd94, %rd92, %rd93;
ld.shared.u64 %rd95, [smemChar+184];
min.s64 %rd96, %rd94, %rd95;
ld.shared.u64 %rd97, [smemChar+192];
min.s64 %rd98, %rd96, %rd97;
ld.shared.u64 %rd99, [smemChar+200];
min.s64 %rd100, %rd98, %rd99;
ld.shared.u64 %rd101, [smemChar+208];
min.s64 %rd102, %rd100, %rd101;
ld.shared.u64 %rd103, [smemChar+216];
min.s64 %rd104, %rd102, %rd103;
ld.shared.u64 %rd105, [smemChar+224];
min.s64 %rd106, %rd104, %rd105;
ld.shared.u64 %rd107, [smemChar+232];
min.s64 %rd108, %rd106, %rd107;
ld.shared.u64 %rd109, [smemChar+240];
min.s64 %rd110, %rd108, %rd109;
ld.shared.u64 %rd111, [smemChar+248];
min.s64 %rd129, %rd110, %rd111;
bra.uni BB135_21;

BB135_17:
add.s64 %rd116, %rd43, 8;
mov.u32 %r20, 1;
setp.lt.u32	%p13, %r4, 2;
mov.u64 %rd127, %rd24;
mov.u64 %rd129, %rd127;
@%p13 bra BB135_21;

mov.u64 %rd130, %rd24;

BB135_19:
ld.shared.u64 %rd50, [%rd116];
min.s64 %rd130, %rd130, %rd50;
add.s64 %rd116, %rd116, 8;
add.s32 %r20, %r20, 1;
setp.lt.u32	%p14, %r20, %r4;
mov.u64 %rd129, %rd130;
@%p14 bra BB135_19;

BB135_21:
setp.ne.s32	%p15, %r1, 0;
@%p15 bra BB135_23;

cvta.to.global.u64 %rd112, %rd33;
st.global.u64 [%rd112], %rd129;

BB135_23:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot136[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b32 %r<40>;
.reg .b64 %rd<182>;


mov.u64 %rd181, __local_depot136;
cvta.local.u64 %SP, %rd181;
ld.param.u64 %rd46, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd47, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd48, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd49, %SP, 0;
cvta.to.local.u64 %rd1, %rd49;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB136_2;

BB136_1:
mul.wide.s32 %rd50, %r36, 8;
add.s64 %rd51, %rd2, %rd50;
ld.param.u64 %rd52, [%rd51];
add.s64 %rd53, %rd1, %rd50;
st.local.u64 [%rd53], %rd52;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 52;
@%p2 bra BB136_1;

BB136_2:
mov.u32 %r16, %nctaid.x;
cvt.u64.u32	%rd4, %r16;
add.s64 %rd54, %rd46, %rd4;
add.s64 %rd5, %rd54, -1;
and.b64 %rd55, %rd5, -4294967296;
setp.eq.s64	%p3, %rd55, 0;
@%p3 bra BB136_4;

div.u64 %rd147, %rd5, %rd4;
bra.uni BB136_5;

BB136_4:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd5;
div.u32 %r19, %r18, %r17;
cvt.u64.u32	%rd147, %r19;

BB136_5:
mov.u32 %r20, %ctaid.x;
cvt.u64.u32	%rd56, %r20;
mul.lo.s64 %rd57, %rd56, %rd147;
add.s32 %r21, %r20, 1;
cvt.u64.u32	%rd58, %r21;
mul.lo.s64 %rd59, %rd58, %rd147;
min.u64 %rd9, %rd59, %rd46;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd60, %r22;
add.s64 %rd157, %rd60, %rd57;
setp.ge.u64	%p4, %rd157, %rd9;
mov.u64 %rd179, %rd47;
@%p4 bra BB136_13;

ld.local.u32 %r23, [%rd1+408];
add.s32 %r3, %r23, -1;
ld.local.u64 %rd11, [%rd1+208];
ld.local.u64 %rd61, [%rd1];
cvta.to.global.u64 %rd12, %rd61;
mul.wide.s32 %rd62, %r23, 8;
add.s64 %rd13, %rd1, %rd62;
mov.u64 %rd180, %rd47;

BB136_7:
mov.u64 %rd150, %rd157;
mov.u64 %rd14, %rd150;
mov.u64 %rd148, %rd13;
mov.u64 %rd159, 0;
mov.u64 %rd160, %rd159;
setp.lt.s32	%p5, %r3, 1;
mov.u32 %r37, %r3;
mov.u64 %rd154, %rd14;
mov.u64 %rd155, %rd14;
@%p5 bra BB136_12;

BB136_8:
mov.u64 %rd18, %rd155;
mov.u32 %r4, %r37;
ld.local.u64 %rd20, [%rd148];
or.b64 %rd65, %rd18, %rd20;
and.b64 %rd66, %rd65, -4294967296;
setp.eq.s64	%p6, %rd66, 0;
@%p6 bra BB136_10;
bra.uni BB136_9;

BB136_10:
cvt.u32.u64	%r24, %rd20;
cvt.u32.u64	%r25, %rd18;
div.u32 %r26, %r25, %r24;
rem.u32 %r27, %r25, %r24;
cvt.u64.u32	%rd156, %r26;
cvt.u64.u32	%rd149, %r27;
bra.uni BB136_11;

BB136_9:
div.u64 %rd156, %rd18, %rd20;
rem.u64 %rd149, %rd18, %rd20;

BB136_11:
mov.u64 %rd25, %rd156;
ld.local.u64 %rd67, [%rd148+200];
mul.lo.s64 %rd68, %rd67, %rd149;
add.s64 %rd160, %rd68, %rd160;
add.s64 %rd148, %rd148, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p7, %r5, 0;
mov.u32 %r37, %r5;
mov.u64 %rd154, %rd25;
mov.u64 %rd155, %rd25;
mov.u64 %rd159, %rd160;
@%p7 bra BB136_8;

BB136_12:
mul.lo.s64 %rd69, %rd11, %rd154;
add.s64 %rd70, %rd69, %rd159;
add.s64 %rd71, %rd12, %rd70;
ld.global.s8 %rd72, [%rd71];
min.s64 %rd180, %rd180, %rd72;
mov.u32 %r28, %ntid.x;
cvt.u64.u32	%rd73, %r28;
add.s64 %rd157, %rd73, %rd14;
setp.lt.u64	%p8, %rd157, %rd9;
mov.u64 %rd164, %rd180;
mov.u64 %rd179, %rd164;
@%p8 bra BB136_7;

BB136_13:
mov.u64 %rd165, %rd179;
mov.u64 %rd33, %rd165;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p9, %r6, 0;
mov.u64 %rd174, %rd47;
@%p9 bra BB136_28;

mul.wide.u32 %rd74, %r22, 8;
mov.u64 %rd75, smemChar;
add.s64 %rd34, %rd75, %rd74;
setp.ge.u32	%p10, %r22, %r6;
@%p10 bra BB136_16;

st.shared.u64 [%rd34], %rd33;

BB136_16:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p11, %r7, %r6;
mov.u64 %rd176, %rd33;
@%p11 bra BB136_22;

div.u32 %r31, %r22, %r7;
setp.ne.s32	%p12, %r31, 0;
mov.u64 %rd166, %rd33;
mov.u64 %rd176, %rd166;
@%p12 bra BB136_22;

setp.lt.u32	%p13, %r22, %r6;
selp.b64	%rd177, %rd33, %rd47, %p13;
add.s32 %r38, %r7, %r22;
setp.ge.u32	%p14, %r38, %r6;
@%p14 bra BB136_21;

mov.u64 %rd178, %rd177;

BB136_20:
mul.wide.u32 %rd76, %r38, 8;
add.s64 %rd78, %rd75, %rd76;
ld.shared.u64 %rd79, [%rd78];
min.s64 %rd178, %rd178, %rd79;
add.s32 %r38, %r38, %r7;
setp.lt.u32	%p15, %r38, %r6;
mov.u64 %rd177, %rd178;
@%p15 bra BB136_20;

BB136_21:
mov.u64 %rd176, %rd177;
st.shared.u64 [%rd34], %rd176;

BB136_22:
mov.u64 %rd39, %rd176;
bar.sync 0;
setp.ne.s32	%p16, %r22, 0;
mov.u64 %rd174, %rd39;
@%p16 bra BB136_28;

setp.eq.s32	%p17, %r8, 32;
@%p17 bra BB136_27;
bra.uni BB136_24;

BB136_27:
ld.shared.u64 %rd83, [smemChar+8];
min.s64 %rd84, %rd39, %rd83;
ld.shared.u64 %rd85, [smemChar+16];
min.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+24];
min.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+32];
min.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+40];
min.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+48];
min.s64 %rd94, %rd92, %rd93;
ld.shared.u64 %rd95, [smemChar+56];
min.s64 %rd96, %rd94, %rd95;
ld.shared.u64 %rd97, [smemChar+64];
min.s64 %rd98, %rd96, %rd97;
ld.shared.u64 %rd99, [smemChar+72];
min.s64 %rd100, %rd98, %rd99;
ld.shared.u64 %rd101, [smemChar+80];
min.s64 %rd102, %rd100, %rd101;
ld.shared.u64 %rd103, [smemChar+88];
min.s64 %rd104, %rd102, %rd103;
ld.shared.u64 %rd105, [smemChar+96];
min.s64 %rd106, %rd104, %rd105;
ld.shared.u64 %rd107, [smemChar+104];
min.s64 %rd108, %rd106, %rd107;
ld.shared.u64 %rd109, [smemChar+112];
min.s64 %rd110, %rd108, %rd109;
ld.shared.u64 %rd111, [smemChar+120];
min.s64 %rd112, %rd110, %rd111;
ld.shared.u64 %rd113, [smemChar+128];
min.s64 %rd114, %rd112, %rd113;
ld.shared.u64 %rd115, [smemChar+136];
min.s64 %rd116, %rd114, %rd115;
ld.shared.u64 %rd117, [smemChar+144];
min.s64 %rd118, %rd116, %rd117;
ld.shared.u64 %rd119, [smemChar+152];
min.s64 %rd120, %rd118, %rd119;
ld.shared.u64 %rd121, [smemChar+160];
min.s64 %rd122, %rd120, %rd121;
ld.shared.u64 %rd123, [smemChar+168];
min.s64 %rd124, %rd122, %rd123;
ld.shared.u64 %rd125, [smemChar+176];
min.s64 %rd126, %rd124, %rd125;
ld.shared.u64 %rd127, [smemChar+184];
min.s64 %rd128, %rd126, %rd127;
ld.shared.u64 %rd129, [smemChar+192];
min.s64 %rd130, %rd128, %rd129;
ld.shared.u64 %rd131, [smemChar+200];
min.s64 %rd132, %rd130, %rd131;
ld.shared.u64 %rd133, [smemChar+208];
min.s64 %rd134, %rd132, %rd133;
ld.shared.u64 %rd135, [smemChar+216];
min.s64 %rd136, %rd134, %rd135;
ld.shared.u64 %rd137, [smemChar+224];
min.s64 %rd138, %rd136, %rd137;
ld.shared.u64 %rd139, [smemChar+232];
min.s64 %rd140, %rd138, %rd139;
ld.shared.u64 %rd141, [smemChar+240];
min.s64 %rd142, %rd140, %rd141;
ld.shared.u64 %rd143, [smemChar+248];
min.s64 %rd174, %rd142, %rd143;
bra.uni BB136_28;

BB136_24:
add.s64 %rd161, %rd75, 8;
mov.u32 %r39, 1;
setp.lt.u32	%p18, %r8, 2;
mov.u64 %rd172, %rd39;
mov.u64 %rd174, %rd172;
@%p18 bra BB136_28;

mov.u64 %rd175, %rd39;

BB136_26:
ld.shared.u64 %rd82, [%rd161];
min.s64 %rd175, %rd175, %rd82;
add.s64 %rd161, %rd161, 8;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p19, %r39, %r8;
mov.u64 %rd174, %rd175;
@%p19 bra BB136_26;

BB136_28:
setp.ne.s32	%p20, %r22, 0;
@%p20 bra BB136_30;

cvta.to.global.u64 %rd144, %rd48;
mul.wide.u32 %rd145, %r20, 8;
add.s64 %rd146, %rd144, %rd145;
st.global.u64 [%rd146], %rd174;

BB136_30:
ret;
}


.visible .entry _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot137[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<33>;
.reg .b64 %rd<167>;


mov.u64 %rd166, __local_depot137;
cvta.local.u64 %SP, %rd166;
ld.param.u64 %rd41, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd42, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd43, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMinIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd44, %SP, 0;
cvta.to.local.u64 %rd1, %rd44;
mov.u32 %r29, 0;
mov.pred %p1, 0;
@%p1 bra BB137_2;

BB137_1:
mul.wide.s32 %rd45, %r29, 8;
add.s64 %rd46, %rd2, %rd45;
ld.param.u64 %rd47, [%rd46];
add.s64 %rd48, %rd1, %rd45;
st.local.u64 [%rd48], %rd47;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p2, %r29, 52;
@%p2 bra BB137_1;

BB137_2:
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd142, %r16;
setp.ge.u64	%p3, %rd142, %rd41;
mov.u64 %rd164, %rd42;
@%p3 bra BB137_10;

ld.local.u32 %r17, [%rd1+408];
add.s32 %r3, %r17, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd49, [%rd1];
cvta.to.global.u64 %rd6, %rd49;
mul.wide.s32 %rd50, %r17, 8;
add.s64 %rd7, %rd1, %rd50;
mov.u64 %rd165, %rd42;

BB137_4:
mov.u64 %rd135, %rd142;
mov.u64 %rd8, %rd135;
mov.u64 %rd133, %rd7;
mov.u64 %rd144, 0;
mov.u64 %rd145, %rd144;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r30, %r3;
mov.u64 %rd139, %rd8;
mov.u64 %rd140, %rd8;
@%p4 bra BB137_9;

BB137_5:
mov.u64 %rd12, %rd140;
mov.u32 %r4, %r30;
ld.local.u64 %rd15, [%rd133];
or.b64 %rd53, %rd12, %rd15;
and.b64 %rd54, %rd53, -4294967296;
setp.eq.s64	%p5, %rd54, 0;
@%p5 bra BB137_7;
bra.uni BB137_6;

BB137_7:
cvt.u32.u64	%r18, %rd15;
cvt.u32.u64	%r19, %rd12;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd141, %r20;
cvt.u64.u32	%rd134, %r21;
bra.uni BB137_8;

BB137_6:
div.u64 %rd141, %rd12, %rd15;
rem.u64 %rd134, %rd12, %rd15;

BB137_8:
mov.u64 %rd20, %rd141;
ld.local.u64 %rd55, [%rd133+200];
mul.lo.s64 %rd56, %rd55, %rd134;
add.s64 %rd145, %rd56, %rd145;
add.s64 %rd133, %rd133, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r30, %r5;
mov.u64 %rd139, %rd20;
mov.u64 %rd140, %rd20;
mov.u64 %rd144, %rd145;
@%p6 bra BB137_5;

BB137_9:
mul.lo.s64 %rd57, %rd5, %rd139;
add.s64 %rd58, %rd57, %rd144;
add.s64 %rd59, %rd6, %rd58;
ld.global.s8 %rd60, [%rd59];
min.s64 %rd165, %rd165, %rd60;
mov.u32 %r22, %ntid.x;
cvt.u64.u32	%rd61, %r22;
add.s64 %rd142, %rd61, %rd8;
setp.lt.u64	%p7, %rd142, %rd41;
mov.u64 %rd149, %rd165;
mov.u64 %rd164, %rd149;
@%p7 bra BB137_4;

BB137_10:
mov.u64 %rd150, %rd164;
mov.u64 %rd28, %rd150;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p8, %r6, 0;
mov.u64 %rd159, %rd42;
@%p8 bra BB137_25;

mul.wide.u32 %rd62, %r16, 8;
mov.u64 %rd63, smemChar;
add.s64 %rd29, %rd63, %rd62;
setp.ge.u32	%p9, %r16, %r6;
@%p9 bra BB137_13;

st.shared.u64 [%rd29], %rd28;

BB137_13:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p10, %r7, %r6;
mov.u64 %rd161, %rd28;
@%p10 bra BB137_19;

div.u32 %r25, %r16, %r7;
setp.ne.s32	%p11, %r25, 0;
mov.u64 %rd151, %rd28;
mov.u64 %rd161, %rd151;
@%p11 bra BB137_19;

setp.lt.u32	%p12, %r16, %r6;
selp.b64	%rd162, %rd28, %rd42, %p12;
add.s32 %r31, %r7, %r16;
setp.ge.u32	%p13, %r31, %r6;
@%p13 bra BB137_18;

mov.u64 %rd163, %rd162;

BB137_17:
mul.wide.u32 %rd64, %r31, 8;
add.s64 %rd66, %rd63, %rd64;
ld.shared.u64 %rd67, [%rd66];
min.s64 %rd163, %rd163, %rd67;
add.s32 %r31, %r31, %r7;
setp.lt.u32	%p14, %r31, %r6;
mov.u64 %rd162, %rd163;
@%p14 bra BB137_17;

BB137_18:
mov.u64 %rd161, %rd162;
st.shared.u64 [%rd29], %rd161;

BB137_19:
mov.u64 %rd34, %rd161;
bar.sync 0;
setp.ne.s32	%p15, %r16, 0;
mov.u64 %rd159, %rd34;
@%p15 bra BB137_25;

setp.eq.s32	%p16, %r8, 32;
@%p16 bra BB137_24;
bra.uni BB137_21;

BB137_24:
ld.shared.u64 %rd71, [smemChar+8];
min.s64 %rd72, %rd34, %rd71;
ld.shared.u64 %rd73, [smemChar+16];
min.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+24];
min.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+32];
min.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+40];
min.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+48];
min.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+56];
min.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+64];
min.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+72];
min.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+80];
min.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+88];
min.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+96];
min.s64 %rd94, %rd92, %rd93;
ld.shared.u64 %rd95, [smemChar+104];
min.s64 %rd96, %rd94, %rd95;
ld.shared.u64 %rd97, [smemChar+112];
min.s64 %rd98, %rd96, %rd97;
ld.shared.u64 %rd99, [smemChar+120];
min.s64 %rd100, %rd98, %rd99;
ld.shared.u64 %rd101, [smemChar+128];
min.s64 %rd102, %rd100, %rd101;
ld.shared.u64 %rd103, [smemChar+136];
min.s64 %rd104, %rd102, %rd103;
ld.shared.u64 %rd105, [smemChar+144];
min.s64 %rd106, %rd104, %rd105;
ld.shared.u64 %rd107, [smemChar+152];
min.s64 %rd108, %rd106, %rd107;
ld.shared.u64 %rd109, [smemChar+160];
min.s64 %rd110, %rd108, %rd109;
ld.shared.u64 %rd111, [smemChar+168];
min.s64 %rd112, %rd110, %rd111;
ld.shared.u64 %rd113, [smemChar+176];
min.s64 %rd114, %rd112, %rd113;
ld.shared.u64 %rd115, [smemChar+184];
min.s64 %rd116, %rd114, %rd115;
ld.shared.u64 %rd117, [smemChar+192];
min.s64 %rd118, %rd116, %rd117;
ld.shared.u64 %rd119, [smemChar+200];
min.s64 %rd120, %rd118, %rd119;
ld.shared.u64 %rd121, [smemChar+208];
min.s64 %rd122, %rd120, %rd121;
ld.shared.u64 %rd123, [smemChar+216];
min.s64 %rd124, %rd122, %rd123;
ld.shared.u64 %rd125, [smemChar+224];
min.s64 %rd126, %rd124, %rd125;
ld.shared.u64 %rd127, [smemChar+232];
min.s64 %rd128, %rd126, %rd127;
ld.shared.u64 %rd129, [smemChar+240];
min.s64 %rd130, %rd128, %rd129;
ld.shared.u64 %rd131, [smemChar+248];
min.s64 %rd159, %rd130, %rd131;
bra.uni BB137_25;

BB137_21:
add.s64 %rd146, %rd63, 8;
mov.u32 %r32, 1;
setp.lt.u32	%p17, %r8, 2;
mov.u64 %rd157, %rd34;
mov.u64 %rd159, %rd157;
@%p17 bra BB137_25;

mov.u64 %rd160, %rd34;

BB137_23:
ld.shared.u64 %rd70, [%rd146];
min.s64 %rd160, %rd160, %rd70;
add.s64 %rd146, %rd146, 8;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p18, %r32, %r8;
mov.u64 %rd159, %rd160;
@%p18 bra BB137_23;

BB137_25:
setp.ne.s32	%p19, %r16, 0;
@%p19 bra BB137_27;

cvta.to.global.u64 %rd132, %rd43;
st.global.u64 [%rd132], %rd159;

BB137_27:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<29>;
.reg .b64 %rd<117>;


ld.param.u32 %r16, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd17, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd18, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd19, _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd20, [%rd19];
cvta.to.global.u64 %rd1, %rd20;
ld.param.u32 %r1, [%rd19+108];
mov.u32 %r17, %nctaid.x;
add.s32 %r18, %r16, %r17;
add.s32 %r19, %r18, -1;
div.u32 %r20, %r19, %r17;
mov.u32 %r2, %ctaid.x;
add.s32 %r21, %r2, 1;
mul.lo.s32 %r22, %r21, %r20;
min.u32 %r3, %r22, %r16;
mov.u32 %r4, %tid.x;
mad.lo.s32 %r26, %r2, %r20, %r4;
mov.u32 %r6, %ntid.x;
setp.ge.u32	%p1, %r26, %r3;
mov.u64 %rd115, %rd17;
@%p1 bra BB138_3;

mov.u64 %rd116, %rd17;

BB138_2:
mul.lo.s32 %r23, %r26, %r1;
cvt.u64.u32	%rd21, %r23;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rd23, [%rd22];
max.s64 %rd116, %rd116, %rd23;
add.s32 %r26, %r6, %r26;
setp.lt.u32	%p2, %r26, %r3;
mov.u64 %rd100, %rd116;
mov.u64 %rd115, %rd100;
@%p2 bra BB138_2;

BB138_3:
mov.u64 %rd101, %rd115;
mov.u64 %rd4, %rd101;
setp.eq.s32	%p3, %r6, 0;
mov.u64 %rd110, %rd17;
@%p3 bra BB138_18;

mul.wide.u32 %rd24, %r4, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd5, %rd25, %rd24;
setp.ge.u32	%p4, %r4, %r6;
@%p4 bra BB138_6;

st.shared.u64 [%rd5], %rd4;

BB138_6:
bar.sync 0;
mov.u32 %r9, WARP_SZ;
min.u32 %r10, %r6, %r9;
setp.ge.u32	%p5, %r9, %r6;
mov.u64 %rd112, %rd4;
@%p5 bra BB138_12;

div.u32 %r24, %r4, %r9;
setp.ne.s32	%p6, %r24, 0;
mov.u64 %rd102, %rd4;
mov.u64 %rd112, %rd102;
@%p6 bra BB138_12;

setp.lt.u32	%p7, %r4, %r6;
selp.b64	%rd113, %rd4, %rd17, %p7;
add.s32 %r27, %r9, %r4;
setp.ge.u32	%p8, %r27, %r6;
@%p8 bra BB138_11;

mov.u64 %rd114, %rd113;

BB138_10:
mul.wide.u32 %rd26, %r27, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
max.s64 %rd114, %rd114, %rd29;
add.s32 %r27, %r27, %r9;
setp.lt.u32	%p9, %r27, %r6;
mov.u64 %rd113, %rd114;
@%p9 bra BB138_10;

BB138_11:
mov.u64 %rd112, %rd113;
st.shared.u64 [%rd5], %rd112;

BB138_12:
mov.u64 %rd10, %rd112;
bar.sync 0;
setp.ne.s32	%p10, %r4, 0;
mov.u64 %rd110, %rd10;
@%p10 bra BB138_18;

setp.eq.s32	%p11, %r10, 32;
@%p11 bra BB138_17;
bra.uni BB138_14;

BB138_17:
ld.shared.u64 %rd33, [smemChar+8];
max.s64 %rd34, %rd10, %rd33;
ld.shared.u64 %rd35, [smemChar+16];
max.s64 %rd36, %rd34, %rd35;
ld.shared.u64 %rd37, [smemChar+24];
max.s64 %rd38, %rd36, %rd37;
ld.shared.u64 %rd39, [smemChar+32];
max.s64 %rd40, %rd38, %rd39;
ld.shared.u64 %rd41, [smemChar+40];
max.s64 %rd42, %rd40, %rd41;
ld.shared.u64 %rd43, [smemChar+48];
max.s64 %rd44, %rd42, %rd43;
ld.shared.u64 %rd45, [smemChar+56];
max.s64 %rd46, %rd44, %rd45;
ld.shared.u64 %rd47, [smemChar+64];
max.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+72];
max.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+80];
max.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+88];
max.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+96];
max.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+104];
max.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+112];
max.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+120];
max.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+128];
max.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+136];
max.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+144];
max.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+152];
max.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+160];
max.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+168];
max.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+176];
max.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+184];
max.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+192];
max.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+200];
max.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+208];
max.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+216];
max.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+224];
max.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+232];
max.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+240];
max.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+248];
max.s64 %rd110, %rd92, %rd93;
bra.uni BB138_18;

BB138_14:
add.s64 %rd97, %rd25, 8;
mov.u32 %r28, 1;
setp.lt.u32	%p12, %r10, 2;
mov.u64 %rd108, %rd10;
mov.u64 %rd110, %rd108;
@%p12 bra BB138_18;

mov.u64 %rd111, %rd10;

BB138_16:
ld.shared.u64 %rd32, [%rd97];
max.s64 %rd111, %rd111, %rd32;
add.s64 %rd97, %rd97, 8;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p13, %r28, %r10;
mov.u64 %rd110, %rd111;
@%p13 bra BB138_16;

BB138_18:
setp.ne.s32	%p14, %r4, 0;
@%p14 bra BB138_20;

cvta.to.global.u64 %rd94, %rd18;
mul.wide.u32 %rd95, %r2, 8;
add.s64 %rd96, %rd94, %rd95;
st.global.u64 [%rd96], %rd110;

BB138_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass2Il9ReduceMaxIlEEviT_T0_PS2_S4_(
.param .u32 _Z20kernelReduceAllPass2Il9ReduceMaxIlEEviT_T0_PS2_S4__param_0,
.param .u64 _Z20kernelReduceAllPass2Il9ReduceMaxIlEEviT_T0_PS2_S4__param_1,
.param .align 1 .b8 _Z20kernelReduceAllPass2Il9ReduceMaxIlEEviT_T0_PS2_S4__param_2[1],
.param .u64 _Z20kernelReduceAllPass2Il9ReduceMaxIlEEviT_T0_PS2_S4__param_3,
.param .u64 _Z20kernelReduceAllPass2Il9ReduceMaxIlEEviT_T0_PS2_S4__param_4
)
{
.reg .pred %p<14>;
.reg .b32 %r<14>;
.reg .b64 %rd<109>;


ld.param.u32 %r9, [_Z20kernelReduceAllPass2Il9ReduceMaxIlEEviT_T0_PS2_S4__param_0];
ld.param.u64 %rd15, [_Z20kernelReduceAllPass2Il9ReduceMaxIlEEviT_T0_PS2_S4__param_1];
ld.param.u64 %rd16, [_Z20kernelReduceAllPass2Il9ReduceMaxIlEEviT_T0_PS2_S4__param_3];
ld.param.u64 %rd17, [_Z20kernelReduceAllPass2Il9ReduceMaxIlEEviT_T0_PS2_S4__param_4];
mov.u32 %r1, %tid.x;
setp.ge.u32	%p1, %r1, %r9;
mov.u64 %rd108, %rd15;
@%p1 bra BB139_2;

cvta.to.global.u64 %rd18, %rd16;
mul.wide.u32 %rd19, %r1, 8;
add.s64 %rd20, %rd18, %rd19;
ld.global.u64 %rd1, [%rd20];
mov.u64 %rd108, %rd1;

BB139_2:
mov.u64 %rd94, %rd108;
mov.u64 %rd2, %rd94;
setp.eq.s32	%p2, %r9, 0;
mov.u64 %rd103, %rd15;
@%p2 bra BB139_17;

mul.wide.u32 %rd21, %r1, 8;
mov.u64 %rd22, smemChar;
add.s64 %rd3, %rd22, %rd21;
@%p1 bra BB139_5;

st.shared.u64 [%rd3], %rd2;

BB139_5:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r9, %r2;
setp.ge.u32	%p4, %r2, %r9;
mov.u64 %rd105, %rd2;
@%p4 bra BB139_11;

div.u32 %r10, %r1, %r2;
setp.ne.s32	%p5, %r10, 0;
mov.u64 %rd95, %rd2;
mov.u64 %rd105, %rd95;
@%p5 bra BB139_11;

setp.lt.u32	%p6, %r1, %r9;
selp.b64	%rd106, %rd2, %rd15, %p6;
add.s32 %r12, %r2, %r1;
setp.ge.u32	%p7, %r12, %r9;
@%p7 bra BB139_10;

mov.u64 %rd107, %rd106;

BB139_9:
mul.wide.u32 %rd23, %r12, 8;
add.s64 %rd25, %rd22, %rd23;
ld.shared.u64 %rd26, [%rd25];
max.s64 %rd107, %rd107, %rd26;
add.s32 %r12, %r12, %r2;
setp.lt.u32	%p8, %r12, %r9;
mov.u64 %rd106, %rd107;
@%p8 bra BB139_9;

BB139_10:
mov.u64 %rd105, %rd106;
st.shared.u64 [%rd3], %rd105;

BB139_11:
mov.u64 %rd8, %rd105;
bar.sync 0;
setp.ne.s32	%p9, %r1, 0;
mov.u64 %rd103, %rd8;
@%p9 bra BB139_17;

setp.eq.s32	%p10, %r3, 32;
@%p10 bra BB139_16;
bra.uni BB139_13;

BB139_16:
ld.shared.u64 %rd30, [smemChar+8];
max.s64 %rd31, %rd8, %rd30;
ld.shared.u64 %rd32, [smemChar+16];
max.s64 %rd33, %rd31, %rd32;
ld.shared.u64 %rd34, [smemChar+24];
max.s64 %rd35, %rd33, %rd34;
ld.shared.u64 %rd36, [smemChar+32];
max.s64 %rd37, %rd35, %rd36;
ld.shared.u64 %rd38, [smemChar+40];
max.s64 %rd39, %rd37, %rd38;
ld.shared.u64 %rd40, [smemChar+48];
max.s64 %rd41, %rd39, %rd40;
ld.shared.u64 %rd42, [smemChar+56];
max.s64 %rd43, %rd41, %rd42;
ld.shared.u64 %rd44, [smemChar+64];
max.s64 %rd45, %rd43, %rd44;
ld.shared.u64 %rd46, [smemChar+72];
max.s64 %rd47, %rd45, %rd46;
ld.shared.u64 %rd48, [smemChar+80];
max.s64 %rd49, %rd47, %rd48;
ld.shared.u64 %rd50, [smemChar+88];
max.s64 %rd51, %rd49, %rd50;
ld.shared.u64 %rd52, [smemChar+96];
max.s64 %rd53, %rd51, %rd52;
ld.shared.u64 %rd54, [smemChar+104];
max.s64 %rd55, %rd53, %rd54;
ld.shared.u64 %rd56, [smemChar+112];
max.s64 %rd57, %rd55, %rd56;
ld.shared.u64 %rd58, [smemChar+120];
max.s64 %rd59, %rd57, %rd58;
ld.shared.u64 %rd60, [smemChar+128];
max.s64 %rd61, %rd59, %rd60;
ld.shared.u64 %rd62, [smemChar+136];
max.s64 %rd63, %rd61, %rd62;
ld.shared.u64 %rd64, [smemChar+144];
max.s64 %rd65, %rd63, %rd64;
ld.shared.u64 %rd66, [smemChar+152];
max.s64 %rd67, %rd65, %rd66;
ld.shared.u64 %rd68, [smemChar+160];
max.s64 %rd69, %rd67, %rd68;
ld.shared.u64 %rd70, [smemChar+168];
max.s64 %rd71, %rd69, %rd70;
ld.shared.u64 %rd72, [smemChar+176];
max.s64 %rd73, %rd71, %rd72;
ld.shared.u64 %rd74, [smemChar+184];
max.s64 %rd75, %rd73, %rd74;
ld.shared.u64 %rd76, [smemChar+192];
max.s64 %rd77, %rd75, %rd76;
ld.shared.u64 %rd78, [smemChar+200];
max.s64 %rd79, %rd77, %rd78;
ld.shared.u64 %rd80, [smemChar+208];
max.s64 %rd81, %rd79, %rd80;
ld.shared.u64 %rd82, [smemChar+216];
max.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [smemChar+224];
max.s64 %rd85, %rd83, %rd84;
ld.shared.u64 %rd86, [smemChar+232];
max.s64 %rd87, %rd85, %rd86;
ld.shared.u64 %rd88, [smemChar+240];
max.s64 %rd89, %rd87, %rd88;
ld.shared.u64 %rd90, [smemChar+248];
max.s64 %rd103, %rd89, %rd90;
bra.uni BB139_17;

BB139_13:
add.s64 %rd92, %rd22, 8;
mov.u32 %r13, 1;
setp.lt.u32	%p11, %r3, 2;
mov.u64 %rd101, %rd8;
mov.u64 %rd103, %rd101;
@%p11 bra BB139_17;

mov.u64 %rd104, %rd8;

BB139_15:
ld.shared.u64 %rd29, [%rd92];
max.s64 %rd104, %rd104, %rd29;
add.s64 %rd92, %rd92, 8;
add.s32 %r13, %r13, 1;
setp.lt.u32	%p12, %r13, %r3;
mov.u64 %rd103, %rd104;
@%p12 bra BB139_15;

BB139_17:
setp.ne.s32	%p13, %r1, 0;
@%p13 bra BB139_19;

cvta.to.global.u64 %rd91, %rd17;
st.global.u64 [%rd91], %rd103;

BB139_19:
ret;
}


.visible .entry _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<20>;
.reg .b64 %rd<115>;


ld.param.u32 %r13, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd17, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd18, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd19, _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd20, [%rd19];
cvta.to.global.u64 %rd1, %rd20;
ld.param.u32 %r1, [%rd19+108];
mov.u32 %r2, %tid.x;
mov.u32 %r3, %ntid.x;
setp.ge.u32	%p1, %r2, %r13;
mov.u64 %rd113, %rd17;
@%p1 bra BB140_3;

mov.u32 %r17, %r2;
mov.u64 %rd114, %rd17;

BB140_2:
mov.u32 %r4, %r17;
mul.lo.s32 %r14, %r4, %r1;
cvt.u64.u32	%rd21, %r14;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rd23, [%rd22];
max.s64 %rd114, %rd114, %rd23;
add.s32 %r5, %r3, %r4;
setp.lt.u32	%p2, %r5, %r13;
mov.u32 %r17, %r5;
mov.u64 %rd98, %rd114;
mov.u64 %rd113, %rd98;
@%p2 bra BB140_2;

BB140_3:
mov.u64 %rd99, %rd113;
mov.u64 %rd4, %rd99;
setp.eq.s32	%p3, %r3, 0;
mov.u64 %rd108, %rd17;
@%p3 bra BB140_18;

mul.wide.u32 %rd24, %r2, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd5, %rd25, %rd24;
setp.ge.u32	%p4, %r2, %r3;
@%p4 bra BB140_6;

st.shared.u64 [%rd5], %rd4;

BB140_6:
bar.sync 0;
mov.u32 %r6, WARP_SZ;
min.u32 %r7, %r3, %r6;
setp.ge.u32	%p5, %r6, %r3;
mov.u64 %rd110, %rd4;
@%p5 bra BB140_12;

div.u32 %r15, %r2, %r6;
setp.ne.s32	%p6, %r15, 0;
mov.u64 %rd100, %rd4;
mov.u64 %rd110, %rd100;
@%p6 bra BB140_12;

setp.lt.u32	%p7, %r2, %r3;
selp.b64	%rd111, %rd4, %rd17, %p7;
add.s32 %r18, %r6, %r2;
setp.ge.u32	%p8, %r18, %r3;
@%p8 bra BB140_11;

mov.u64 %rd112, %rd111;

BB140_10:
mul.wide.u32 %rd26, %r18, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
max.s64 %rd112, %rd112, %rd29;
add.s32 %r18, %r18, %r6;
setp.lt.u32	%p9, %r18, %r3;
mov.u64 %rd111, %rd112;
@%p9 bra BB140_10;

BB140_11:
mov.u64 %rd110, %rd111;
st.shared.u64 [%rd5], %rd110;

BB140_12:
mov.u64 %rd10, %rd110;
bar.sync 0;
setp.ne.s32	%p10, %r2, 0;
mov.u64 %rd108, %rd10;
@%p10 bra BB140_18;

setp.eq.s32	%p11, %r7, 32;
@%p11 bra BB140_17;
bra.uni BB140_14;

BB140_17:
ld.shared.u64 %rd33, [smemChar+8];
max.s64 %rd34, %rd10, %rd33;
ld.shared.u64 %rd35, [smemChar+16];
max.s64 %rd36, %rd34, %rd35;
ld.shared.u64 %rd37, [smemChar+24];
max.s64 %rd38, %rd36, %rd37;
ld.shared.u64 %rd39, [smemChar+32];
max.s64 %rd40, %rd38, %rd39;
ld.shared.u64 %rd41, [smemChar+40];
max.s64 %rd42, %rd40, %rd41;
ld.shared.u64 %rd43, [smemChar+48];
max.s64 %rd44, %rd42, %rd43;
ld.shared.u64 %rd45, [smemChar+56];
max.s64 %rd46, %rd44, %rd45;
ld.shared.u64 %rd47, [smemChar+64];
max.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+72];
max.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+80];
max.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+88];
max.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+96];
max.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+104];
max.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+112];
max.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+120];
max.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+128];
max.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+136];
max.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+144];
max.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+152];
max.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+160];
max.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+168];
max.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+176];
max.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+184];
max.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+192];
max.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+200];
max.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+208];
max.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+216];
max.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+224];
max.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+232];
max.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+240];
max.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+248];
max.s64 %rd108, %rd92, %rd93;
bra.uni BB140_18;

BB140_14:
add.s64 %rd95, %rd25, 8;
mov.u32 %r19, 1;
setp.lt.u32	%p12, %r7, 2;
mov.u64 %rd106, %rd10;
mov.u64 %rd108, %rd106;
@%p12 bra BB140_18;

mov.u64 %rd109, %rd10;

BB140_16:
ld.shared.u64 %rd32, [%rd95];
max.s64 %rd109, %rd109, %rd32;
add.s64 %rd95, %rd95, 8;
add.s32 %r19, %r19, 1;
setp.lt.u32	%p13, %r19, %r7;
mov.u64 %rd108, %rd109;
@%p13 bra BB140_16;

BB140_18:
setp.ne.s32	%p14, %r2, 0;
@%p14 bra BB140_20;

cvta.to.global.u64 %rd94, %rd18;
st.global.u64 [%rd94], %rd108;

BB140_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<36>;
.reg .b64 %rd<117>;


ld.param.u32 %r18, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd18, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd19, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u32 %r1, [%rd1+12];
ld.param.u32 %r2, [%rd1+108];
ld.param.u32 %r3, [%rd1+112];
mov.u32 %r19, %nctaid.x;
add.s32 %r20, %r18, %r19;
add.s32 %r21, %r20, -1;
div.u32 %r22, %r21, %r19;
mov.u32 %r23, %ctaid.x;
add.s32 %r24, %r23, 1;
mul.lo.s32 %r25, %r24, %r22;
min.u32 %r4, %r25, %r18;
mov.u32 %r5, %tid.x;
mad.lo.s32 %r33, %r23, %r22, %r5;
setp.ge.u32	%p1, %r33, %r4;
mov.u64 %rd115, %rd18;
@%p1 bra BB141_3;

mov.u32 %r7, %ntid.x;
ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd2, %rd20;
mov.u64 %rd116, %rd18;

BB141_2:
rem.u32 %r26, %r33, %r1;
mul.lo.s32 %r27, %r3, %r26;
div.u32 %r28, %r33, %r1;
mad.lo.s32 %r29, %r2, %r28, %r27;
cvt.u64.u32	%rd21, %r29;
add.s64 %rd22, %rd2, %rd21;
ld.global.s8 %rd23, [%rd22];
max.s64 %rd116, %rd116, %rd23;
add.s32 %r33, %r7, %r33;
setp.lt.u32	%p2, %r33, %r4;
mov.u64 %rd100, %rd116;
mov.u64 %rd115, %rd100;
@%p2 bra BB141_2;

BB141_3:
mov.u64 %rd101, %rd115;
mov.u64 %rd5, %rd101;
mov.u32 %r10, %ntid.x;
setp.eq.s32	%p3, %r10, 0;
mov.u64 %rd110, %rd18;
@%p3 bra BB141_18;

mul.wide.u32 %rd24, %r5, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd6, %rd25, %rd24;
setp.ge.u32	%p4, %r5, %r10;
@%p4 bra BB141_6;

st.shared.u64 [%rd6], %rd5;

BB141_6:
bar.sync 0;
mov.u32 %r11, WARP_SZ;
min.u32 %r12, %r10, %r11;
setp.ge.u32	%p5, %r11, %r10;
mov.u64 %rd112, %rd5;
@%p5 bra BB141_12;

div.u32 %r30, %r5, %r11;
setp.ne.s32	%p6, %r30, 0;
mov.u64 %rd102, %rd5;
mov.u64 %rd112, %rd102;
@%p6 bra BB141_12;

setp.lt.u32	%p7, %r5, %r10;
selp.b64	%rd113, %rd5, %rd18, %p7;
add.s32 %r34, %r11, %r5;
setp.ge.u32	%p8, %r34, %r10;
@%p8 bra BB141_11;

mov.u64 %rd114, %rd113;

BB141_10:
mul.wide.u32 %rd26, %r34, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
max.s64 %rd114, %rd114, %rd29;
add.s32 %r34, %r34, %r11;
setp.lt.u32	%p9, %r34, %r10;
mov.u64 %rd113, %rd114;
@%p9 bra BB141_10;

BB141_11:
mov.u64 %rd112, %rd113;
st.shared.u64 [%rd6], %rd112;

BB141_12:
mov.u64 %rd11, %rd112;
bar.sync 0;
setp.ne.s32	%p10, %r5, 0;
mov.u64 %rd110, %rd11;
@%p10 bra BB141_18;

setp.eq.s32	%p11, %r12, 32;
@%p11 bra BB141_17;
bra.uni BB141_14;

BB141_17:
ld.shared.u64 %rd33, [smemChar+8];
max.s64 %rd34, %rd11, %rd33;
ld.shared.u64 %rd35, [smemChar+16];
max.s64 %rd36, %rd34, %rd35;
ld.shared.u64 %rd37, [smemChar+24];
max.s64 %rd38, %rd36, %rd37;
ld.shared.u64 %rd39, [smemChar+32];
max.s64 %rd40, %rd38, %rd39;
ld.shared.u64 %rd41, [smemChar+40];
max.s64 %rd42, %rd40, %rd41;
ld.shared.u64 %rd43, [smemChar+48];
max.s64 %rd44, %rd42, %rd43;
ld.shared.u64 %rd45, [smemChar+56];
max.s64 %rd46, %rd44, %rd45;
ld.shared.u64 %rd47, [smemChar+64];
max.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+72];
max.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+80];
max.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+88];
max.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+96];
max.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+104];
max.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+112];
max.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+120];
max.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+128];
max.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+136];
max.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+144];
max.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+152];
max.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+160];
max.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+168];
max.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+176];
max.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+184];
max.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+192];
max.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+200];
max.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+208];
max.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+216];
max.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+224];
max.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+232];
max.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+240];
max.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+248];
max.s64 %rd110, %rd92, %rd93;
bra.uni BB141_18;

BB141_14:
add.s64 %rd97, %rd25, 8;
mov.u32 %r35, 1;
setp.lt.u32	%p12, %r12, 2;
mov.u64 %rd108, %rd11;
mov.u64 %rd110, %rd108;
@%p12 bra BB141_18;

mov.u64 %rd111, %rd11;

BB141_16:
ld.shared.u64 %rd32, [%rd97];
max.s64 %rd111, %rd111, %rd32;
add.s64 %rd97, %rd97, 8;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p13, %r35, %r12;
mov.u64 %rd110, %rd111;
@%p13 bra BB141_16;

BB141_18:
setp.ne.s32	%p14, %r5, 0;
@%p14 bra BB141_20;

cvta.to.global.u64 %rd94, %rd19;
mul.wide.u32 %rd95, %r23, 8;
add.s64 %rd96, %rd94, %rd95;
st.global.u64 [%rd96], %rd110;

BB141_20:
ret;
}


.visible .entry _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<26>;
.reg .b64 %rd<115>;


ld.param.u32 %r16, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd18, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd19, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u32 %r1, [%rd1+12];
ld.param.u32 %r2, [%rd1+108];
ld.param.u32 %r3, [%rd1+112];
mov.u32 %r4, %tid.x;
setp.ge.u32	%p1, %r4, %r16;
mov.u64 %rd113, %rd18;
@%p1 bra BB142_3;

mov.u32 %r5, %ntid.x;
ld.param.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd2, %rd20;
mov.u32 %r23, %r4;
mov.u64 %rd114, %rd18;

BB142_2:
mov.u32 %r6, %r23;
rem.u32 %r17, %r6, %r1;
mul.lo.s32 %r18, %r3, %r17;
div.u32 %r19, %r6, %r1;
mad.lo.s32 %r20, %r2, %r19, %r18;
cvt.u64.u32	%rd21, %r20;
add.s64 %rd22, %rd2, %rd21;
ld.global.s8 %rd23, [%rd22];
max.s64 %rd114, %rd114, %rd23;
add.s32 %r7, %r5, %r6;
setp.lt.u32	%p2, %r7, %r16;
mov.u32 %r23, %r7;
mov.u64 %rd98, %rd114;
mov.u64 %rd113, %rd98;
@%p2 bra BB142_2;

BB142_3:
mov.u64 %rd99, %rd113;
mov.u64 %rd5, %rd99;
mov.u32 %r8, %ntid.x;
setp.eq.s32	%p3, %r8, 0;
mov.u64 %rd108, %rd18;
@%p3 bra BB142_18;

mul.wide.u32 %rd24, %r4, 8;
mov.u64 %rd25, smemChar;
add.s64 %rd6, %rd25, %rd24;
setp.ge.u32	%p4, %r4, %r8;
@%p4 bra BB142_6;

st.shared.u64 [%rd6], %rd5;

BB142_6:
bar.sync 0;
mov.u32 %r9, WARP_SZ;
min.u32 %r10, %r8, %r9;
setp.ge.u32	%p5, %r9, %r8;
mov.u64 %rd110, %rd5;
@%p5 bra BB142_12;

div.u32 %r21, %r4, %r9;
setp.ne.s32	%p6, %r21, 0;
mov.u64 %rd100, %rd5;
mov.u64 %rd110, %rd100;
@%p6 bra BB142_12;

setp.lt.u32	%p7, %r4, %r8;
selp.b64	%rd111, %rd5, %rd18, %p7;
add.s32 %r24, %r9, %r4;
setp.ge.u32	%p8, %r24, %r8;
@%p8 bra BB142_11;

mov.u64 %rd112, %rd111;

BB142_10:
mul.wide.u32 %rd26, %r24, 8;
add.s64 %rd28, %rd25, %rd26;
ld.shared.u64 %rd29, [%rd28];
max.s64 %rd112, %rd112, %rd29;
add.s32 %r24, %r24, %r9;
setp.lt.u32	%p9, %r24, %r8;
mov.u64 %rd111, %rd112;
@%p9 bra BB142_10;

BB142_11:
mov.u64 %rd110, %rd111;
st.shared.u64 [%rd6], %rd110;

BB142_12:
mov.u64 %rd11, %rd110;
bar.sync 0;
setp.ne.s32	%p10, %r4, 0;
mov.u64 %rd108, %rd11;
@%p10 bra BB142_18;

setp.eq.s32	%p11, %r10, 32;
@%p11 bra BB142_17;
bra.uni BB142_14;

BB142_17:
ld.shared.u64 %rd33, [smemChar+8];
max.s64 %rd34, %rd11, %rd33;
ld.shared.u64 %rd35, [smemChar+16];
max.s64 %rd36, %rd34, %rd35;
ld.shared.u64 %rd37, [smemChar+24];
max.s64 %rd38, %rd36, %rd37;
ld.shared.u64 %rd39, [smemChar+32];
max.s64 %rd40, %rd38, %rd39;
ld.shared.u64 %rd41, [smemChar+40];
max.s64 %rd42, %rd40, %rd41;
ld.shared.u64 %rd43, [smemChar+48];
max.s64 %rd44, %rd42, %rd43;
ld.shared.u64 %rd45, [smemChar+56];
max.s64 %rd46, %rd44, %rd45;
ld.shared.u64 %rd47, [smemChar+64];
max.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+72];
max.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+80];
max.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+88];
max.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+96];
max.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+104];
max.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+112];
max.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+120];
max.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+128];
max.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+136];
max.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+144];
max.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+152];
max.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+160];
max.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+168];
max.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+176];
max.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+184];
max.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+192];
max.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+200];
max.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+208];
max.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+216];
max.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+224];
max.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+232];
max.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+240];
max.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+248];
max.s64 %rd108, %rd92, %rd93;
bra.uni BB142_18;

BB142_14:
add.s64 %rd95, %rd25, 8;
mov.u32 %r25, 1;
setp.lt.u32	%p12, %r10, 2;
mov.u64 %rd106, %rd11;
mov.u64 %rd108, %rd106;
@%p12 bra BB142_18;

mov.u64 %rd109, %rd11;

BB142_16:
ld.shared.u64 %rd32, [%rd95];
max.s64 %rd109, %rd109, %rd32;
add.s64 %rd95, %rd95, 8;
add.s32 %r25, %r25, 1;
setp.lt.u32	%p13, %r25, %r10;
mov.u64 %rd108, %rd109;
@%p13 bra BB142_16;

BB142_18:
setp.ne.s32	%p14, %r4, 0;
@%p14 bra BB142_20;

cvta.to.global.u64 %rd94, %rd19;
st.global.u64 [%rd94], %rd108;

BB142_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot143[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b32 %r<64>;
.reg .b64 %rd<131>;


mov.u64 %rd130, __local_depot143;
cvta.local.u64 %SP, %rd130;
ld.param.u32 %r26, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd24, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd25, [_Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z20kernelReduceAllPass1IajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd1, %rd26;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB143_2;

BB143_1:
mul.wide.s32 %rd27, %r51, 8;
add.s64 %rd28, %rd2, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd1, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB143_1;

BB143_2:
mov.u32 %r28, %nctaid.x;
add.s32 %r29, %r26, %r28;
add.s32 %r30, %r29, -1;
div.u32 %r31, %r30, %r28;
mov.u32 %r32, %ctaid.x;
add.s32 %r33, %r32, 1;
mul.lo.s32 %r34, %r33, %r31;
min.u32 %r3, %r34, %r26;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r58, %r32, %r31, %r35;
setp.ge.u32	%p3, %r58, %r3;
mov.u64 %rd128, %rd24;
@%p3 bra BB143_7;

mov.u32 %r5, %ntid.x;
ld.local.u32 %r36, [%rd1+208];
add.s32 %r6, %r36, -1;
ld.local.u32 %r7, [%rd1+108];
ld.local.u64 %rd31, [%rd1];
cvta.to.global.u64 %rd4, %rd31;
mul.wide.s32 %rd32, %r36, 4;
add.s64 %rd5, %rd1, %rd32;
mov.u64 %rd129, %rd24;

BB143_4:
mov.u32 %r53, %r58;
mov.u32 %r8, %r53;
mov.u64 %rd109, %rd5;
mov.u32 %r60, 0;
mov.u32 %r61, %r60;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r56, %r8;
mov.u32 %r57, %r8;
@%p4 bra BB143_6;

BB143_5:
mov.u32 %r10, %r57;
mov.u32 %r9, %r52;
ld.local.u32 %r39, [%rd109+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd109+104];
mad.lo.s32 %r61, %r41, %r40, %r61;
div.u32 %r13, %r10, %r39;
add.s64 %rd109, %rd109, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r52, %r14;
mov.u32 %r56, %r13;
mov.u32 %r57, %r13;
mov.u32 %r60, %r61;
@%p5 bra BB143_5;

BB143_6:
mad.lo.s32 %r42, %r7, %r56, %r60;
cvt.u64.u32	%rd33, %r42;
add.s64 %rd34, %rd4, %rd33;
ld.global.s8 %rd35, [%rd34];
max.s64 %rd129, %rd129, %rd35;
add.s32 %r58, %r5, %r8;
setp.lt.u32	%p6, %r58, %r3;
mov.u64 %rd113, %rd129;
mov.u64 %rd128, %rd113;
@%p6 bra BB143_4;

BB143_7:
mov.u64 %rd114, %rd128;
mov.u64 %rd11, %rd114;
mov.u32 %r18, %ntid.x;
setp.eq.s32	%p7, %r18, 0;
mov.u64 %rd123, %rd24;
@%p7 bra BB143_22;

mul.wide.u32 %rd36, %r35, 8;
mov.u64 %rd37, smemChar;
add.s64 %rd12, %rd37, %rd36;
setp.ge.u32	%p8, %r35, %r18;
@%p8 bra BB143_10;

st.shared.u64 [%rd12], %rd11;

BB143_10:
bar.sync 0;
mov.u32 %r19, WARP_SZ;
min.u32 %r20, %r18, %r19;
setp.ge.u32	%p9, %r19, %r18;
mov.u64 %rd125, %rd11;
@%p9 bra BB143_16;

div.u32 %r45, %r35, %r19;
setp.ne.s32	%p10, %r45, 0;
mov.u64 %rd115, %rd11;
mov.u64 %rd125, %rd115;
@%p10 bra BB143_16;

setp.lt.u32	%p11, %r35, %r18;
selp.b64	%rd126, %rd11, %rd24, %p11;
add.s32 %r62, %r19, %r35;
setp.ge.u32	%p12, %r62, %r18;
@%p12 bra BB143_15;

mov.u64 %rd127, %rd126;

BB143_14:
mul.wide.u32 %rd38, %r62, 8;
add.s64 %rd40, %rd37, %rd38;
ld.shared.u64 %rd41, [%rd40];
max.s64 %rd127, %rd127, %rd41;
add.s32 %r62, %r62, %r19;
setp.lt.u32	%p13, %r62, %r18;
mov.u64 %rd126, %rd127;
@%p13 bra BB143_14;

BB143_15:
mov.u64 %rd125, %rd126;
st.shared.u64 [%rd12], %rd125;

BB143_16:
mov.u64 %rd17, %rd125;
bar.sync 0;
setp.ne.s32	%p14, %r35, 0;
mov.u64 %rd123, %rd17;
@%p14 bra BB143_22;

setp.eq.s32	%p15, %r20, 32;
@%p15 bra BB143_21;
bra.uni BB143_18;

BB143_21:
ld.shared.u64 %rd45, [smemChar+8];
max.s64 %rd46, %rd17, %rd45;
ld.shared.u64 %rd47, [smemChar+16];
max.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+24];
max.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+32];
max.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+40];
max.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+48];
max.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+56];
max.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+64];
max.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+72];
max.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+80];
max.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+88];
max.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+96];
max.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+104];
max.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+112];
max.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+120];
max.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+128];
max.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+136];
max.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+144];
max.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+152];
max.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+160];
max.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+168];
max.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+176];
max.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+184];
max.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+192];
max.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+200];
max.s64 %rd94, %rd92, %rd93;
ld.shared.u64 %rd95, [smemChar+208];
max.s64 %rd96, %rd94, %rd95;
ld.shared.u64 %rd97, [smemChar+216];
max.s64 %rd98, %rd96, %rd97;
ld.shared.u64 %rd99, [smemChar+224];
max.s64 %rd100, %rd98, %rd99;
ld.shared.u64 %rd101, [smemChar+232];
max.s64 %rd102, %rd100, %rd101;
ld.shared.u64 %rd103, [smemChar+240];
max.s64 %rd104, %rd102, %rd103;
ld.shared.u64 %rd105, [smemChar+248];
max.s64 %rd123, %rd104, %rd105;
bra.uni BB143_22;

BB143_18:
add.s64 %rd110, %rd37, 8;
mov.u32 %r63, 1;
setp.lt.u32	%p16, %r20, 2;
mov.u64 %rd121, %rd17;
mov.u64 %rd123, %rd121;
@%p16 bra BB143_22;

mov.u64 %rd124, %rd17;

BB143_20:
ld.shared.u64 %rd44, [%rd110];
max.s64 %rd124, %rd124, %rd44;
add.s64 %rd110, %rd110, 8;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p17, %r63, %r20;
mov.u64 %rd123, %rd124;
@%p17 bra BB143_20;

BB143_22:
setp.ne.s32	%p18, %r35, 0;
@%p18 bra BB143_24;

cvta.to.global.u64 %rd106, %rd25;
mul.wide.u32 %rd107, %r32, 8;
add.s64 %rd108, %rd106, %rd107;
st.global.u64 [%rd108], %rd123;

BB143_24:
ret;
}


.visible .entry _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[216],
.param .u32 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot144[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b32 %r<49>;
.reg .b64 %rd<129>;


mov.u64 %rd128, __local_depot144;
cvta.local.u64 %SP, %rd128;
ld.param.u32 %r25, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd24, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd25, [_Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z15kernelReduceAllIajlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd1, %rd26;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB144_2;

BB144_1:
mul.wide.s32 %rd27, %r36, 8;
add.s64 %rd28, %rd2, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd1, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB144_1;

BB144_2:
mov.u32 %r3, %tid.x;
setp.ge.u32	%p3, %r3, %r25;
mov.u64 %rd126, %rd24;
@%p3 bra BB144_7;

mov.u32 %r4, %ntid.x;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r5, %r27, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd31, [%rd1];
cvta.to.global.u64 %rd4, %rd31;
mul.wide.s32 %rd32, %r27, 4;
add.s64 %rd5, %rd1, %rd32;
mov.u32 %r43, %r3;
mov.u64 %rd127, %rd24;

BB144_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd107, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r37, %r5;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB144_6;

BB144_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r30, [%rd107+4];
rem.u32 %r31, %r9, %r30;
ld.local.u32 %r32, [%rd107+104];
mad.lo.s32 %r46, %r32, %r31, %r46;
div.u32 %r12, %r9, %r30;
add.s64 %rd107, %rd107, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB144_5;

BB144_6:
mad.lo.s32 %r33, %r6, %r41, %r45;
cvt.u64.u32	%rd33, %r33;
add.s64 %rd34, %rd4, %rd33;
ld.global.s8 %rd35, [%rd34];
max.s64 %rd127, %rd127, %rd35;
add.s32 %r16, %r4, %r7;
setp.lt.u32	%p6, %r16, %r25;
mov.u32 %r43, %r16;
mov.u64 %rd111, %rd127;
mov.u64 %rd126, %rd111;
@%p6 bra BB144_4;

BB144_7:
mov.u64 %rd112, %rd126;
mov.u64 %rd11, %rd112;
mov.u32 %r17, %ntid.x;
setp.eq.s32	%p7, %r17, 0;
mov.u64 %rd121, %rd24;
@%p7 bra BB144_22;

mul.wide.u32 %rd36, %r3, 8;
mov.u64 %rd37, smemChar;
add.s64 %rd12, %rd37, %rd36;
setp.ge.u32	%p8, %r3, %r17;
@%p8 bra BB144_10;

st.shared.u64 [%rd12], %rd11;

BB144_10:
bar.sync 0;
mov.u32 %r18, WARP_SZ;
min.u32 %r19, %r17, %r18;
setp.ge.u32	%p9, %r18, %r17;
mov.u64 %rd123, %rd11;
@%p9 bra BB144_16;

div.u32 %r34, %r3, %r18;
setp.ne.s32	%p10, %r34, 0;
mov.u64 %rd113, %rd11;
mov.u64 %rd123, %rd113;
@%p10 bra BB144_16;

setp.lt.u32	%p11, %r3, %r17;
selp.b64	%rd124, %rd11, %rd24, %p11;
add.s32 %r47, %r18, %r3;
setp.ge.u32	%p12, %r47, %r17;
@%p12 bra BB144_15;

mov.u64 %rd125, %rd124;

BB144_14:
mul.wide.u32 %rd38, %r47, 8;
add.s64 %rd40, %rd37, %rd38;
ld.shared.u64 %rd41, [%rd40];
max.s64 %rd125, %rd125, %rd41;
add.s32 %r47, %r47, %r18;
setp.lt.u32	%p13, %r47, %r17;
mov.u64 %rd124, %rd125;
@%p13 bra BB144_14;

BB144_15:
mov.u64 %rd123, %rd124;
st.shared.u64 [%rd12], %rd123;

BB144_16:
mov.u64 %rd17, %rd123;
bar.sync 0;
setp.ne.s32	%p14, %r3, 0;
mov.u64 %rd121, %rd17;
@%p14 bra BB144_22;

setp.eq.s32	%p15, %r19, 32;
@%p15 bra BB144_21;
bra.uni BB144_18;

BB144_21:
ld.shared.u64 %rd45, [smemChar+8];
max.s64 %rd46, %rd17, %rd45;
ld.shared.u64 %rd47, [smemChar+16];
max.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+24];
max.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+32];
max.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+40];
max.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+48];
max.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+56];
max.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+64];
max.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+72];
max.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+80];
max.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+88];
max.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+96];
max.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+104];
max.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+112];
max.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+120];
max.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+128];
max.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+136];
max.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+144];
max.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+152];
max.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+160];
max.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+168];
max.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+176];
max.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+184];
max.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+192];
max.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+200];
max.s64 %rd94, %rd92, %rd93;
ld.shared.u64 %rd95, [smemChar+208];
max.s64 %rd96, %rd94, %rd95;
ld.shared.u64 %rd97, [smemChar+216];
max.s64 %rd98, %rd96, %rd97;
ld.shared.u64 %rd99, [smemChar+224];
max.s64 %rd100, %rd98, %rd99;
ld.shared.u64 %rd101, [smemChar+232];
max.s64 %rd102, %rd100, %rd101;
ld.shared.u64 %rd103, [smemChar+240];
max.s64 %rd104, %rd102, %rd103;
ld.shared.u64 %rd105, [smemChar+248];
max.s64 %rd121, %rd104, %rd105;
bra.uni BB144_22;

BB144_18:
add.s64 %rd108, %rd37, 8;
mov.u32 %r48, 1;
setp.lt.u32	%p16, %r19, 2;
mov.u64 %rd119, %rd17;
mov.u64 %rd121, %rd119;
@%p16 bra BB144_22;

mov.u64 %rd122, %rd17;

BB144_20:
ld.shared.u64 %rd44, [%rd108];
max.s64 %rd122, %rd122, %rd44;
add.s64 %rd108, %rd108, 8;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p17, %r48, %r19;
mov.u64 %rd121, %rd122;
@%p17 bra BB144_20;

BB144_22:
setp.ne.s32	%p18, %r3, 0;
@%p18 bra BB144_24;

cvta.to.global.u64 %rd106, %rd25;
st.global.u64 [%rd106], %rd121;

BB144_24:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<16>;
.reg .b32 %r<21>;
.reg .b64 %rd<138>;


ld.param.u64 %rd31, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd32, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd33, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd2, [%rd1+208];
mov.u32 %r10, %nctaid.x;
cvt.u64.u32	%rd3, %r10;
add.s64 %rd34, %rd31, %rd3;
add.s64 %rd4, %rd34, -1;
and.b64 %rd35, %rd4, -4294967296;
setp.eq.s64	%p1, %rd35, 0;
@%p1 bra BB145_2;

div.u64 %rd116, %rd4, %rd3;
bra.uni BB145_3;

BB145_2:
cvt.u32.u64	%r11, %rd3;
cvt.u32.u64	%r12, %rd4;
div.u32 %r13, %r12, %r11;
cvt.u64.u32	%rd116, %r13;

BB145_3:
mov.u32 %r14, %ctaid.x;
cvt.u64.u32	%rd8, %r14;
mul.lo.s64 %rd36, %rd8, %rd116;
add.s32 %r15, %r14, 1;
cvt.u64.u32	%rd37, %r15;
mul.lo.s64 %rd38, %rd37, %rd116;
min.u64 %rd9, %rd38, %rd31;
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd10, %r1;
add.s64 %rd117, %rd10, %rd36;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p2, %rd117, %rd9;
mov.u64 %rd136, %rd32;
@%p2 bra BB145_6;

ld.param.u64 %rd39, [%rd1];
cvta.to.global.u64 %rd12, %rd39;
cvt.u64.u32	%rd13, %r2;
mov.u64 %rd137, %rd32;

BB145_5:
mul.lo.s64 %rd40, %rd117, %rd2;
add.s64 %rd41, %rd12, %rd40;
ld.global.s8 %rd42, [%rd41];
max.s64 %rd137, %rd137, %rd42;
add.s64 %rd117, %rd13, %rd117;
setp.lt.u64	%p3, %rd117, %rd9;
mov.u64 %rd121, %rd137;
mov.u64 %rd136, %rd121;
@%p3 bra BB145_5;

BB145_6:
mov.u64 %rd122, %rd136;
mov.u64 %rd18, %rd122;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd131, %rd32;
@%p4 bra BB145_21;

shl.b64 %rd43, %rd10, 3;
mov.u64 %rd44, smemChar;
add.s64 %rd19, %rd44, %rd43;
setp.ge.u32	%p5, %r1, %r2;
@%p5 bra BB145_9;

st.shared.u64 [%rd19], %rd18;

BB145_9:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p6, %r3, %r2;
mov.u64 %rd133, %rd18;
@%p6 bra BB145_15;

div.u32 %r16, %r1, %r3;
setp.ne.s32	%p7, %r16, 0;
mov.u64 %rd123, %rd18;
mov.u64 %rd133, %rd123;
@%p7 bra BB145_15;

setp.lt.u32	%p8, %r1, %r2;
selp.b64	%rd134, %rd18, %rd32, %p8;
add.s32 %r19, %r3, %r1;
setp.ge.u32	%p9, %r19, %r2;
@%p9 bra BB145_14;

mov.u64 %rd135, %rd134;

BB145_13:
mul.wide.u32 %rd45, %r19, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.u64 %rd48, [%rd47];
max.s64 %rd135, %rd135, %rd48;
add.s32 %r19, %r19, %r3;
setp.lt.u32	%p10, %r19, %r2;
mov.u64 %rd134, %rd135;
@%p10 bra BB145_13;

BB145_14:
mov.u64 %rd133, %rd134;
st.shared.u64 [%rd19], %rd133;

BB145_15:
mov.u64 %rd24, %rd133;
bar.sync 0;
cvt.u32.u64	%r17, %rd10;
setp.ne.s32	%p11, %r17, 0;
mov.u64 %rd131, %rd24;
@%p11 bra BB145_21;

setp.eq.s32	%p12, %r4, 32;
@%p12 bra BB145_20;
bra.uni BB145_17;

BB145_20:
ld.shared.u64 %rd52, [smemChar+8];
max.s64 %rd53, %rd24, %rd52;
ld.shared.u64 %rd54, [smemChar+16];
max.s64 %rd55, %rd53, %rd54;
ld.shared.u64 %rd56, [smemChar+24];
max.s64 %rd57, %rd55, %rd56;
ld.shared.u64 %rd58, [smemChar+32];
max.s64 %rd59, %rd57, %rd58;
ld.shared.u64 %rd60, [smemChar+40];
max.s64 %rd61, %rd59, %rd60;
ld.shared.u64 %rd62, [smemChar+48];
max.s64 %rd63, %rd61, %rd62;
ld.shared.u64 %rd64, [smemChar+56];
max.s64 %rd65, %rd63, %rd64;
ld.shared.u64 %rd66, [smemChar+64];
max.s64 %rd67, %rd65, %rd66;
ld.shared.u64 %rd68, [smemChar+72];
max.s64 %rd69, %rd67, %rd68;
ld.shared.u64 %rd70, [smemChar+80];
max.s64 %rd71, %rd69, %rd70;
ld.shared.u64 %rd72, [smemChar+88];
max.s64 %rd73, %rd71, %rd72;
ld.shared.u64 %rd74, [smemChar+96];
max.s64 %rd75, %rd73, %rd74;
ld.shared.u64 %rd76, [smemChar+104];
max.s64 %rd77, %rd75, %rd76;
ld.shared.u64 %rd78, [smemChar+112];
max.s64 %rd79, %rd77, %rd78;
ld.shared.u64 %rd80, [smemChar+120];
max.s64 %rd81, %rd79, %rd80;
ld.shared.u64 %rd82, [smemChar+128];
max.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [smemChar+136];
max.s64 %rd85, %rd83, %rd84;
ld.shared.u64 %rd86, [smemChar+144];
max.s64 %rd87, %rd85, %rd86;
ld.shared.u64 %rd88, [smemChar+152];
max.s64 %rd89, %rd87, %rd88;
ld.shared.u64 %rd90, [smemChar+160];
max.s64 %rd91, %rd89, %rd90;
ld.shared.u64 %rd92, [smemChar+168];
max.s64 %rd93, %rd91, %rd92;
ld.shared.u64 %rd94, [smemChar+176];
max.s64 %rd95, %rd93, %rd94;
ld.shared.u64 %rd96, [smemChar+184];
max.s64 %rd97, %rd95, %rd96;
ld.shared.u64 %rd98, [smemChar+192];
max.s64 %rd99, %rd97, %rd98;
ld.shared.u64 %rd100, [smemChar+200];
max.s64 %rd101, %rd99, %rd100;
ld.shared.u64 %rd102, [smemChar+208];
max.s64 %rd103, %rd101, %rd102;
ld.shared.u64 %rd104, [smemChar+216];
max.s64 %rd105, %rd103, %rd104;
ld.shared.u64 %rd106, [smemChar+224];
max.s64 %rd107, %rd105, %rd106;
ld.shared.u64 %rd108, [smemChar+232];
max.s64 %rd109, %rd107, %rd108;
ld.shared.u64 %rd110, [smemChar+240];
max.s64 %rd111, %rd109, %rd110;
ld.shared.u64 %rd112, [smemChar+248];
max.s64 %rd131, %rd111, %rd112;
bra.uni BB145_21;

BB145_17:
add.s64 %rd118, %rd44, 8;
mov.u32 %r20, 1;
setp.lt.u32	%p13, %r4, 2;
mov.u64 %rd129, %rd24;
mov.u64 %rd131, %rd129;
@%p13 bra BB145_21;

mov.u64 %rd132, %rd24;

BB145_19:
ld.shared.u64 %rd51, [%rd118];
max.s64 %rd132, %rd132, %rd51;
add.s64 %rd118, %rd118, 8;
add.s32 %r20, %r20, 1;
setp.lt.u32	%p14, %r20, %r4;
mov.u64 %rd131, %rd132;
@%p14 bra BB145_19;

BB145_21:
setp.ne.s32	%p15, %r1, 0;
@%p15 bra BB145_23;

cvta.to.global.u64 %rd113, %rd33;
shl.b64 %rd114, %rd8, 3;
add.s64 %rd115, %rd113, %rd114;
st.global.u64 [%rd115], %rd131;

BB145_23:
ret;
}


.visible .entry _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<15>;
.reg .b32 %r<15>;
.reg .b64 %rd<122>;


ld.param.u64 %rd23, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd24, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd25, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
ld.param.u64 %rd2, [%rd1+208];
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd3, %r1;
mov.u32 %r2, %ntid.x;
setp.ge.u64	%p1, %rd3, %rd23;
mov.u64 %rd120, %rd24;
@%p1 bra BB146_3;

ld.param.u64 %rd26, [%rd1];
cvta.to.global.u64 %rd4, %rd26;
cvt.u64.u32	%rd5, %r2;
mov.u64 %rd101, %rd3;
mov.u64 %rd121, %rd24;

BB146_2:
mov.u64 %rd6, %rd101;
mul.lo.s64 %rd27, %rd6, %rd2;
add.s64 %rd28, %rd4, %rd27;
ld.global.s8 %rd29, [%rd28];
max.s64 %rd121, %rd121, %rd29;
add.s64 %rd9, %rd5, %rd6;
setp.lt.u64	%p2, %rd9, %rd23;
mov.u64 %rd101, %rd9;
mov.u64 %rd105, %rd121;
mov.u64 %rd120, %rd105;
@%p2 bra BB146_2;

BB146_3:
mov.u64 %rd106, %rd120;
mov.u64 %rd10, %rd106;
setp.eq.s32	%p3, %r2, 0;
mov.u64 %rd115, %rd24;
@%p3 bra BB146_18;

shl.b64 %rd30, %rd3, 3;
mov.u64 %rd31, smemChar;
add.s64 %rd11, %rd31, %rd30;
setp.ge.u32	%p4, %r1, %r2;
@%p4 bra BB146_6;

st.shared.u64 [%rd11], %rd10;

BB146_6:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p5, %r3, %r2;
mov.u64 %rd117, %rd10;
@%p5 bra BB146_12;

div.u32 %r10, %r1, %r3;
setp.ne.s32	%p6, %r10, 0;
mov.u64 %rd107, %rd10;
mov.u64 %rd117, %rd107;
@%p6 bra BB146_12;

setp.lt.u32	%p7, %r1, %r2;
selp.b64	%rd118, %rd10, %rd24, %p7;
add.s32 %r13, %r3, %r1;
setp.ge.u32	%p8, %r13, %r2;
@%p8 bra BB146_11;

mov.u64 %rd119, %rd118;

BB146_10:
mul.wide.u32 %rd32, %r13, 8;
add.s64 %rd34, %rd31, %rd32;
ld.shared.u64 %rd35, [%rd34];
max.s64 %rd119, %rd119, %rd35;
add.s32 %r13, %r13, %r3;
setp.lt.u32	%p9, %r13, %r2;
mov.u64 %rd118, %rd119;
@%p9 bra BB146_10;

BB146_11:
mov.u64 %rd117, %rd118;
st.shared.u64 [%rd11], %rd117;

BB146_12:
mov.u64 %rd16, %rd117;
bar.sync 0;
cvt.u32.u64	%r11, %rd3;
setp.ne.s32	%p10, %r11, 0;
mov.u64 %rd115, %rd16;
@%p10 bra BB146_18;

setp.eq.s32	%p11, %r4, 32;
@%p11 bra BB146_17;
bra.uni BB146_14;

BB146_17:
ld.shared.u64 %rd39, [smemChar+8];
max.s64 %rd40, %rd16, %rd39;
ld.shared.u64 %rd41, [smemChar+16];
max.s64 %rd42, %rd40, %rd41;
ld.shared.u64 %rd43, [smemChar+24];
max.s64 %rd44, %rd42, %rd43;
ld.shared.u64 %rd45, [smemChar+32];
max.s64 %rd46, %rd44, %rd45;
ld.shared.u64 %rd47, [smemChar+40];
max.s64 %rd48, %rd46, %rd47;
ld.shared.u64 %rd49, [smemChar+48];
max.s64 %rd50, %rd48, %rd49;
ld.shared.u64 %rd51, [smemChar+56];
max.s64 %rd52, %rd50, %rd51;
ld.shared.u64 %rd53, [smemChar+64];
max.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+72];
max.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+80];
max.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+88];
max.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+96];
max.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+104];
max.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+112];
max.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+120];
max.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+128];
max.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+136];
max.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+144];
max.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+152];
max.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+160];
max.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+168];
max.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+176];
max.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+184];
max.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+192];
max.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+200];
max.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+208];
max.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+216];
max.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+224];
max.s64 %rd94, %rd92, %rd93;
ld.shared.u64 %rd95, [smemChar+232];
max.s64 %rd96, %rd94, %rd95;
ld.shared.u64 %rd97, [smemChar+240];
max.s64 %rd98, %rd96, %rd97;
ld.shared.u64 %rd99, [smemChar+248];
max.s64 %rd115, %rd98, %rd99;
bra.uni BB146_18;

BB146_14:
add.s64 %rd102, %rd31, 8;
mov.u32 %r14, 1;
setp.lt.u32	%p12, %r4, 2;
mov.u64 %rd113, %rd16;
mov.u64 %rd115, %rd113;
@%p12 bra BB146_18;

mov.u64 %rd116, %rd16;

BB146_16:
ld.shared.u64 %rd38, [%rd102];
max.s64 %rd116, %rd116, %rd38;
add.s64 %rd102, %rd102, 8;
add.s32 %r14, %r14, 1;
setp.lt.u32	%p13, %r14, %r4;
mov.u64 %rd115, %rd116;
@%p13 bra BB146_16;

BB146_18:
setp.ne.s32	%p14, %r1, 0;
@%p14 bra BB146_20;

cvta.to.global.u64 %rd100, %rd25;
st.global.u64 [%rd100], %rd115;

BB146_20:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<17>;
.reg .b32 %r<31>;
.reg .b64 %rd<152>;


ld.param.u64 %rd37, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd38, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd39, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
mov.u32 %r10, %nctaid.x;
cvt.u64.u32	%rd2, %r10;
add.s64 %rd40, %rd37, %rd2;
add.s64 %rd3, %rd40, -1;
and.b64 %rd41, %rd3, -4294967296;
setp.eq.s64	%p1, %rd41, 0;
@%p1 bra BB147_2;

div.u64 %rd128, %rd3, %rd2;
bra.uni BB147_3;

BB147_2:
cvt.u32.u64	%r11, %rd2;
cvt.u32.u64	%r12, %rd3;
div.u32 %r13, %r12, %r11;
cvt.u64.u32	%rd128, %r13;

BB147_3:
mov.u32 %r14, %ctaid.x;
cvt.u64.u32	%rd42, %r14;
mul.lo.s64 %rd43, %rd42, %rd128;
add.s32 %r15, %r14, 1;
cvt.u64.u32	%rd44, %r15;
mul.lo.s64 %rd45, %rd44, %rd128;
min.u64 %rd7, %rd45, %rd37;
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd46, %r16;
add.s64 %rd129, %rd46, %rd43;
setp.ge.u64	%p2, %rd129, %rd7;
mov.u64 %rd150, %rd38;
@%p2 bra BB147_9;

ld.param.u64 %rd9, [%rd1+16];
ld.param.u64 %rd10, [%rd1+208];
ld.param.u64 %rd11, [%rd1+216];
mov.u32 %r17, %ntid.x;
ld.param.u64 %rd47, [%rd1];
cvta.to.global.u64 %rd12, %rd47;
cvt.u64.u32	%rd13, %r17;
mov.u64 %rd151, %rd38;

BB147_5:
or.b64 %rd48, %rd129, %rd9;
and.b64 %rd49, %rd48, -4294967296;
setp.eq.s64	%p3, %rd49, 0;
@%p3 bra BB147_7;
bra.uni BB147_6;

BB147_7:
cvt.u32.u64	%r18, %rd9;
cvt.u32.u64	%r19, %rd129;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd130, %r20;
cvt.u64.u32	%rd131, %r21;
bra.uni BB147_8;

BB147_6:
div.u64 %rd130, %rd129, %rd9;
rem.u64 %rd131, %rd129, %rd9;

BB147_8:
mul.lo.s64 %rd50, %rd10, %rd130;
mul.lo.s64 %rd51, %rd11, %rd131;
add.s64 %rd52, %rd50, %rd51;
add.s64 %rd53, %rd12, %rd52;
ld.global.s8 %rd54, [%rd53];
max.s64 %rd151, %rd151, %rd54;
add.s64 %rd129, %rd13, %rd129;
setp.lt.u64	%p4, %rd129, %rd7;
mov.u64 %rd135, %rd151;
mov.u64 %rd150, %rd135;
@%p4 bra BB147_5;

BB147_9:
mov.u64 %rd136, %rd150;
mov.u64 %rd24, %rd136;
mov.u32 %r1, %ntid.x;
setp.eq.s32	%p5, %r1, 0;
mov.u64 %rd145, %rd38;
@%p5 bra BB147_24;

mul.wide.u32 %rd55, %r16, 8;
mov.u64 %rd56, smemChar;
add.s64 %rd25, %rd56, %rd55;
setp.ge.u32	%p6, %r16, %r1;
@%p6 bra BB147_12;

st.shared.u64 [%rd25], %rd24;

BB147_12:
bar.sync 0;
mov.u32 %r2, WARP_SZ;
min.u32 %r3, %r1, %r2;
setp.ge.u32	%p7, %r2, %r1;
mov.u64 %rd147, %rd24;
@%p7 bra BB147_18;

div.u32 %r24, %r16, %r2;
setp.ne.s32	%p8, %r24, 0;
mov.u64 %rd137, %rd24;
mov.u64 %rd147, %rd137;
@%p8 bra BB147_18;

setp.lt.u32	%p9, %r16, %r1;
selp.b64	%rd148, %rd24, %rd38, %p9;
add.s32 %r29, %r2, %r16;
setp.ge.u32	%p10, %r29, %r1;
@%p10 bra BB147_17;

mov.u64 %rd149, %rd148;

BB147_16:
mul.wide.u32 %rd57, %r29, 8;
add.s64 %rd59, %rd56, %rd57;
ld.shared.u64 %rd60, [%rd59];
max.s64 %rd149, %rd149, %rd60;
add.s32 %r29, %r29, %r2;
setp.lt.u32	%p11, %r29, %r1;
mov.u64 %rd148, %rd149;
@%p11 bra BB147_16;

BB147_17:
mov.u64 %rd147, %rd148;
st.shared.u64 [%rd25], %rd147;

BB147_18:
mov.u64 %rd30, %rd147;
bar.sync 0;
setp.ne.s32	%p12, %r16, 0;
mov.u64 %rd145, %rd30;
@%p12 bra BB147_24;

setp.eq.s32	%p13, %r3, 32;
@%p13 bra BB147_23;
bra.uni BB147_20;

BB147_23:
ld.shared.u64 %rd64, [smemChar+8];
max.s64 %rd65, %rd30, %rd64;
ld.shared.u64 %rd66, [smemChar+16];
max.s64 %rd67, %rd65, %rd66;
ld.shared.u64 %rd68, [smemChar+24];
max.s64 %rd69, %rd67, %rd68;
ld.shared.u64 %rd70, [smemChar+32];
max.s64 %rd71, %rd69, %rd70;
ld.shared.u64 %rd72, [smemChar+40];
max.s64 %rd73, %rd71, %rd72;
ld.shared.u64 %rd74, [smemChar+48];
max.s64 %rd75, %rd73, %rd74;
ld.shared.u64 %rd76, [smemChar+56];
max.s64 %rd77, %rd75, %rd76;
ld.shared.u64 %rd78, [smemChar+64];
max.s64 %rd79, %rd77, %rd78;
ld.shared.u64 %rd80, [smemChar+72];
max.s64 %rd81, %rd79, %rd80;
ld.shared.u64 %rd82, [smemChar+80];
max.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [smemChar+88];
max.s64 %rd85, %rd83, %rd84;
ld.shared.u64 %rd86, [smemChar+96];
max.s64 %rd87, %rd85, %rd86;
ld.shared.u64 %rd88, [smemChar+104];
max.s64 %rd89, %rd87, %rd88;
ld.shared.u64 %rd90, [smemChar+112];
max.s64 %rd91, %rd89, %rd90;
ld.shared.u64 %rd92, [smemChar+120];
max.s64 %rd93, %rd91, %rd92;
ld.shared.u64 %rd94, [smemChar+128];
max.s64 %rd95, %rd93, %rd94;
ld.shared.u64 %rd96, [smemChar+136];
max.s64 %rd97, %rd95, %rd96;
ld.shared.u64 %rd98, [smemChar+144];
max.s64 %rd99, %rd97, %rd98;
ld.shared.u64 %rd100, [smemChar+152];
max.s64 %rd101, %rd99, %rd100;
ld.shared.u64 %rd102, [smemChar+160];
max.s64 %rd103, %rd101, %rd102;
ld.shared.u64 %rd104, [smemChar+168];
max.s64 %rd105, %rd103, %rd104;
ld.shared.u64 %rd106, [smemChar+176];
max.s64 %rd107, %rd105, %rd106;
ld.shared.u64 %rd108, [smemChar+184];
max.s64 %rd109, %rd107, %rd108;
ld.shared.u64 %rd110, [smemChar+192];
max.s64 %rd111, %rd109, %rd110;
ld.shared.u64 %rd112, [smemChar+200];
max.s64 %rd113, %rd111, %rd112;
ld.shared.u64 %rd114, [smemChar+208];
max.s64 %rd115, %rd113, %rd114;
ld.shared.u64 %rd116, [smemChar+216];
max.s64 %rd117, %rd115, %rd116;
ld.shared.u64 %rd118, [smemChar+224];
max.s64 %rd119, %rd117, %rd118;
ld.shared.u64 %rd120, [smemChar+232];
max.s64 %rd121, %rd119, %rd120;
ld.shared.u64 %rd122, [smemChar+240];
max.s64 %rd123, %rd121, %rd122;
ld.shared.u64 %rd124, [smemChar+248];
max.s64 %rd145, %rd123, %rd124;
bra.uni BB147_24;

BB147_20:
add.s64 %rd132, %rd56, 8;
mov.u32 %r30, 1;
setp.lt.u32	%p14, %r3, 2;
mov.u64 %rd143, %rd30;
mov.u64 %rd145, %rd143;
@%p14 bra BB147_24;

mov.u64 %rd146, %rd30;

BB147_22:
ld.shared.u64 %rd63, [%rd132];
max.s64 %rd146, %rd146, %rd63;
add.s64 %rd132, %rd132, 8;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p15, %r30, %r3;
mov.u64 %rd145, %rd146;
@%p15 bra BB147_22;

BB147_24:
setp.ne.s32	%p16, %r16, 0;
@%p16 bra BB147_26;

cvta.to.global.u64 %rd125, %rd39;
mul.wide.u32 %rd126, %r14, 8;
add.s64 %rd127, %rd125, %rd126;
st.global.u64 [%rd127], %rd145;

BB147_26:
ret;
}


.visible .entry _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.reg .pred %p<16>;
.reg .b32 %r<21>;
.reg .b64 %rd<136>;


ld.param.u64 %rd31, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd32, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd33, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd1, _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELi2EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
mov.u32 %r1, %tid.x;
cvt.u64.u32	%rd113, %r1;
setp.ge.u64	%p1, %rd113, %rd31;
mov.u64 %rd134, %rd32;
@%p1 bra BB148_6;

ld.param.u64 %rd3, [%rd1+16];
ld.param.u64 %rd4, [%rd1+208];
ld.param.u64 %rd5, [%rd1+216];
mov.u32 %r11, %ntid.x;
ld.param.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
cvt.u64.u32	%rd7, %r11;
mov.u64 %rd135, %rd32;

BB148_2:
or.b64 %rd35, %rd113, %rd3;
and.b64 %rd36, %rd35, -4294967296;
setp.eq.s64	%p2, %rd36, 0;
@%p2 bra BB148_4;
bra.uni BB148_3;

BB148_4:
cvt.u32.u64	%r12, %rd3;
cvt.u32.u64	%r13, %rd113;
div.u32 %r14, %r13, %r12;
rem.u32 %r15, %r13, %r12;
cvt.u64.u32	%rd114, %r14;
cvt.u64.u32	%rd115, %r15;
bra.uni BB148_5;

BB148_3:
div.u64 %rd114, %rd113, %rd3;
rem.u64 %rd115, %rd113, %rd3;

BB148_5:
mul.lo.s64 %rd37, %rd4, %rd114;
mul.lo.s64 %rd38, %rd5, %rd115;
add.s64 %rd39, %rd37, %rd38;
add.s64 %rd40, %rd6, %rd39;
ld.global.s8 %rd41, [%rd40];
max.s64 %rd135, %rd135, %rd41;
add.s64 %rd113, %rd7, %rd113;
setp.lt.u64	%p3, %rd113, %rd31;
mov.u64 %rd119, %rd135;
mov.u64 %rd134, %rd119;
@%p3 bra BB148_2;

BB148_6:
mov.u64 %rd120, %rd134;
mov.u64 %rd18, %rd120;
mov.u32 %r2, %ntid.x;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd129, %rd32;
@%p4 bra BB148_21;

mul.wide.u32 %rd42, %r1, 8;
mov.u64 %rd43, smemChar;
add.s64 %rd19, %rd43, %rd42;
setp.ge.u32	%p5, %r1, %r2;
@%p5 bra BB148_9;

st.shared.u64 [%rd19], %rd18;

BB148_9:
bar.sync 0;
mov.u32 %r3, WARP_SZ;
min.u32 %r4, %r2, %r3;
setp.ge.u32	%p6, %r3, %r2;
mov.u64 %rd131, %rd18;
@%p6 bra BB148_15;

div.u32 %r17, %r1, %r3;
setp.ne.s32	%p7, %r17, 0;
mov.u64 %rd121, %rd18;
mov.u64 %rd131, %rd121;
@%p7 bra BB148_15;

setp.lt.u32	%p8, %r1, %r2;
selp.b64	%rd132, %rd18, %rd32, %p8;
add.s32 %r19, %r3, %r1;
setp.ge.u32	%p9, %r19, %r2;
@%p9 bra BB148_14;

mov.u64 %rd133, %rd132;

BB148_13:
mul.wide.u32 %rd44, %r19, 8;
add.s64 %rd46, %rd43, %rd44;
ld.shared.u64 %rd47, [%rd46];
max.s64 %rd133, %rd133, %rd47;
add.s32 %r19, %r19, %r3;
setp.lt.u32	%p10, %r19, %r2;
mov.u64 %rd132, %rd133;
@%p10 bra BB148_13;

BB148_14:
mov.u64 %rd131, %rd132;
st.shared.u64 [%rd19], %rd131;

BB148_15:
mov.u64 %rd24, %rd131;
bar.sync 0;
setp.ne.s32	%p11, %r1, 0;
mov.u64 %rd129, %rd24;
@%p11 bra BB148_21;

setp.eq.s32	%p12, %r4, 32;
@%p12 bra BB148_20;
bra.uni BB148_17;

BB148_20:
ld.shared.u64 %rd51, [smemChar+8];
max.s64 %rd52, %rd24, %rd51;
ld.shared.u64 %rd53, [smemChar+16];
max.s64 %rd54, %rd52, %rd53;
ld.shared.u64 %rd55, [smemChar+24];
max.s64 %rd56, %rd54, %rd55;
ld.shared.u64 %rd57, [smemChar+32];
max.s64 %rd58, %rd56, %rd57;
ld.shared.u64 %rd59, [smemChar+40];
max.s64 %rd60, %rd58, %rd59;
ld.shared.u64 %rd61, [smemChar+48];
max.s64 %rd62, %rd60, %rd61;
ld.shared.u64 %rd63, [smemChar+56];
max.s64 %rd64, %rd62, %rd63;
ld.shared.u64 %rd65, [smemChar+64];
max.s64 %rd66, %rd64, %rd65;
ld.shared.u64 %rd67, [smemChar+72];
max.s64 %rd68, %rd66, %rd67;
ld.shared.u64 %rd69, [smemChar+80];
max.s64 %rd70, %rd68, %rd69;
ld.shared.u64 %rd71, [smemChar+88];
max.s64 %rd72, %rd70, %rd71;
ld.shared.u64 %rd73, [smemChar+96];
max.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+104];
max.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+112];
max.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+120];
max.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+128];
max.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+136];
max.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+144];
max.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+152];
max.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+160];
max.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+168];
max.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+176];
max.s64 %rd94, %rd92, %rd93;
ld.shared.u64 %rd95, [smemChar+184];
max.s64 %rd96, %rd94, %rd95;
ld.shared.u64 %rd97, [smemChar+192];
max.s64 %rd98, %rd96, %rd97;
ld.shared.u64 %rd99, [smemChar+200];
max.s64 %rd100, %rd98, %rd99;
ld.shared.u64 %rd101, [smemChar+208];
max.s64 %rd102, %rd100, %rd101;
ld.shared.u64 %rd103, [smemChar+216];
max.s64 %rd104, %rd102, %rd103;
ld.shared.u64 %rd105, [smemChar+224];
max.s64 %rd106, %rd104, %rd105;
ld.shared.u64 %rd107, [smemChar+232];
max.s64 %rd108, %rd106, %rd107;
ld.shared.u64 %rd109, [smemChar+240];
max.s64 %rd110, %rd108, %rd109;
ld.shared.u64 %rd111, [smemChar+248];
max.s64 %rd129, %rd110, %rd111;
bra.uni BB148_21;

BB148_17:
add.s64 %rd116, %rd43, 8;
mov.u32 %r20, 1;
setp.lt.u32	%p13, %r4, 2;
mov.u64 %rd127, %rd24;
mov.u64 %rd129, %rd127;
@%p13 bra BB148_21;

mov.u64 %rd130, %rd24;

BB148_19:
ld.shared.u64 %rd50, [%rd116];
max.s64 %rd130, %rd130, %rd50;
add.s64 %rd116, %rd116, 8;
add.s32 %r20, %r20, 1;
setp.lt.u32	%p14, %r20, %r4;
mov.u64 %rd129, %rd130;
@%p14 bra BB148_19;

BB148_21:
setp.ne.s32	%p15, %r1, 0;
@%p15 bra BB148_23;

cvta.to.global.u64 %rd112, %rd33;
st.global.u64 [%rd112], %rd129;

BB148_23:
ret;
}


.visible .entry _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot149[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b32 %r<40>;
.reg .b64 %rd<182>;


mov.u64 %rd181, __local_depot149;
cvta.local.u64 %SP, %rd181;
ld.param.u64 %rd46, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd47, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd48, [_Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z20kernelReduceAllPass1IamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd49, %SP, 0;
cvta.to.local.u64 %rd1, %rd49;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB149_2;

BB149_1:
mul.wide.s32 %rd50, %r36, 8;
add.s64 %rd51, %rd2, %rd50;
ld.param.u64 %rd52, [%rd51];
add.s64 %rd53, %rd1, %rd50;
st.local.u64 [%rd53], %rd52;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 52;
@%p2 bra BB149_1;

BB149_2:
mov.u32 %r16, %nctaid.x;
cvt.u64.u32	%rd4, %r16;
add.s64 %rd54, %rd46, %rd4;
add.s64 %rd5, %rd54, -1;
and.b64 %rd55, %rd5, -4294967296;
setp.eq.s64	%p3, %rd55, 0;
@%p3 bra BB149_4;

div.u64 %rd147, %rd5, %rd4;
bra.uni BB149_5;

BB149_4:
cvt.u32.u64	%r17, %rd4;
cvt.u32.u64	%r18, %rd5;
div.u32 %r19, %r18, %r17;
cvt.u64.u32	%rd147, %r19;

BB149_5:
mov.u32 %r20, %ctaid.x;
cvt.u64.u32	%rd56, %r20;
mul.lo.s64 %rd57, %rd56, %rd147;
add.s32 %r21, %r20, 1;
cvt.u64.u32	%rd58, %r21;
mul.lo.s64 %rd59, %rd58, %rd147;
min.u64 %rd9, %rd59, %rd46;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd60, %r22;
add.s64 %rd157, %rd60, %rd57;
setp.ge.u64	%p4, %rd157, %rd9;
mov.u64 %rd179, %rd47;
@%p4 bra BB149_13;

ld.local.u32 %r23, [%rd1+408];
add.s32 %r3, %r23, -1;
ld.local.u64 %rd11, [%rd1+208];
ld.local.u64 %rd61, [%rd1];
cvta.to.global.u64 %rd12, %rd61;
mul.wide.s32 %rd62, %r23, 8;
add.s64 %rd13, %rd1, %rd62;
mov.u64 %rd180, %rd47;

BB149_7:
mov.u64 %rd150, %rd157;
mov.u64 %rd14, %rd150;
mov.u64 %rd148, %rd13;
mov.u64 %rd159, 0;
mov.u64 %rd160, %rd159;
setp.lt.s32	%p5, %r3, 1;
mov.u32 %r37, %r3;
mov.u64 %rd154, %rd14;
mov.u64 %rd155, %rd14;
@%p5 bra BB149_12;

BB149_8:
mov.u64 %rd18, %rd155;
mov.u32 %r4, %r37;
ld.local.u64 %rd20, [%rd148];
or.b64 %rd65, %rd18, %rd20;
and.b64 %rd66, %rd65, -4294967296;
setp.eq.s64	%p6, %rd66, 0;
@%p6 bra BB149_10;
bra.uni BB149_9;

BB149_10:
cvt.u32.u64	%r24, %rd20;
cvt.u32.u64	%r25, %rd18;
div.u32 %r26, %r25, %r24;
rem.u32 %r27, %r25, %r24;
cvt.u64.u32	%rd156, %r26;
cvt.u64.u32	%rd149, %r27;
bra.uni BB149_11;

BB149_9:
div.u64 %rd156, %rd18, %rd20;
rem.u64 %rd149, %rd18, %rd20;

BB149_11:
mov.u64 %rd25, %rd156;
ld.local.u64 %rd67, [%rd148+200];
mul.lo.s64 %rd68, %rd67, %rd149;
add.s64 %rd160, %rd68, %rd160;
add.s64 %rd148, %rd148, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p7, %r5, 0;
mov.u32 %r37, %r5;
mov.u64 %rd154, %rd25;
mov.u64 %rd155, %rd25;
mov.u64 %rd159, %rd160;
@%p7 bra BB149_8;

BB149_12:
mul.lo.s64 %rd69, %rd11, %rd154;
add.s64 %rd70, %rd69, %rd159;
add.s64 %rd71, %rd12, %rd70;
ld.global.s8 %rd72, [%rd71];
max.s64 %rd180, %rd180, %rd72;
mov.u32 %r28, %ntid.x;
cvt.u64.u32	%rd73, %r28;
add.s64 %rd157, %rd73, %rd14;
setp.lt.u64	%p8, %rd157, %rd9;
mov.u64 %rd164, %rd180;
mov.u64 %rd179, %rd164;
@%p8 bra BB149_7;

BB149_13:
mov.u64 %rd165, %rd179;
mov.u64 %rd33, %rd165;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p9, %r6, 0;
mov.u64 %rd174, %rd47;
@%p9 bra BB149_28;

mul.wide.u32 %rd74, %r22, 8;
mov.u64 %rd75, smemChar;
add.s64 %rd34, %rd75, %rd74;
setp.ge.u32	%p10, %r22, %r6;
@%p10 bra BB149_16;

st.shared.u64 [%rd34], %rd33;

BB149_16:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p11, %r7, %r6;
mov.u64 %rd176, %rd33;
@%p11 bra BB149_22;

div.u32 %r31, %r22, %r7;
setp.ne.s32	%p12, %r31, 0;
mov.u64 %rd166, %rd33;
mov.u64 %rd176, %rd166;
@%p12 bra BB149_22;

setp.lt.u32	%p13, %r22, %r6;
selp.b64	%rd177, %rd33, %rd47, %p13;
add.s32 %r38, %r7, %r22;
setp.ge.u32	%p14, %r38, %r6;
@%p14 bra BB149_21;

mov.u64 %rd178, %rd177;

BB149_20:
mul.wide.u32 %rd76, %r38, 8;
add.s64 %rd78, %rd75, %rd76;
ld.shared.u64 %rd79, [%rd78];
max.s64 %rd178, %rd178, %rd79;
add.s32 %r38, %r38, %r7;
setp.lt.u32	%p15, %r38, %r6;
mov.u64 %rd177, %rd178;
@%p15 bra BB149_20;

BB149_21:
mov.u64 %rd176, %rd177;
st.shared.u64 [%rd34], %rd176;

BB149_22:
mov.u64 %rd39, %rd176;
bar.sync 0;
setp.ne.s32	%p16, %r22, 0;
mov.u64 %rd174, %rd39;
@%p16 bra BB149_28;

setp.eq.s32	%p17, %r8, 32;
@%p17 bra BB149_27;
bra.uni BB149_24;

BB149_27:
ld.shared.u64 %rd83, [smemChar+8];
max.s64 %rd84, %rd39, %rd83;
ld.shared.u64 %rd85, [smemChar+16];
max.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+24];
max.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+32];
max.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+40];
max.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+48];
max.s64 %rd94, %rd92, %rd93;
ld.shared.u64 %rd95, [smemChar+56];
max.s64 %rd96, %rd94, %rd95;
ld.shared.u64 %rd97, [smemChar+64];
max.s64 %rd98, %rd96, %rd97;
ld.shared.u64 %rd99, [smemChar+72];
max.s64 %rd100, %rd98, %rd99;
ld.shared.u64 %rd101, [smemChar+80];
max.s64 %rd102, %rd100, %rd101;
ld.shared.u64 %rd103, [smemChar+88];
max.s64 %rd104, %rd102, %rd103;
ld.shared.u64 %rd105, [smemChar+96];
max.s64 %rd106, %rd104, %rd105;
ld.shared.u64 %rd107, [smemChar+104];
max.s64 %rd108, %rd106, %rd107;
ld.shared.u64 %rd109, [smemChar+112];
max.s64 %rd110, %rd108, %rd109;
ld.shared.u64 %rd111, [smemChar+120];
max.s64 %rd112, %rd110, %rd111;
ld.shared.u64 %rd113, [smemChar+128];
max.s64 %rd114, %rd112, %rd113;
ld.shared.u64 %rd115, [smemChar+136];
max.s64 %rd116, %rd114, %rd115;
ld.shared.u64 %rd117, [smemChar+144];
max.s64 %rd118, %rd116, %rd117;
ld.shared.u64 %rd119, [smemChar+152];
max.s64 %rd120, %rd118, %rd119;
ld.shared.u64 %rd121, [smemChar+160];
max.s64 %rd122, %rd120, %rd121;
ld.shared.u64 %rd123, [smemChar+168];
max.s64 %rd124, %rd122, %rd123;
ld.shared.u64 %rd125, [smemChar+176];
max.s64 %rd126, %rd124, %rd125;
ld.shared.u64 %rd127, [smemChar+184];
max.s64 %rd128, %rd126, %rd127;
ld.shared.u64 %rd129, [smemChar+192];
max.s64 %rd130, %rd128, %rd129;
ld.shared.u64 %rd131, [smemChar+200];
max.s64 %rd132, %rd130, %rd131;
ld.shared.u64 %rd133, [smemChar+208];
max.s64 %rd134, %rd132, %rd133;
ld.shared.u64 %rd135, [smemChar+216];
max.s64 %rd136, %rd134, %rd135;
ld.shared.u64 %rd137, [smemChar+224];
max.s64 %rd138, %rd136, %rd137;
ld.shared.u64 %rd139, [smemChar+232];
max.s64 %rd140, %rd138, %rd139;
ld.shared.u64 %rd141, [smemChar+240];
max.s64 %rd142, %rd140, %rd141;
ld.shared.u64 %rd143, [smemChar+248];
max.s64 %rd174, %rd142, %rd143;
bra.uni BB149_28;

BB149_24:
add.s64 %rd161, %rd75, 8;
mov.u32 %r39, 1;
setp.lt.u32	%p18, %r8, 2;
mov.u64 %rd172, %rd39;
mov.u64 %rd174, %rd172;
@%p18 bra BB149_28;

mov.u64 %rd175, %rd39;

BB149_26:
ld.shared.u64 %rd82, [%rd161];
max.s64 %rd175, %rd175, %rd82;
add.s64 %rd161, %rd161, 8;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p19, %r39, %r8;
mov.u64 %rd174, %rd175;
@%p19 bra BB149_26;

BB149_28:
setp.ne.s32	%p20, %r22, 0;
@%p20 bra BB149_30;

cvta.to.global.u64 %rd144, %rd48;
mul.wide.u32 %rd145, %r20, 8;
add.s64 %rd146, %rd144, %rd145;
st.global.u64 [%rd146], %rd174;

BB149_30:
ret;
}


.visible .entry _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9_(
.param .align 8 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0[416],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1,
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2,
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_3[1],
.param .align 1 .b8 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_4[1],
.param .u64 _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5
)
{
.local .align 8 .b8 __local_depot150[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b32 %r<33>;
.reg .b64 %rd<167>;


mov.u64 %rd166, __local_depot150;
cvta.local.u64 %SP, %rd166;
ld.param.u64 %rd41, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_1];
ld.param.u64 %rd42, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_2];
ld.param.u64 %rd43, [_Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_5];
mov.u64 %rd2, _Z15kernelReduceAllIamlN6thrust8identityIlEE9ReduceMaxIlELin1EEv10TensorInfoIT_T0_ES7_T1_T2_T3_PS9__param_0;
add.u64 %rd44, %SP, 0;
cvta.to.local.u64 %rd1, %rd44;
mov.u32 %r29, 0;
mov.pred %p1, 0;
@%p1 bra BB150_2;

BB150_1:
mul.wide.s32 %rd45, %r29, 8;
add.s64 %rd46, %rd2, %rd45;
ld.param.u64 %rd47, [%rd46];
add.s64 %rd48, %rd1, %rd45;
st.local.u64 [%rd48], %rd47;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p2, %r29, 52;
@%p2 bra BB150_1;

BB150_2:
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd142, %r16;
setp.ge.u64	%p3, %rd142, %rd41;
mov.u64 %rd164, %rd42;
@%p3 bra BB150_10;

ld.local.u32 %r17, [%rd1+408];
add.s32 %r3, %r17, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd49, [%rd1];
cvta.to.global.u64 %rd6, %rd49;
mul.wide.s32 %rd50, %r17, 8;
add.s64 %rd7, %rd1, %rd50;
mov.u64 %rd165, %rd42;

BB150_4:
mov.u64 %rd135, %rd142;
mov.u64 %rd8, %rd135;
mov.u64 %rd133, %rd7;
mov.u64 %rd144, 0;
mov.u64 %rd145, %rd144;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r30, %r3;
mov.u64 %rd139, %rd8;
mov.u64 %rd140, %rd8;
@%p4 bra BB150_9;

BB150_5:
mov.u64 %rd12, %rd140;
mov.u32 %r4, %r30;
ld.local.u64 %rd15, [%rd133];
or.b64 %rd53, %rd12, %rd15;
and.b64 %rd54, %rd53, -4294967296;
setp.eq.s64	%p5, %rd54, 0;
@%p5 bra BB150_7;
bra.uni BB150_6;

BB150_7:
cvt.u32.u64	%r18, %rd15;
cvt.u32.u64	%r19, %rd12;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd141, %r20;
cvt.u64.u32	%rd134, %r21;
bra.uni BB150_8;

BB150_6:
div.u64 %rd141, %rd12, %rd15;
rem.u64 %rd134, %rd12, %rd15;

BB150_8:
mov.u64 %rd20, %rd141;
ld.local.u64 %rd55, [%rd133+200];
mul.lo.s64 %rd56, %rd55, %rd134;
add.s64 %rd145, %rd56, %rd145;
add.s64 %rd133, %rd133, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r30, %r5;
mov.u64 %rd139, %rd20;
mov.u64 %rd140, %rd20;
mov.u64 %rd144, %rd145;
@%p6 bra BB150_5;

BB150_9:
mul.lo.s64 %rd57, %rd5, %rd139;
add.s64 %rd58, %rd57, %rd144;
add.s64 %rd59, %rd6, %rd58;
ld.global.s8 %rd60, [%rd59];
max.s64 %rd165, %rd165, %rd60;
mov.u32 %r22, %ntid.x;
cvt.u64.u32	%rd61, %r22;
add.s64 %rd142, %rd61, %rd8;
setp.lt.u64	%p7, %rd142, %rd41;
mov.u64 %rd149, %rd165;
mov.u64 %rd164, %rd149;
@%p7 bra BB150_4;

BB150_10:
mov.u64 %rd150, %rd164;
mov.u64 %rd28, %rd150;
mov.u32 %r6, %ntid.x;
setp.eq.s32	%p8, %r6, 0;
mov.u64 %rd159, %rd42;
@%p8 bra BB150_25;

mul.wide.u32 %rd62, %r16, 8;
mov.u64 %rd63, smemChar;
add.s64 %rd29, %rd63, %rd62;
setp.ge.u32	%p9, %r16, %r6;
@%p9 bra BB150_13;

st.shared.u64 [%rd29], %rd28;

BB150_13:
bar.sync 0;
mov.u32 %r7, WARP_SZ;
min.u32 %r8, %r6, %r7;
setp.ge.u32	%p10, %r7, %r6;
mov.u64 %rd161, %rd28;
@%p10 bra BB150_19;

div.u32 %r25, %r16, %r7;
setp.ne.s32	%p11, %r25, 0;
mov.u64 %rd151, %rd28;
mov.u64 %rd161, %rd151;
@%p11 bra BB150_19;

setp.lt.u32	%p12, %r16, %r6;
selp.b64	%rd162, %rd28, %rd42, %p12;
add.s32 %r31, %r7, %r16;
setp.ge.u32	%p13, %r31, %r6;
@%p13 bra BB150_18;

mov.u64 %rd163, %rd162;

BB150_17:
mul.wide.u32 %rd64, %r31, 8;
add.s64 %rd66, %rd63, %rd64;
ld.shared.u64 %rd67, [%rd66];
max.s64 %rd163, %rd163, %rd67;
add.s32 %r31, %r31, %r7;
setp.lt.u32	%p14, %r31, %r6;
mov.u64 %rd162, %rd163;
@%p14 bra BB150_17;

BB150_18:
mov.u64 %rd161, %rd162;
st.shared.u64 [%rd29], %rd161;

BB150_19:
mov.u64 %rd34, %rd161;
bar.sync 0;
setp.ne.s32	%p15, %r16, 0;
mov.u64 %rd159, %rd34;
@%p15 bra BB150_25;

setp.eq.s32	%p16, %r8, 32;
@%p16 bra BB150_24;
bra.uni BB150_21;

BB150_24:
ld.shared.u64 %rd71, [smemChar+8];
max.s64 %rd72, %rd34, %rd71;
ld.shared.u64 %rd73, [smemChar+16];
max.s64 %rd74, %rd72, %rd73;
ld.shared.u64 %rd75, [smemChar+24];
max.s64 %rd76, %rd74, %rd75;
ld.shared.u64 %rd77, [smemChar+32];
max.s64 %rd78, %rd76, %rd77;
ld.shared.u64 %rd79, [smemChar+40];
max.s64 %rd80, %rd78, %rd79;
ld.shared.u64 %rd81, [smemChar+48];
max.s64 %rd82, %rd80, %rd81;
ld.shared.u64 %rd83, [smemChar+56];
max.s64 %rd84, %rd82, %rd83;
ld.shared.u64 %rd85, [smemChar+64];
max.s64 %rd86, %rd84, %rd85;
ld.shared.u64 %rd87, [smemChar+72];
max.s64 %rd88, %rd86, %rd87;
ld.shared.u64 %rd89, [smemChar+80];
max.s64 %rd90, %rd88, %rd89;
ld.shared.u64 %rd91, [smemChar+88];
max.s64 %rd92, %rd90, %rd91;
ld.shared.u64 %rd93, [smemChar+96];
max.s64 %rd94, %rd92, %rd93;
ld.shared.u64 %rd95, [smemChar+104];
max.s64 %rd96, %rd94, %rd95;
ld.shared.u64 %rd97, [smemChar+112];
max.s64 %rd98, %rd96, %rd97;
ld.shared.u64 %rd99, [smemChar+120];
max.s64 %rd100, %rd98, %rd99;
ld.shared.u64 %rd101, [smemChar+128];
max.s64 %rd102, %rd100, %rd101;
ld.shared.u64 %rd103, [smemChar+136];
max.s64 %rd104, %rd102, %rd103;
ld.shared.u64 %rd105, [smemChar+144];
max.s64 %rd106, %rd104, %rd105;
ld.shared.u64 %rd107, [smemChar+152];
max.s64 %rd108, %rd106, %rd107;
ld.shared.u64 %rd109, [smemChar+160];
max.s64 %rd110, %rd108, %rd109;
ld.shared.u64 %rd111, [smemChar+168];
max.s64 %rd112, %rd110, %rd111;
ld.shared.u64 %rd113, [smemChar+176];
max.s64 %rd114, %rd112, %rd113;
ld.shared.u64 %rd115, [smemChar+184];
max.s64 %rd116, %rd114, %rd115;
ld.shared.u64 %rd117, [smemChar+192];
max.s64 %rd118, %rd116, %rd117;
ld.shared.u64 %rd119, [smemChar+200];
max.s64 %rd120, %rd118, %rd119;
ld.shared.u64 %rd121, [smemChar+208];
max.s64 %rd122, %rd120, %rd121;
ld.shared.u64 %rd123, [smemChar+216];
max.s64 %rd124, %rd122, %rd123;
ld.shared.u64 %rd125, [smemChar+224];
max.s64 %rd126, %rd124, %rd125;
ld.shared.u64 %rd127, [smemChar+232];
max.s64 %rd128, %rd126, %rd127;
ld.shared.u64 %rd129, [smemChar+240];
max.s64 %rd130, %rd128, %rd129;
ld.shared.u64 %rd131, [smemChar+248];
max.s64 %rd159, %rd130, %rd131;
bra.uni BB150_25;

BB150_21:
add.s64 %rd146, %rd63, 8;
mov.u32 %r32, 1;
setp.lt.u32	%p17, %r8, 2;
mov.u64 %rd157, %rd34;
mov.u64 %rd159, %rd157;
@%p17 bra BB150_25;

mov.u64 %rd160, %rd34;

BB150_23:
ld.shared.u64 %rd70, [%rd146];
max.s64 %rd160, %rd160, %rd70;
add.s64 %rd146, %rd146, 8;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p18, %r32, %r8;
mov.u64 %rd159, %rd160;
@%p18 bra BB150_23;

BB150_25:
setp.ne.s32	%p19, %r16, 0;
@%p19 bra BB150_27;

cvta.to.global.u64 %rd132, %rd43;
st.global.u64 [%rd132], %rd159;

BB150_27:
ret;
}


.visible .entry _Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1_(
.param .u64 _Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_0,
.param .u64 _Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_1,
.param .u64 _Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_2,
.param .u32 _Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_3,
.param .u32 _Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_4,
.param .align 8 .b8 _Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_5[16],
.param .align 1 .b8 _Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_6[1]
)
{
.reg .pred %p<23>;
.reg .b16 %rs<26>;
.reg .b32 %r<22>;
.reg .b64 %rd<60>;

	.shared .align 1 .b8 _Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1_$__cuda_local_var_256636_29_non_const_sbuf[544];

	.shared .align 8 .b8 _Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1_$__cuda_local_var_256637_33_non_const_ibuf[4352];

ld.param.u64 %rd9, [_Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_0];
ld.param.u64 %rd10, [_Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_1];
ld.param.u64 %rd11, [_Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_2];
ld.param.u32 %r9, [_Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_3];
ld.param.u32 %r10, [_Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_4];
ld.param.u64 %rd12, [_Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_5+8];
ld.param.u8 %rs5, [_Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_5];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p5, %r20, %r9;
@%p5 bra BB151_16;

cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r13, %tid.y;
mov.u16 %rs1, %rs5;
mov.u64 %rd2, %rd12;
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd13, %r3;
mul.wide.u32 %rd14, %r13, 17;
mov.u64 %rd15, _Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1_$__cuda_local_var_256636_29_non_const_sbuf;
add.s64 %rd16, %rd15, %rd14;
add.s64 %rd3, %rd16, %rd13;
mul.wide.u32 %rd17, %r13, 136;
mov.u64 %rd18, _Z38kernelTransformReduceInnermostDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1_$__cuda_local_var_256637_33_non_const_ibuf;
add.s64 %rd19, %rd18, %rd17;
mul.wide.u32 %rd20, %r3, 8;
add.s64 %rd4, %rd19, %rd20;
cvta.to.global.u64 %rd45, %rd9;
cvta.to.global.u64 %rd52, %rd10;

BB151_2:
add.s32 %r5, %r13, %r20;
setp.ge.u32	%p6, %r5, %r9;
mov.u16 %rs24, %rs1;
mov.u64 %rd58, %rd2;
@%p6 bra BB151_5;

mul.lo.s32 %r15, %r5, %r10;
cvt.u64.u32	%rd5, %r15;
setp.ge.u32	%p7, %r3, %r10;
mov.u32 %r21, %r3;
mov.u16 %rs24, %rs1;
mov.u16 %rs25, %rs1;
mov.u64 %rd58, %rd2;
mov.u64 %rd59, %rd2;
@%p7 bra BB151_5;

BB151_4:
mov.u64 %rd6, %rd59;
mov.u16 %rs2, %rs25;
mov.u32 %r6, %r21;
cvt.u64.u32	%rd21, %r6;
add.s64 %rd22, %rd21, %rd5;
add.s64 %rd23, %rd1, %rd22;
ld.global.s8 %rs6, [%rd23];
cvt.s16.s8 %rs7, %rs2;
setp.ge.s16	%p8, %rs7, %rs6;
selp.b16	%rs3, %rs2, %rs6, %p8;
selp.b64	%rd7, %rd6, %rd21, %p8;
add.s32 %r7, %r2, %r6;
setp.lt.u32	%p9, %r7, %r10;
mov.u32 %r21, %r7;
mov.u16 %rs24, %rs3;
mov.u16 %rs25, %rs3;
mov.u64 %rd58, %rd7;
mov.u64 %rd59, %rd7;
@%p9 bra BB151_4;

BB151_5:
st.shared.u8 [%rd3], %rs24;
st.shared.u64 [%rd4], %rd58;
bar.sync 0;
setp.lt.u32	%p10, %r3, 8;
setp.lt.u32	%p11, %r5, %r9;
and.pred %p12, %p11, %p10;
@!%p12 bra BB151_7;
bra.uni BB151_6;

BB151_6:
ld.shared.s8 %rs8, [%rd3];
ld.shared.s8 %rs9, [%rd3+8];
setp.ge.s16	%p13, %rs8, %rs9;
ld.shared.u64 %rd24, [%rd4+64];
ld.shared.u64 %rd25, [%rd4];
selp.b64	%rd26, %rd25, %rd24, %p13;
selp.b16	%rs10, %rs8, %rs9, %p13;
st.shared.u8 [%rd3], %rs10;
st.shared.u64 [%rd4], %rd26;

BB151_7:
bar.sync 0;
setp.lt.u32	%p14, %r3, 4;
and.pred %p15, %p11, %p14;
@!%p15 bra BB151_9;
bra.uni BB151_8;

BB151_8:
ld.shared.s8 %rs11, [%rd3];
ld.shared.s8 %rs12, [%rd3+4];
setp.ge.s16	%p16, %rs11, %rs12;
ld.shared.u64 %rd27, [%rd4+32];
ld.shared.u64 %rd28, [%rd4];
selp.b64	%rd29, %rd28, %rd27, %p16;
selp.b16	%rs13, %rs11, %rs12, %p16;
st.shared.u8 [%rd3], %rs13;
st.shared.u64 [%rd4], %rd29;

BB151_9:
bar.sync 0;
setp.lt.u32	%p17, %r3, 2;
and.pred %p18, %p11, %p17;
@!%p18 bra BB151_11;
bra.uni BB151_10;

BB151_10:
ld.shared.s8 %rs14, [%rd3];
ld.shared.s8 %rs15, [%rd3+2];
setp.ge.s16	%p19, %rs14, %rs15;
ld.shared.u64 %rd30, [%rd4+16];
ld.shared.u64 %rd31, [%rd4];
selp.b64	%rd32, %rd31, %rd30, %p19;
selp.b16	%rs16, %rs14, %rs15, %p19;
st.shared.u8 [%rd3], %rs16;
st.shared.u64 [%rd4], %rd32;

BB151_11:
bar.sync 0;
setp.eq.s32	%p20, %r3, 0;
and.pred %p4, %p11, %p20;
@!%p4 bra BB151_13;
bra.uni BB151_12;

BB151_12:
ld.shared.s8 %rs17, [%rd3];
ld.shared.s8 %rs18, [%rd16+1];
setp.ge.s16	%p21, %rs17, %rs18;
ld.shared.u64 %rd39, [%rd19+8];
ld.shared.u64 %rd40, [%rd4];
selp.b64	%rd41, %rd40, %rd39, %p21;
selp.b16	%rs19, %rs17, %rs18, %p21;
st.shared.u8 [%rd3], %rs19;
st.shared.u64 [%rd4], %rd41;

BB151_13:
bar.sync 0;
@!%p4 bra BB151_15;
bra.uni BB151_14;

BB151_14:
ld.shared.u8 %rs20, [%rd16];
cvt.u64.u32	%rd46, %r5;
add.s64 %rd47, %rd45, %rd46;
st.global.u8 [%rd47], %rs20;
ld.shared.u64 %rd51, [%rd19];
mul.wide.u32 %rd53, %r5, 8;
add.s64 %rd54, %rd52, %rd53;
st.global.u64 [%rd54], %rd51;

BB151_15:
bar.sync 0;
mov.u32 %r19, %nctaid.x;
mad.lo.s32 %r20, %r19, %r11, %r20;
setp.lt.u32	%p22, %r20, %r9;
@%p22 bra BB151_2;

BB151_16:
ret;
}


.visible .entry _Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1_(
.param .u64 _Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_0,
.param .u64 _Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_1,
.param .u64 _Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_2,
.param .u32 _Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_3,
.param .u32 _Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_4,
.param .u32 _Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_5,
.param .align 8 .b8 _Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_6[16],
.param .align 1 .b8 _Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_7[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<30>;
.reg .b64 %rd<32>;


ld.param.u64 %rd15, [_Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_0];
ld.param.u64 %rd16, [_Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_1];
ld.param.u64 %rd17, [_Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_2];
ld.param.u32 %r10, [_Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_3];
ld.param.u32 %r11, [_Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_4];
ld.param.u32 %r12, [_Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_5];
ld.param.u64 %rd18, [_Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_6+8];
ld.param.u8 %rs5, [_Z34kernelTransformReduceOuterDimIndexIal12MaxValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_6];
mov.u32 %r27, %ctaid.x;
setp.ge.u32	%p1, %r27, %r10;
@%p1 bra BB152_8;

cvta.to.global.u64 %rd1, %rd16;
cvta.to.global.u64 %rd2, %rd15;
cvta.to.global.u64 %rd3, %rd17;
mov.u32 %r13, %ntid.x;
mov.u16 %rs1, %rs5;
mov.u64 %rd4, %rd18;
mov.u32 %r14, %nctaid.y;
mul.lo.s32 %r2, %r14, %r13;
cvt.u64.u32	%rd5, %r11;

BB152_2:
mov.u32 %r15, %ctaid.y;
mov.u32 %r17, %tid.x;
mad.lo.s32 %r28, %r13, %r15, %r17;
setp.ge.u32	%p2, %r28, %r11;
@%p2 bra BB152_7;

mul.lo.s32 %r19, %r12, %r11;
mul.lo.s32 %r20, %r19, %r27;
cvt.u64.u32	%rd6, %r20;

BB152_4:
cvt.u64.u32	%rd20, %r28;
add.s64 %rd21, %rd20, %rd6;
add.s64 %rd27, %rd3, %rd21;
setp.eq.s32	%p3, %r12, 0;
mov.u32 %r29, 0;
mov.u64 %rd26, 0;
mov.u64 %rd30, %rd4;
mov.u64 %rd31, %rd4;
mov.u16 %rs10, %rs1;
mov.u16 %rs11, %rs1;
@%p3 bra BB152_6;

BB152_5:
mov.u16 %rs2, %rs11;
mov.u64 %rd10, %rd31;
ld.global.s8 %rs6, [%rd27];
cvt.s16.s8 %rs7, %rs2;
setp.ge.s16	%p4, %rs7, %rs6;
selp.b16	%rs3, %rs2, %rs6, %p4;
selp.b64	%rd11, %rd10, %rd26, %p4;
add.s64 %rd27, %rd27, %rd5;
add.s64 %rd26, %rd26, 1;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p5, %r29, %r12;
mov.u64 %rd30, %rd11;
mov.u64 %rd31, %rd11;
mov.u16 %rs10, %rs3;
mov.u16 %rs11, %rs3;
@%p5 bra BB152_5;

BB152_6:
mad.lo.s32 %r25, %r27, %r11, %r28;
cvt.u64.u32	%rd22, %r25;
add.s64 %rd23, %rd2, %rd22;
st.global.u8 [%rd23], %rs10;
mul.wide.u32 %rd24, %r25, 8;
add.s64 %rd25, %rd1, %rd24;
st.global.u64 [%rd25], %rd30;
add.s32 %r28, %r2, %r28;
setp.lt.u32	%p6, %r28, %r11;
@%p6 bra BB152_4;

BB152_7:
mov.u32 %r26, %nctaid.x;
add.s32 %r27, %r26, %r27;
setp.lt.u32	%p7, %r27, %r10;
@%p7 bra BB152_2;

BB152_8:
ret;
}


.visible .entry _Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1_(
.param .u64 _Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_0,
.param .u64 _Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_1,
.param .u64 _Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_2,
.param .u32 _Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_3,
.param .u32 _Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_4,
.param .align 8 .b8 _Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_5[16],
.param .align 1 .b8 _Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_6[1]
)
{
.reg .pred %p<23>;
.reg .b16 %rs<26>;
.reg .b32 %r<22>;
.reg .b64 %rd<60>;

	.shared .align 1 .b8 _Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1_$__cuda_local_var_256636_29_non_const_sbuf[544];

	.shared .align 8 .b8 _Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1_$__cuda_local_var_256637_33_non_const_ibuf[4352];

ld.param.u64 %rd9, [_Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_0];
ld.param.u64 %rd10, [_Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_1];
ld.param.u64 %rd11, [_Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_2];
ld.param.u32 %r9, [_Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_3];
ld.param.u32 %r10, [_Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_4];
ld.param.u64 %rd12, [_Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_5+8];
ld.param.u8 %rs5, [_Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1__param_5];
mov.u32 %r11, %ntid.y;
mov.u32 %r12, %ctaid.x;
mul.lo.s32 %r20, %r11, %r12;
setp.ge.u32	%p5, %r20, %r9;
@%p5 bra BB153_16;

cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r13, %tid.y;
mov.u16 %rs1, %rs5;
mov.u64 %rd2, %rd12;
mov.u32 %r2, %ntid.x;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd13, %r3;
mul.wide.u32 %rd14, %r13, 17;
mov.u64 %rd15, _Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1_$__cuda_local_var_256636_29_non_const_sbuf;
add.s64 %rd16, %rd15, %rd14;
add.s64 %rd3, %rd16, %rd13;
mul.wide.u32 %rd17, %r13, 136;
mov.u64 %rd18, _Z38kernelTransformReduceInnermostDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjN6thrust4pairIS2_S4_EET1_$__cuda_local_var_256637_33_non_const_ibuf;
add.s64 %rd19, %rd18, %rd17;
mul.wide.u32 %rd20, %r3, 8;
add.s64 %rd4, %rd19, %rd20;
cvta.to.global.u64 %rd45, %rd9;
cvta.to.global.u64 %rd52, %rd10;

BB153_2:
add.s32 %r5, %r13, %r20;
setp.ge.u32	%p6, %r5, %r9;
mov.u16 %rs24, %rs1;
mov.u64 %rd58, %rd2;
@%p6 bra BB153_5;

mul.lo.s32 %r15, %r5, %r10;
cvt.u64.u32	%rd5, %r15;
setp.ge.u32	%p7, %r3, %r10;
mov.u32 %r21, %r3;
mov.u16 %rs24, %rs1;
mov.u16 %rs25, %rs1;
mov.u64 %rd58, %rd2;
mov.u64 %rd59, %rd2;
@%p7 bra BB153_5;

BB153_4:
mov.u64 %rd6, %rd59;
mov.u16 %rs2, %rs25;
mov.u32 %r6, %r21;
cvt.u64.u32	%rd21, %r6;
add.s64 %rd22, %rd21, %rd5;
add.s64 %rd23, %rd1, %rd22;
ld.global.s8 %rs6, [%rd23];
cvt.s16.s8 %rs7, %rs2;
setp.le.s16	%p8, %rs7, %rs6;
selp.b16	%rs3, %rs2, %rs6, %p8;
selp.b64	%rd7, %rd6, %rd21, %p8;
add.s32 %r7, %r2, %r6;
setp.lt.u32	%p9, %r7, %r10;
mov.u32 %r21, %r7;
mov.u16 %rs24, %rs3;
mov.u16 %rs25, %rs3;
mov.u64 %rd58, %rd7;
mov.u64 %rd59, %rd7;
@%p9 bra BB153_4;

BB153_5:
st.shared.u8 [%rd3], %rs24;
st.shared.u64 [%rd4], %rd58;
bar.sync 0;
setp.lt.u32	%p10, %r3, 8;
setp.lt.u32	%p11, %r5, %r9;
and.pred %p12, %p11, %p10;
@!%p12 bra BB153_7;
bra.uni BB153_6;

BB153_6:
ld.shared.s8 %rs8, [%rd3];
ld.shared.s8 %rs9, [%rd3+8];
setp.le.s16	%p13, %rs8, %rs9;
ld.shared.u64 %rd24, [%rd4+64];
ld.shared.u64 %rd25, [%rd4];
selp.b64	%rd26, %rd25, %rd24, %p13;
selp.b16	%rs10, %rs8, %rs9, %p13;
st.shared.u8 [%rd3], %rs10;
st.shared.u64 [%rd4], %rd26;

BB153_7:
bar.sync 0;
setp.lt.u32	%p14, %r3, 4;
and.pred %p15, %p11, %p14;
@!%p15 bra BB153_9;
bra.uni BB153_8;

BB153_8:
ld.shared.s8 %rs11, [%rd3];
ld.shared.s8 %rs12, [%rd3+4];
setp.le.s16	%p16, %rs11, %rs12;
ld.shared.u64 %rd27, [%rd4+32];
ld.shared.u64 %rd28, [%rd4];
selp.b64	%rd29, %rd28, %rd27, %p16;
selp.b16	%rs13, %rs11, %rs12, %p16;
st.shared.u8 [%rd3], %rs13;
st.shared.u64 [%rd4], %rd29;

BB153_9:
bar.sync 0;
setp.lt.u32	%p17, %r3, 2;
and.pred %p18, %p11, %p17;
@!%p18 bra BB153_11;
bra.uni BB153_10;

BB153_10:
ld.shared.s8 %rs14, [%rd3];
ld.shared.s8 %rs15, [%rd3+2];
setp.le.s16	%p19, %rs14, %rs15;
ld.shared.u64 %rd30, [%rd4+16];
ld.shared.u64 %rd31, [%rd4];
selp.b64	%rd32, %rd31, %rd30, %p19;
selp.b16	%rs16, %rs14, %rs15, %p19;
st.shared.u8 [%rd3], %rs16;
st.shared.u64 [%rd4], %rd32;

BB153_11:
bar.sync 0;
setp.eq.s32	%p20, %r3, 0;
and.pred %p4, %p11, %p20;
@!%p4 bra BB153_13;
bra.uni BB153_12;

BB153_12:
ld.shared.s8 %rs17, [%rd3];
ld.shared.s8 %rs18, [%rd16+1];
setp.le.s16	%p21, %rs17, %rs18;
ld.shared.u64 %rd39, [%rd19+8];
ld.shared.u64 %rd40, [%rd4];
selp.b64	%rd41, %rd40, %rd39, %p21;
selp.b16	%rs19, %rs17, %rs18, %p21;
st.shared.u8 [%rd3], %rs19;
st.shared.u64 [%rd4], %rd41;

BB153_13:
bar.sync 0;
@!%p4 bra BB153_15;
bra.uni BB153_14;

BB153_14:
ld.shared.u8 %rs20, [%rd16];
cvt.u64.u32	%rd46, %r5;
add.s64 %rd47, %rd45, %rd46;
st.global.u8 [%rd47], %rs20;
ld.shared.u64 %rd51, [%rd19];
mul.wide.u32 %rd53, %r5, 8;
add.s64 %rd54, %rd52, %rd53;
st.global.u64 [%rd54], %rd51;

BB153_15:
bar.sync 0;
mov.u32 %r19, %nctaid.x;
mad.lo.s32 %r20, %r19, %r11, %r20;
setp.lt.u32	%p22, %r20, %r9;
@%p22 bra BB153_2;

BB153_16:
ret;
}


.visible .entry _Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1_(
.param .u64 _Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_0,
.param .u64 _Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_1,
.param .u64 _Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_2,
.param .u32 _Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_3,
.param .u32 _Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_4,
.param .u32 _Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_5,
.param .align 8 .b8 _Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_6[16],
.param .align 1 .b8 _Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_7[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<30>;
.reg .b64 %rd<32>;


ld.param.u64 %rd15, [_Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_0];
ld.param.u64 %rd16, [_Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_1];
ld.param.u64 %rd17, [_Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_2];
ld.param.u32 %r10, [_Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_3];
ld.param.u32 %r11, [_Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_4];
ld.param.u32 %r12, [_Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_5];
ld.param.u64 %rd18, [_Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_6+8];
ld.param.u8 %rs5, [_Z34kernelTransformReduceOuterDimIndexIal12MinValuePairIalEEvPT_PT0_S3_jjjN6thrust4pairIS2_S4_EET1__param_6];
mov.u32 %r27, %ctaid.x;
setp.ge.u32	%p1, %r27, %r10;
@%p1 bra BB154_8;

cvta.to.global.u64 %rd1, %rd16;
cvta.to.global.u64 %rd2, %rd15;
cvta.to.global.u64 %rd3, %rd17;
mov.u32 %r13, %ntid.x;
mov.u16 %rs1, %rs5;
mov.u64 %rd4, %rd18;
mov.u32 %r14, %nctaid.y;
mul.lo.s32 %r2, %r14, %r13;
cvt.u64.u32	%rd5, %r11;

BB154_2:
mov.u32 %r15, %ctaid.y;
mov.u32 %r17, %tid.x;
mad.lo.s32 %r28, %r13, %r15, %r17;
setp.ge.u32	%p2, %r28, %r11;
@%p2 bra BB154_7;

mul.lo.s32 %r19, %r12, %r11;
mul.lo.s32 %r20, %r19, %r27;
cvt.u64.u32	%rd6, %r20;

BB154_4:
cvt.u64.u32	%rd20, %r28;
add.s64 %rd21, %rd20, %rd6;
add.s64 %rd27, %rd3, %rd21;
setp.eq.s32	%p3, %r12, 0;
mov.u32 %r29, 0;
mov.u64 %rd26, 0;
mov.u64 %rd30, %rd4;
mov.u64 %rd31, %rd4;
mov.u16 %rs10, %rs1;
mov.u16 %rs11, %rs1;
@%p3 bra BB154_6;

BB154_5:
mov.u16 %rs2, %rs11;
mov.u64 %rd10, %rd31;
ld.global.s8 %rs6, [%rd27];
cvt.s16.s8 %rs7, %rs2;
setp.le.s16	%p4, %rs7, %rs6;
selp.b16	%rs3, %rs2, %rs6, %p4;
selp.b64	%rd11, %rd10, %rd26, %p4;
add.s64 %rd27, %rd27, %rd5;
add.s64 %rd26, %rd26, 1;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p5, %r29, %r12;
mov.u64 %rd30, %rd11;
mov.u64 %rd31, %rd11;
mov.u16 %rs10, %rs3;
mov.u16 %rs11, %rs3;
@%p5 bra BB154_5;

BB154_6:
mad.lo.s32 %r25, %r27, %r11, %r28;
cvt.u64.u32	%rd22, %r25;
add.s64 %rd23, %rd2, %rd22;
st.global.u8 [%rd23], %rs10;
mul.wide.u32 %rd24, %r25, 8;
add.s64 %rd25, %rd1, %rd24;
st.global.u64 [%rd25], %rd30;
add.s32 %r28, %r2, %r28;
setp.lt.u32	%p6, %r28, %r11;
@%p6 bra BB154_4;

BB154_7:
mov.u32 %r26, %nctaid.x;
add.s32 %r27, %r26, %r27;
setp.lt.u32	%p7, %r27, %r10;
@%p7 bra BB154_2;

BB154_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


