// Seed: 3777194101
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output wire id_2,
    output wor  id_3,
    output tri0 id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output supply0 id_0
    , id_24,
    output supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output uwire id_7,
    input uwire id_8,
    output tri id_9,
    output wor id_10,
    input wand id_11,
    input supply0 id_12,
    output wor id_13,
    output wand id_14,
    input supply1 id_15,
    input tri1 id_16,
    input uwire id_17,
    output supply1 id_18,
    output tri0 id_19,
    output supply0 id_20,
    output wire id_21,
    input tri1 id_22
);
  assign id_6 = 1;
  module_0(
      id_2, id_4, id_13, id_13, id_19
  );
endmodule
