#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe9a4e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe9a670 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xeaad90 .functor NOT 1, L_0xed6d30, C4<0>, C4<0>, C4<0>;
L_0xed6630 .functor XOR 5, L_0xed6a40, L_0xed6ae0, C4<00000>, C4<00000>;
L_0xed6c20 .functor XOR 5, L_0xed6630, L_0xed6b80, C4<00000>, C4<00000>;
v0xed31d0_0 .net *"_ivl_10", 4 0, L_0xed6b80;  1 drivers
v0xed32d0_0 .net *"_ivl_12", 4 0, L_0xed6c20;  1 drivers
v0xed33b0_0 .net *"_ivl_2", 4 0, L_0xed69a0;  1 drivers
v0xed3470_0 .net *"_ivl_4", 4 0, L_0xed6a40;  1 drivers
v0xed3550_0 .net *"_ivl_6", 4 0, L_0xed6ae0;  1 drivers
v0xed3680_0 .net *"_ivl_8", 4 0, L_0xed6630;  1 drivers
v0xed3760_0 .var "clk", 0 0;
v0xed3800_0 .net "in", 0 0, v0xed11c0_0;  1 drivers
v0xed38a0_0 .net "next_state_dut", 3 0, L_0xed63b0;  1 drivers
v0xed3940_0 .net "next_state_ref", 3 0, L_0xed4e40;  1 drivers
v0xed39e0_0 .net "out_dut", 0 0, L_0xed6830;  1 drivers
v0xed3ab0_0 .net "out_ref", 0 0, L_0xed5280;  1 drivers
v0xed3b80_0 .net "state", 3 0, v0xed1360_0;  1 drivers
v0xed3c20_0 .var/2u "stats1", 223 0;
v0xed3cc0_0 .var/2u "strobe", 0 0;
v0xed3d80_0 .net "tb_match", 0 0, L_0xed6d30;  1 drivers
v0xed3e50_0 .net "tb_mismatch", 0 0, L_0xeaad90;  1 drivers
L_0xed69a0 .concat [ 1 4 0 0], L_0xed5280, L_0xed4e40;
L_0xed6a40 .concat [ 1 4 0 0], L_0xed5280, L_0xed4e40;
L_0xed6ae0 .concat [ 1 4 0 0], L_0xed6830, L_0xed63b0;
L_0xed6b80 .concat [ 1 4 0 0], L_0xed5280, L_0xed4e40;
L_0xed6d30 .cmp/eeq 5, L_0xed69a0, L_0xed6c20;
S_0xe9a800 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xe9a670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0xe86d80 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xe86dc0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xe86e00 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xe86e40 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0xe84fb0 .functor OR 1, L_0xed4050, L_0xed40f0, C4<0>, C4<0>;
L_0xe9b1b0 .functor NOT 1, v0xed11c0_0, C4<0>, C4<0>, C4<0>;
L_0xeacec0 .functor AND 1, L_0xe84fb0, L_0xe9b1b0, C4<1>, C4<1>;
L_0xed44b0 .functor OR 1, L_0xed4340, L_0xed43e0, C4<0>, C4<0>;
L_0xed47d0 .functor OR 1, L_0xed44b0, L_0xed4620, C4<0>, C4<0>;
L_0xed48e0 .functor AND 1, L_0xed47d0, v0xed11c0_0, C4<1>, C4<1>;
L_0xed4b60 .functor OR 1, L_0xed49e0, L_0xed4ac0, C4<0>, C4<0>;
L_0xed4c70 .functor NOT 1, v0xed11c0_0, C4<0>, C4<0>, C4<0>;
L_0xed4d30 .functor AND 1, L_0xed4b60, L_0xed4c70, C4<1>, C4<1>;
L_0xed5110 .functor AND 1, L_0xed5070, v0xed11c0_0, C4<1>, C4<1>;
v0xeaaf00_0 .net *"_ivl_10", 0 0, L_0xeacec0;  1 drivers
v0xeaafa0_0 .net *"_ivl_15", 0 0, L_0xed4340;  1 drivers
v0xe850c0_0 .net *"_ivl_17", 0 0, L_0xed43e0;  1 drivers
v0xe85190_0 .net *"_ivl_18", 0 0, L_0xed44b0;  1 drivers
v0xecfc40_0 .net *"_ivl_21", 0 0, L_0xed4620;  1 drivers
v0xecfd70_0 .net *"_ivl_22", 0 0, L_0xed47d0;  1 drivers
v0xecfe50_0 .net *"_ivl_24", 0 0, L_0xed48e0;  1 drivers
v0xecff30_0 .net *"_ivl_29", 0 0, L_0xed49e0;  1 drivers
v0xed0010_0 .net *"_ivl_3", 0 0, L_0xed4050;  1 drivers
v0xed0180_0 .net *"_ivl_31", 0 0, L_0xed4ac0;  1 drivers
v0xed0260_0 .net *"_ivl_32", 0 0, L_0xed4b60;  1 drivers
v0xed0340_0 .net *"_ivl_34", 0 0, L_0xed4c70;  1 drivers
v0xed0420_0 .net *"_ivl_36", 0 0, L_0xed4d30;  1 drivers
v0xed0500_0 .net *"_ivl_42", 0 0, L_0xed5070;  1 drivers
v0xed05e0_0 .net *"_ivl_43", 0 0, L_0xed5110;  1 drivers
v0xed06c0_0 .net *"_ivl_5", 0 0, L_0xed40f0;  1 drivers
v0xed07a0_0 .net *"_ivl_6", 0 0, L_0xe84fb0;  1 drivers
v0xed0990_0 .net *"_ivl_8", 0 0, L_0xe9b1b0;  1 drivers
v0xed0a70_0 .net "in", 0 0, v0xed11c0_0;  alias, 1 drivers
v0xed0b30_0 .net "next_state", 3 0, L_0xed4e40;  alias, 1 drivers
v0xed0c10_0 .net "out", 0 0, L_0xed5280;  alias, 1 drivers
v0xed0cd0_0 .net "state", 3 0, v0xed1360_0;  alias, 1 drivers
L_0xed4050 .part v0xed1360_0, 0, 1;
L_0xed40f0 .part v0xed1360_0, 2, 1;
L_0xed4340 .part v0xed1360_0, 0, 1;
L_0xed43e0 .part v0xed1360_0, 1, 1;
L_0xed4620 .part v0xed1360_0, 3, 1;
L_0xed49e0 .part v0xed1360_0, 1, 1;
L_0xed4ac0 .part v0xed1360_0, 3, 1;
L_0xed4e40 .concat8 [ 1 1 1 1], L_0xeacec0, L_0xed48e0, L_0xed4d30, L_0xed5110;
L_0xed5070 .part v0xed1360_0, 2, 1;
L_0xed5280 .part v0xed1360_0, 3, 1;
S_0xed0e30 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0xe9a670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0xed1000_0 .net "clk", 0 0, v0xed3760_0;  1 drivers
v0xed10e0_0 .var/2s "errored1", 31 0;
v0xed11c0_0 .var "in", 0 0;
v0xed12c0_0 .var/2s "onehot_error", 31 0;
v0xed1360_0 .var "state", 3 0;
v0xed1470_0 .net "tb_match", 0 0, L_0xed6d30;  alias, 1 drivers
E_0xe93c60/0 .event negedge, v0xed1000_0;
E_0xe93c60/1 .event posedge, v0xed1000_0;
E_0xe93c60 .event/or E_0xe93c60/0, E_0xe93c60/1;
S_0xed15c0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xe9a670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0xed54c0 .functor OR 1, L_0xed5380, L_0xed5420, C4<0>, C4<0>;
L_0xed5b50 .functor OR 1, L_0xed57d0, L_0xed58a0, C4<0>, C4<0>;
L_0xed5d40 .functor OR 1, L_0xed5b50, L_0xed5c60, C4<0>, C4<0>;
L_0xed6120 .functor OR 1, L_0xed5f90, L_0xed6080, C4<0>, C4<0>;
v0xed1860_0 .net *"_ivl_10", 0 0, L_0xed5580;  1 drivers
v0xed1940_0 .net *"_ivl_15", 0 0, L_0xed57d0;  1 drivers
v0xed1a20_0 .net *"_ivl_17", 0 0, L_0xed58a0;  1 drivers
v0xed1b10_0 .net *"_ivl_18", 0 0, L_0xed5b50;  1 drivers
L_0x7f916809f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xed1bf0_0 .net/2u *"_ivl_2", 0 0, L_0x7f916809f018;  1 drivers
v0xed1d20_0 .net *"_ivl_21", 0 0, L_0xed5c60;  1 drivers
v0xed1e00_0 .net *"_ivl_22", 0 0, L_0xed5d40;  1 drivers
L_0x7f916809f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xed1ee0_0 .net/2u *"_ivl_24", 0 0, L_0x7f916809f060;  1 drivers
v0xed1fc0_0 .net *"_ivl_26", 0 0, L_0xed5e50;  1 drivers
L_0x7f916809f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xed2130_0 .net/2u *"_ivl_30", 0 0, L_0x7f916809f0a8;  1 drivers
v0xed2210_0 .net *"_ivl_33", 0 0, L_0xed5f90;  1 drivers
v0xed22f0_0 .net *"_ivl_35", 0 0, L_0xed6080;  1 drivers
v0xed23d0_0 .net *"_ivl_36", 0 0, L_0xed6120;  1 drivers
v0xed24b0_0 .net *"_ivl_38", 0 0, L_0xed6260;  1 drivers
v0xed2590_0 .net *"_ivl_44", 0 0, L_0xed6590;  1 drivers
L_0x7f916809f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xed2670_0 .net/2u *"_ivl_45", 0 0, L_0x7f916809f0f0;  1 drivers
v0xed2750_0 .net *"_ivl_47", 0 0, L_0xed66a0;  1 drivers
v0xed2940_0 .net *"_ivl_5", 0 0, L_0xed5380;  1 drivers
v0xed2a20_0 .net *"_ivl_7", 0 0, L_0xed5420;  1 drivers
v0xed2b00_0 .net *"_ivl_8", 0 0, L_0xed54c0;  1 drivers
v0xed2be0_0 .net "in", 0 0, v0xed11c0_0;  alias, 1 drivers
v0xed2c80_0 .net "next_state", 3 0, L_0xed63b0;  alias, 1 drivers
v0xed2d60_0 .net "out", 0 0, L_0xed6830;  alias, 1 drivers
v0xed2e20_0 .net "state", 3 0, v0xed1360_0;  alias, 1 drivers
L_0xed5380 .part v0xed1360_0, 0, 1;
L_0xed5420 .part v0xed1360_0, 2, 1;
L_0xed5580 .functor MUXZ 1, L_0xed54c0, L_0x7f916809f018, v0xed11c0_0, C4<>;
L_0xed57d0 .part v0xed1360_0, 0, 1;
L_0xed58a0 .part v0xed1360_0, 1, 1;
L_0xed5c60 .part v0xed1360_0, 3, 1;
L_0xed5e50 .functor MUXZ 1, L_0x7f916809f060, L_0xed5d40, v0xed11c0_0, C4<>;
L_0xed5f90 .part v0xed1360_0, 1, 1;
L_0xed6080 .part v0xed1360_0, 3, 1;
L_0xed6260 .functor MUXZ 1, L_0xed6120, L_0x7f916809f0a8, v0xed11c0_0, C4<>;
L_0xed63b0 .concat8 [ 1 1 1 1], L_0xed5580, L_0xed5e50, L_0xed6260, L_0xed66a0;
L_0xed6590 .part v0xed1360_0, 2, 1;
L_0xed66a0 .functor MUXZ 1, L_0x7f916809f0f0, L_0xed6590, v0xed11c0_0, C4<>;
L_0xed6830 .part v0xed1360_0, 3, 1;
S_0xed2fb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xe9a670;
 .timescale -12 -12;
E_0xe93f20 .event anyedge, v0xed3cc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xed3cc0_0;
    %nor/r;
    %assign/vec4 v0xed3cc0_0, 0;
    %wait E_0xe93f20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xed0e30;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xed10e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xed12c0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xed0e30;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe93c60;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xed1360_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xed11c0_0, 0;
    %load/vec4 v0xed1470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed12c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xed12c0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xed10e0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe93c60;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xed1360_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xed11c0_0, 0;
    %load/vec4 v0xed1470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed10e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xed10e0_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xed12c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0xed10e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0xed12c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xed10e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xe9a670;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed3760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed3cc0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe9a670;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xed3760_0;
    %inv;
    %store/vec4 v0xed3760_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xe9a670;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xed1000_0, v0xed3e50_0, v0xed3800_0, v0xed3b80_0, v0xed3940_0, v0xed38a0_0, v0xed3ab0_0, v0xed39e0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe9a670;
T_6 ;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_6.1 ;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.3 ;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xe9a670;
T_7 ;
    %wait E_0xe93c60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed3c20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed3c20_0, 4, 32;
    %load/vec4 v0xed3d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed3c20_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed3c20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed3c20_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xed3940_0;
    %load/vec4 v0xed3940_0;
    %load/vec4 v0xed38a0_0;
    %xor;
    %load/vec4 v0xed3940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed3c20_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed3c20_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xed3ab0_0;
    %load/vec4 v0xed3ab0_0;
    %load/vec4 v0xed39e0_0;
    %xor;
    %load/vec4 v0xed3ab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed3c20_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xed3c20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed3c20_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/fsm3onehot/iter0/response19/top_module.sv";
