$date
	Sat May 17 16:42:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Stage1_tb $end
$var wire 1 ! tb_c $end
$var reg 1 " tb_a $end
$var reg 1 # tb_b $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#20000
1#
#30000
1"
0#
#40000
1!
1#
#50000
