/*
 * Copyright (C) 2012 Spreadtrum Communications Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __ASM_ARM_ARCH_PINMAP_H
#define __ASM_ARM_ARCH_PINMAP_H

#include <linux/types.h>

typedef struct {
	uint32_t reg;
	uint32_t val;
} pinmap_t;

#define CTL_PIN_BASE			( SPRD_CPC_BASE )

/* registers definitions for controller CTL_PIN
   this is offset address, the real address should be REG_PIN_* + CTRL_PIN_BASE.
 */
/* registers definitions for controller CTL_PIN
   this is offset address, the real address should be REG_PIN_* + CTRL_PIN_BASE.
 */
#ifdef CONFIG_ARCH_SC7710
#define REG_PIN_CTRL_REG0            ( 0x0000 )
#define REG_PIN_CTRL_REG1            ( 0x0004 )
#define REG_PIN_CTRL_REG2            ( 0x0008 )
#define REG_PIN_CTRL_REG3            ( 0x000c )
#define REG_PIN_CTRL_REG4            ( 0x0010 )
#define REG_PIN_CTRL_REG5            ( 0x0014 )
#define REG_PIN_CTRL_REG6            ( 0x0018 )
#define REG_PIN_CTRL_REG7            ( 0x001c )
#define REG_PIN_ADI_D                   ( 0x0020 )
#define REG_PIN_ADI_SCLK                ( 0x0024 )
#define REG_PIN_ADI_SYNC                ( 0x0028 )
#define REG_PIN_ANA_INT                 ( 0x002C )
#define REG_PIN_ANA_INT_CP              ( 0x0030 )
#define REG_PIN_CHIP_SLEEP_AP           ( 0x0034 )
#define REG_PIN_CLK_26M                 ( 0x0038 )
#define REG_PIN_CLK_32K                 ( 0x003C )
#define REG_PIN_COM_RX_DI0              ( 0x0040 )
#define REG_PIN_COM_RX_DI1              ( 0x0044 )
#define REG_PIN_COM_RX_DQ0              ( 0x0048 )
#define REG_PIN_COM_RX_DQ1              ( 0x004C )
#define REG_PIN_COM_TX_APCD             ( 0x0050 )
#define REG_PIN_COM_TX_DI0              ( 0x0054 )
#define REG_PIN_COM_TX_DI1              ( 0x0058 )
#define REG_PIN_COM_TX_DQ0              ( 0x005C )
#define REG_PIN_COM_TX_DQ1              ( 0x0060 )
#define REG_PIN_COM_TX_SCLK             ( 0x0064 )
#define REG_PIN_COM_TX_SYNC             ( 0x0068 )
#define REG_PIN_GSM_RXPD                ( 0x006C )
#define REG_PIN_GSM_TXPD                ( 0x0070 )
#define REG_PIN_IF_SPR                  ( 0x0074 )
#define REG_PIN_PTEST                   ( 0x0078 )
#define REG_PIN_AUD_SCLK                ( 0x007C )
#define REG_PIN_AUD_ADD0                ( 0x0080 )
#define REG_PIN_AUD_ADSYNC              ( 0x0084 )
#define REG_PIN_AUD_DAD0                ( 0x0088 )
#define REG_PIN_AUD_DAD1                ( 0x008C )
#define REG_PIN_AUD_DASYNC              ( 0x0090 )
#define REG_PIN_XTL_BUF_EN              ( 0x0094 )
#define REG_PIN_CLK_AUX0                ( 0x0098 )
#define REG_PIN_CCIRCK0                 ( 0x009C )
#define REG_PIN_CCIRCK1                 ( 0x00A0 )
#define REG_PIN_CCIRD0                  ( 0x00A4 )
#define REG_PIN_CCIRD1                  ( 0x00A8 )
#define REG_PIN_CCIRD2                  ( 0x00AC )
#define REG_PIN_CCIRD3                  ( 0x00B0 )
#define REG_PIN_CCIRD4                  ( 0x00B4 )
#define REG_PIN_CCIRD5                  ( 0x00B8 )
#define REG_PIN_CCIRD6                  ( 0x00BC )
#define REG_PIN_CCIRD7                  ( 0x00C0 )
#define REG_PIN_CCIRHS                  ( 0x00C4 )
#define REG_PIN_CCIRMCLK                ( 0x00C8 )
#define REG_PIN_CCIRPD0                 ( 0x00CC )
#define REG_PIN_CCIRPD1                 ( 0x00D0 )
#define REG_PIN_CCIRRST                 ( 0x00D4 )
#define REG_PIN_CCIRVS                  ( 0x00D8 )
#define REG_PIN_CP_CLKDMMEM             ( 0x00DC )
#define REG_PIN_CP_CLKDPMEM             ( 0x00E0 )
#define REG_PIN_CP_EMA0                 ( 0x00E4 )
#define REG_PIN_CP_EMA1                 ( 0x00E8 )
#define REG_PIN_CP_EMA2                 ( 0x00EC )
#define REG_PIN_CP_EMA3                 ( 0x00F0 )
#define REG_PIN_CP_EMA4                 ( 0x00F4 )
#define REG_PIN_CP_EMA5                 ( 0x00F8 )
#define REG_PIN_CP_EMA6                 ( 0x00FC )
#define REG_PIN_CP_EMA7                 ( 0x0100 )
#define REG_PIN_CP_EMA8                 ( 0x0104 )
#define REG_PIN_CP_EMA9                 ( 0x0108 )
#define REG_PIN_CP_EMA10                ( 0x010C )
#define REG_PIN_CP_EMA11                ( 0x0110 )
#define REG_PIN_CP_EMA12                ( 0x0114 )
#define REG_PIN_CP_EMA13                ( 0x0118 )
#define REG_PIN_CP_EMBA0                ( 0x011C )
#define REG_PIN_CP_EMBA1                ( 0x0120 )
#define REG_PIN_CP_EMCAS_N              ( 0x0124 )
#define REG_PIN_CP_EMCKE0               ( 0x0128 )
#define REG_PIN_CP_EMCS_N0              ( 0x012C )
#define REG_PIN_CP_EMDQM0               ( 0x0130 )
#define REG_PIN_CP_EMDQM1               ( 0x0134 )
#define REG_PIN_CP_EMDQM2               ( 0x0138 )
#define REG_PIN_CP_EMDQM3               ( 0x013C )
#define REG_PIN_CP_EMDQS0               ( 0x0140 )
#define REG_PIN_CP_EMDQS1               ( 0x0144 )
#define REG_PIN_CP_EMDQS2               ( 0x0148 )
#define REG_PIN_CP_EMDQS3               ( 0x014C )
#define REG_PIN_CP_EMD0                 ( 0x0150 )
#define REG_PIN_CP_EMD1                 ( 0x0154 )
#define REG_PIN_CP_EMD2                 ( 0x0158 )
#define REG_PIN_CP_EMD3                 ( 0x015C )
#define REG_PIN_CP_EMD4                 ( 0x0160 )
#define REG_PIN_CP_EMD5                 ( 0x0164 )
#define REG_PIN_CP_EMD6                 ( 0x0168 )
#define REG_PIN_CP_EMD7                 ( 0x016C )
#define REG_PIN_CP_EMD8                 ( 0x0170 )
#define REG_PIN_CP_EMD9                 ( 0x0174 )
#define REG_PIN_CP_EMD10                ( 0x0178 )
#define REG_PIN_CP_EMD11                ( 0x017C )
#define REG_PIN_CP_EMD12                ( 0x0180 )
#define REG_PIN_CP_EMD13                ( 0x0184 )
#define REG_PIN_CP_EMD14                ( 0x0188 )
#define REG_PIN_CP_EMD15                ( 0x018C )
#define REG_PIN_CP_EMD16                ( 0x0190 )
#define REG_PIN_CP_EMD17                ( 0x0194 )
#define REG_PIN_CP_EMD18                ( 0x0198 )
#define REG_PIN_CP_EMD19                ( 0x019C )
#define REG_PIN_CP_EMD20                ( 0x01A0 )
#define REG_PIN_CP_EMD21                ( 0x01A4 )
#define REG_PIN_CP_EMD22                ( 0x01A8 )
#define REG_PIN_CP_EMD23                ( 0x01AC )
#define REG_PIN_CP_EMD24                ( 0x01B0 )
#define REG_PIN_CP_EMD25                ( 0x01B4 )
#define REG_PIN_CP_EMD26                ( 0x01B8 )
#define REG_PIN_CP_EMD27                ( 0x01BC )
#define REG_PIN_CP_EMD28                ( 0x01C0 )
#define REG_PIN_CP_EMD29                ( 0x01C4 )
#define REG_PIN_CP_EMD30                ( 0x01C8 )
#define REG_PIN_CP_EMD31                ( 0x01CC )
#define REG_PIN_CP_EMGPRE_LOOP          ( 0x01D0 )
#define REG_PIN_CP_EMGPST_LOOP          ( 0x01D4 )
#define REG_PIN_CP_EMRAS_N              ( 0x01D8 )
#define REG_PIN_CP_EMWE_N               ( 0x01DC )
#define REG_PIN_CP_SIMCLK0              ( 0x01E0 )
#define REG_PIN_CP_SIMCLK1              ( 0x01E4 )
#define REG_PIN_CP_SIMCLK2              ( 0x01E8 )
#define REG_PIN_CP_SIMDA0               ( 0x01EC )
#define REG_PIN_CP_SIMDA1               ( 0x01F0 )
#define REG_PIN_CP_SIMDA2               ( 0x01F4 )
#define REG_PIN_CP_SIMRST0              ( 0x01F8 )
#define REG_PIN_CP_SIMRST1              ( 0x01FC )
#define REG_PIN_CP_SIMRST2              ( 0x0200 )
#define REG_PIN_CLKDMMEM                ( 0x0204 )
#define REG_PIN_CLKDPMEM                ( 0x0208 )
#define REG_PIN_EMA0                    ( 0x020C )
#define REG_PIN_EMA1                    ( 0x0210 )
#define REG_PIN_EMA2                    ( 0x0214 )
#define REG_PIN_EMA3                    ( 0x0218 )
#define REG_PIN_EMA4                    ( 0x021C )
#define REG_PIN_EMA5                    ( 0x0220 )
#define REG_PIN_EMA6                    ( 0x0224 )
#define REG_PIN_EMA7                    ( 0x0228 )
#define REG_PIN_EMA8                    ( 0x022C )
#define REG_PIN_EMA9                    ( 0x0230 )
#define REG_PIN_EMA10                   ( 0x0234 )
#define REG_PIN_EMA11                   ( 0x0238 )
#define REG_PIN_EMA12                   ( 0x023C )
#define REG_PIN_EMA13                   ( 0x0240 )
#define REG_PIN_EMA14                   ( 0x0244 )
#define REG_PIN_EMBA0                   ( 0x0248 )
#define REG_PIN_EMBA1                   ( 0x024C )
#define REG_PIN_EMCAS_N                 ( 0x0250 )
#define REG_PIN_EMCKE0                  ( 0x0254 )
#define REG_PIN_EMCKE1                  ( 0x0258 )
#define REG_PIN_EMCS_N0                 ( 0x025C )
#define REG_PIN_EMCS_N1                 ( 0x0260 )
#define REG_PIN_EMDQM0                  ( 0x0264 )
#define REG_PIN_EMDQM1                  ( 0x0268 )
#define REG_PIN_EMDQM2                  ( 0x026C )
#define REG_PIN_EMDQM3                  ( 0x0270 )
#define REG_PIN_EMDQS0                  ( 0x0274 )
#define REG_PIN_EMDQS1                  ( 0x0278 )
#define REG_PIN_EMDQS2                  ( 0x027C )
#define REG_PIN_EMDQS3                  ( 0x0280 )
#define REG_PIN_EMD0                    ( 0x0284 )
#define REG_PIN_EMD1                    ( 0x0288 )
#define REG_PIN_EMD2                    ( 0x028C )
#define REG_PIN_EMD3                    ( 0x0290 )
#define REG_PIN_EMD4                    ( 0x0294 )
#define REG_PIN_EMD5                    ( 0x0298 )
#define REG_PIN_EMD6                    ( 0x029C )
#define REG_PIN_EMD7                    ( 0x02A0 )
#define REG_PIN_EMD8                    ( 0x02A4 )
#define REG_PIN_EMD9                    ( 0x02A8 )
#define REG_PIN_EMD10                   ( 0x02AC )
#define REG_PIN_EMD11                   ( 0x02B0 )
#define REG_PIN_EMD12                   ( 0x02B4 )
#define REG_PIN_EMD13                   ( 0x02B8 )
#define REG_PIN_EMD14                   ( 0x02BC )
#define REG_PIN_EMD15                   ( 0x02C0 )
#define REG_PIN_EMD16                   ( 0x02C4 )
#define REG_PIN_EMD17                   ( 0x02C8 )
#define REG_PIN_EMD18                   ( 0x02CC )
#define REG_PIN_EMD19                   ( 0x02D0 )
#define REG_PIN_EMD20                   ( 0x02D4 )
#define REG_PIN_EMD21                   ( 0x02D8 )
#define REG_PIN_EMD22                   ( 0x02DC )
#define REG_PIN_EMD23                   ( 0x02E0 )
#define REG_PIN_EMD24                   ( 0x02E4 )
#define REG_PIN_EMD25                   ( 0x02E8 )
#define REG_PIN_EMD26                   ( 0x02EC )
#define REG_PIN_EMD27                   ( 0x02F0 )
#define REG_PIN_EMD28                   ( 0x02F4 )
#define REG_PIN_EMD29                   ( 0x02F8 )
#define REG_PIN_EMD30                   ( 0x02FC )
#define REG_PIN_EMD31                   ( 0x0300 )
#define REG_PIN_EMGPRE_LOOP             ( 0x0304 )
#define REG_PIN_EMGPST_LOOP             ( 0x0308 )
#define REG_PIN_EMMC_CLK                ( 0x030C )
#define REG_PIN_EMMC_CMD                ( 0x0310 )
#define REG_PIN_EMMC_D0                 ( 0x0314 )
#define REG_PIN_EMMC_D1                 ( 0x0318 )
#define REG_PIN_EMMC_D2                 ( 0x0310 )
#define REG_PIN_EMMC_D3                 ( 0x0320 )
#define REG_PIN_EMMC_D4                 ( 0x0324 )
#define REG_PIN_EMMC_D5                 ( 0x0328 )
#define REG_PIN_EMMC_D6                 ( 0x032C )
#define REG_PIN_EMMC_D7                 ( 0x0330 )
#define REG_PIN_EMMC_RST                ( 0x0334 )
#define REG_PIN_EMRAS_N                 ( 0x0338 )
#define REG_PIN_EMWE_N                  ( 0x033C )
#define REG_PIN_EXT_RST_B               ( 0x0340 )
#define REG_PIN_GPIO0                   ( 0x0344 )
#define REG_PIN_GPIO1                   ( 0x0348 )
#define REG_PIN_GPIO2                   ( 0x034C )
#define REG_PIN_GPIO3                   ( 0x0350 )
#define REG_PIN_GPIO4                   ( 0x0354 )
#define REG_PIN_GPIO5                   ( 0x0358 )
#define REG_PIN_GPIO6                   ( 0x035C )
#define REG_PIN_GPIO7                   ( 0x0360 )
#define REG_PIN_GPIO8                   ( 0x0364 )
#define REG_PIN_GPIO9                   ( 0x0368 )
#define REG_PIN_IIS0CLK                 ( 0x036C )
#define REG_PIN_IIS0DI                  ( 0x0370 )
#define REG_PIN_IIS0DO                  ( 0x0374 )
#define REG_PIN_IIS0LRCK                ( 0x0378 )
#define REG_PIN_IIS0MCK                 ( 0x037C )
#define REG_PIN_KEYIN0                  ( 0x0380 )
#define REG_PIN_KEYIN1                  ( 0x0384 )
#define REG_PIN_KEYIN2                  ( 0x0388 )
#define REG_PIN_KEYIN3                  ( 0x038C )
#define REG_PIN_KEYIN4                  ( 0x0390 )
#define REG_PIN_KEYIN5                  ( 0x0394 )
#define REG_PIN_KEYIN6                  ( 0x0398 )
#define REG_PIN_KEYIN7                  ( 0x039C )
#define REG_PIN_KEYOUT0                 ( 0x03A0 )
#define REG_PIN_KEYOUT1                 ( 0x03A4 )
#define REG_PIN_KEYOUT2                 ( 0x03A8 )
#define REG_PIN_KEYOUT3                 ( 0x03AC )
#define REG_PIN_KEYOUT4                 ( 0x03B0 )
#define REG_PIN_KEYOUT5                 ( 0x03B4 )
#define REG_PIN_KEYOUT6                 ( 0x03B8 )
#define REG_PIN_KEYOUT7                 ( 0x03BC )
#define REG_PIN_LCD_CD                  ( 0x03C0 )
#define REG_PIN_LCD_CSN0                ( 0x03C4 )
#define REG_PIN_LCD_CSN1                ( 0x03C8 )
#define REG_PIN_LCD_D0                  ( 0x03CC )
#define REG_PIN_LCD_D1                  ( 0x03D0 )
#define REG_PIN_LCD_D2                  ( 0x03D4 )
#define REG_PIN_LCD_D3                  ( 0x03D8 )
#define REG_PIN_LCD_D4                  ( 0x03DC )
#define REG_PIN_LCD_D5                  ( 0x03E0 )
#define REG_PIN_LCD_D6                  ( 0x03E4 )
#define REG_PIN_LCD_D7                  ( 0x03E8 )
#define REG_PIN_LCD_D8                  ( 0x03EC )
#define REG_PIN_LCD_D9                  ( 0x03F0 )
#define REG_PIN_LCD_D10                 ( 0x03F4 )
#define REG_PIN_LCD_D11                 ( 0x03F8 )
#define REG_PIN_LCD_D12                 ( 0x03FC )
#define REG_PIN_LCD_D13                 ( 0x0400 )
#define REG_PIN_LCD_D14                 ( 0x0404 )
#define REG_PIN_LCD_D15                 ( 0x0408 )
#define REG_PIN_LCD_D16                 ( 0x040C )
#define REG_PIN_LCD_D17                 ( 0x0410 )
#define REG_PIN_LCD_D18                 ( 0x0414 )
#define REG_PIN_LCD_D19                 ( 0x0418 )
#define REG_PIN_LCD_D20                 ( 0x041C )
#define REG_PIN_LCD_D21                 ( 0x0420 )
#define REG_PIN_LCD_D22                 ( 0x0424 )
#define REG_PIN_LCD_D23                 ( 0x0428 )
#define REG_PIN_LCD_FMARK               ( 0x042C )
#define REG_PIN_LCD_RDN                 ( 0x0430 )
#define REG_PIN_LCD_RSTN                ( 0x0434 )
#define REG_PIN_LCD_WRN                 ( 0x0438 )
#define REG_PIN_MTCK                    ( 0x043C )
#define REG_PIN_MTDI                    ( 0x0440 )
#define REG_PIN_MTDO                    ( 0x0444 )
#define REG_PIN_MTMS                    ( 0x0448 )
#define REG_PIN_MTRST_N                 ( 0x044C )
#define REG_PIN_NFALE                   ( 0x0450 )
#define REG_PIN_NFCEN0                  ( 0x0454 )
#define REG_PIN_NFCEN1                  ( 0x0458 )
#define REG_PIN_NFCLE                   ( 0x045C )
#define REG_PIN_NFD0                    ( 0x0460 )
#define REG_PIN_NFD1                    ( 0x0464 )
#define REG_PIN_NFD2                    ( 0x0468 )
#define REG_PIN_NFD3                    ( 0x046C )
#define REG_PIN_NFD4                    ( 0x0470 )
#define REG_PIN_NFD5                    ( 0x0474 )
#define REG_PIN_NFD6                    ( 0x0478 )
#define REG_PIN_NFD7                    ( 0x047C )
#define REG_PIN_NFD8                    ( 0x0480 )
#define REG_PIN_NFD9                    ( 0x0484 )
#define REG_PIN_NFD10                   ( 0x0488 )
#define REG_PIN_NFD11                   ( 0x048C )
#define REG_PIN_NFD12                   ( 0x0490 )
#define REG_PIN_NFD13                   ( 0x0494 )
#define REG_PIN_NFD14                   ( 0x0498 )
#define REG_PIN_NFD15                   ( 0x049C )
#define REG_PIN_NFRB                    ( 0x04A0 )
#define REG_PIN_NFREN                   ( 0x04A4 )
#define REG_PIN_NFWEN                   ( 0x04A8 )
#define REG_PIN_NFWPN                   ( 0x04AC )
#define REG_PIN_CP_RFCTL0               ( 0x04B0 )
#define REG_PIN_CP_RFCTL1               ( 0x04B4 )
#define REG_PIN_CP_RFCTL2               ( 0x04B8 )
#define REG_PIN_CP_RFCTL3               ( 0x04BC )
#define REG_PIN_CP_RFCTL4               ( 0x04C0 )
#define REG_PIN_CP_RFCTL5               ( 0x04C4 )
#define REG_PIN_CP_RFCTL6               ( 0x04C8 )
#define REG_PIN_CP_RFCTL7               ( 0x04CC )
#define REG_PIN_CP_RFCTL8               ( 0x04D0 )
#define REG_PIN_CP_RFCTL9               ( 0x04D4 )
#define REG_PIN_CP_RFCTL10              ( 0x04D8 )
#define REG_PIN_CP_RFCTL11              ( 0x04DC )
#define REG_PIN_CP_RFCTL12              ( 0x04E0 )
#define REG_PIN_CP_RFCTL13              ( 0x04E4 )
#define REG_PIN_CP_RFCTL14              ( 0x04E8 )
#define REG_PIN_CP_RFCTL15              ( 0x04EC )
#define REG_PIN_CP_RFSCK0               ( 0x04F0 )
#define REG_PIN_CP_RFSDA0               ( 0x04F4 )
#define REG_PIN_CP_RFSEN0               ( 0x04F8 )
#define REG_PIN_SCL0                    ( 0x04FC )
#define REG_PIN_SCL1                    ( 0x0500 )
#define REG_PIN_SCL2                    ( 0x0504 )
#define REG_PIN_SCL3                    ( 0x0508 )
#define REG_PIN_SDA0                    ( 0x050C )
#define REG_PIN_SDA1                    ( 0x0510 )
#define REG_PIN_SDA2                    ( 0x0514 )
#define REG_PIN_SDA3                    ( 0x0518 )
#define REG_PIN_SD0_CLK0                ( 0x051C )
#define REG_PIN_SD0_CLK1                ( 0x0520 )
#define REG_PIN_SD0_CMD                 ( 0x0524 )
#define REG_PIN_SD0_D0                  ( 0x0528 )
#define REG_PIN_SD0_D1                  ( 0x052C )
#define REG_PIN_SD0_D2                  ( 0x0530 )
#define REG_PIN_SD0_D3                  ( 0x0534 )
#define REG_PIN_SD1_CLK                 ( 0x0538 )
#define REG_PIN_SD1_CMD                 ( 0x053C )
#define REG_PIN_SD1_D0                  ( 0x0540 )
#define REG_PIN_SD1_D1                  ( 0x0544 )
#define REG_PIN_SD1_D2                  ( 0x0548 )
#define REG_PIN_SD1_D3                  ( 0x054C )
#define REG_PIN_SPI0_CLK                ( 0x0550 )
#define REG_PIN_SPI0_CSN0               ( 0x0554 )
#define REG_PIN_SPI0_CSN1               ( 0x0558 )
#define REG_PIN_SPI0_DI                 ( 0x055C )
#define REG_PIN_SPI0_DO                 ( 0x0560 )
#define REG_PIN_SPI2_CLK                ( 0x0564 )
#define REG_PIN_SPI2_CSN0               ( 0x0568 )
#define REG_PIN_SPI2_DI                 ( 0x056C )
#define REG_PIN_SPI2_DO                 ( 0x0570 )
#define REG_PIN_TRACECLK                ( 0x0574 )
#define REG_PIN_TRACECTRL               ( 0x0578 )
#define REG_PIN_TRACEDAT0               ( 0x057C )
#define REG_PIN_TRACEDAT1               ( 0x0580 )
#define REG_PIN_TRACEDAT2               ( 0x0584 )
#define REG_PIN_TRACEDAT3               ( 0x0588 )
#define REG_PIN_TRACEDAT4               ( 0x058C )
#define REG_PIN_TRACEDAT5               ( 0x0590 )
#define REG_PIN_TRACEDAT6               ( 0x0594 )
#define REG_PIN_TRACEDAT7               ( 0x0598 )
#define REG_PIN_U0CTS                   ( 0x059C )
#define REG_PIN_U0RTS                   ( 0x05A0 )
#define REG_PIN_U0RXD                   ( 0x05A4 )
#define REG_PIN_U0TXD                   ( 0x05A8 )
#define REG_PIN_U1RXD                   ( 0x05AC )
#define REG_PIN_U1TXD                   ( 0x05B0 )
#define REG_PIN_U2CTS                   ( 0x05B4 )
#define REG_PIN_U2RTS                   ( 0x05B8 )
#define REG_PIN_U2RXD                   ( 0x05BC )
#define REG_PIN_U2TXD                   ( 0x05C0 )
#define REG_PIN_XTL_EN                  ( 0x05C4 )
#define REG_PIN_EXTINT0                 ( 0x05C8 )
#define REG_PIN_EXTINT1                 ( 0x05CC )
#define REG_PIN_EXTINT2                 ( 0x05D0 )
#define REG_PIN_EXTINT3                 ( 0x05D4 )
#define REG_PIN_PDM                     ( 0x05D8 )
#define REG_PIN_CHIP_SLEEP_CP           ( 0x05DC )
#else
#define REG_PIN_ANA_INT                 ( 0x0004 )
#define REG_PIN_EXT_RST_B               ( 0x0008 )
#define REG_PIN_CHIP_SLEEP              ( 0x000c )
#define REG_PIN_XTL_BUF_EN              ( 0x0010 )
#define REG_PIN_VBDA_D                  ( 0x0014 )
#define REG_PIN_VBDA_LR                 ( 0x0018 )
#define REG_PIN_VBDA_SCLK               ( 0x001c )
#define REG_PIN_VBAD_D                  ( 0x0020 )
#define REG_PIN_VBAD_LR                 ( 0x0024 )
#define REG_PIN_VBAD_SCLK               ( 0x0028 )
#define REG_PIN_TD_TXPD                 ( 0x002c )
#define REG_PIN_TD_RXPD                 ( 0x0030 )
#define REG_PIN_GSM_TXPD                ( 0x0034 )
#define REG_PIN_GSM_RXPD                ( 0x0038 )
#define REG_PIN_TD_RX_CLK               ( 0x003c )
#define REG_PIN_CLK_32K                 ( 0x0040 )
#define REG_PIN_CLK_26M                 ( 0x0044 )
#define REG_PIN_ADI_D                   ( 0x0048 )
#define REG_PIN_ADI_SYNC                ( 0x004c )
#define REG_PIN_ADI_SCLK                ( 0x0050 )
#define REG_PIN_IF_SPR                  ( 0x0054 )
#define REG_PIN_COM_TX_APCD             ( 0x0058 )
#define REG_PIN_COM_TX_DQ1              ( 0x005c )
#define REG_PIN_COM_TX_DQ0              ( 0x0060 )
#define REG_PIN_COM_TX_DI1              ( 0x0064 )
#define REG_PIN_COM_TX_DI0              ( 0x0068 )
#define REG_PIN_COM_TX_SYNC             ( 0x006c )
#define REG_PIN_COM_TX_SCLK             ( 0x0070 )
#define REG_PIN_COM_RX_DQ1              ( 0x0074 )
#define REG_PIN_COM_RX_DQ0              ( 0x0078 )
#define REG_PIN_COM_RX_DI1              ( 0x007c )
#define REG_PIN_COM_RX_DI0              ( 0x0080 )
#define REG_PIN_COM_RX_SYNC             ( 0x0084 )
#define REG_PIN_COM_RX_SCLK             ( 0x0088 )
#define REG_PIN_SIMCLK0                 ( 0x008c )
#define REG_PIN_SIMDA0                  ( 0x0090 )
#define REG_PIN_SIMRST0                 ( 0x0094 )
#define REG_PIN_SIMCLK1                 ( 0x0098 )
#define REG_PIN_SIMDA1                  ( 0x009c )
#define REG_PIN_SIMRST1                 ( 0x00a0 )
#define REG_PIN_SD0_CLK                 ( 0x00a4 )
#define REG_PIN_SD_CMD                  ( 0x00a8 )
#define REG_PIN_SD_D0                   ( 0x00ac )
#define REG_PIN_SD_D1                   ( 0x00b0 )
#define REG_PIN_SD_D2                   ( 0x00b4 )
#define REG_PIN_SD_D3                   ( 0x00b8 )
#define REG_PIN_SD1_CLK                 ( 0x00bc )
#define REG_PIN_KEYOUT0                 ( 0x00c0 )
#define REG_PIN_KEYOUT1                 ( 0x00c4 )
#define REG_PIN_KEYOUT2                 ( 0x00c8 )
#define REG_PIN_KEYOUT3                 ( 0x00cc )
#define REG_PIN_KEYOUT4                 ( 0x00d0 )
#define REG_PIN_KEYOUT5                 ( 0x00d4 )
#define REG_PIN_KEYOUT6                 ( 0x00d8 )
#define REG_PIN_KEYOUT7                 ( 0x00dc )
#define REG_PIN_KEYIN0                  ( 0x00e0 )
#define REG_PIN_KEYIN1                  ( 0x00e4 )
#define REG_PIN_KEYIN2                  ( 0x00e8 )
#define REG_PIN_KEYIN3                  ( 0x00ec )
#define REG_PIN_KEYIN4                  ( 0x00f0 )
#define REG_PIN_KEYIN5                  ( 0x00f4 )
#define REG_PIN_KEYIN6                  ( 0x00f8 )
#define REG_PIN_KEYIN7                  ( 0x00fc )
#define REG_PIN_SPI_DI                  ( 0x0100 )
#define REG_PIN_SPI_CLK                 ( 0x0104 )
#define REG_PIN_SPI_DO                  ( 0x0108 )
#define REG_PIN_SPI_CSN0                ( 0x010c )
#define REG_PIN_SPI_CSN1                ( 0x0110 )
#define REG_PIN_MTDO                    ( 0x0114 )
#define REG_PIN_MTDI                    ( 0x0118 )
#define REG_PIN_MTCK                    ( 0x011c )
#define REG_PIN_MTMS                    ( 0x0120 )
#define REG_PIN_MTRST_N                 ( 0x0124 )
#define REG_PIN_U0TXD                   ( 0x0128 )
#define REG_PIN_U0RXD                   ( 0x012c )
#define REG_PIN_U0CTS                   ( 0x0130 )
#define REG_PIN_U0RTS                   ( 0x0134 )
#define REG_PIN_U1TXD                   ( 0x0138 )
#define REG_PIN_U1RXD                   ( 0x013c )
#define REG_PIN_NFWPN                   ( 0x0140 )
#define REG_PIN_NFRB                    ( 0x0144 )
#define REG_PIN_NFCLE                   ( 0x0148 )
#define REG_PIN_NFALE                   ( 0x014c )
#define REG_PIN_NFCEN0                  ( 0x0150 )
#define REG_PIN_NFWEN                   ( 0x0154 )
#define REG_PIN_NFREN                   ( 0x0158 )
#define REG_PIN_NFD0                    ( 0x015c )
#define REG_PIN_NFD1                    ( 0x0160 )
#define REG_PIN_NFD2                    ( 0x0164 )
#define REG_PIN_NFD3                    ( 0x0168 )
#define REG_PIN_NFD4                    ( 0x016c )
#define REG_PIN_NFD5                    ( 0x0170 )
#define REG_PIN_NFD6                    ( 0x0174 )
#define REG_PIN_NFD7                    ( 0x0178 )
#define REG_PIN_NFD8                    ( 0x017c )
#define REG_PIN_NFD9                    ( 0x0180 )
#define REG_PIN_NFD10                   ( 0x0184 )
#define REG_PIN_NFD11                   ( 0x0188 )
#define REG_PIN_NFD12                   ( 0x018c )
#define REG_PIN_NFD13                   ( 0x0190 )
#define REG_PIN_NFD14                   ( 0x0194 )
#define REG_PIN_NFD15                   ( 0x0198 )
#define REG_PIN_EMRST_N                 ( 0x019c )
#define REG_PIN_EMA0                    ( 0x01a0 )
#define REG_PIN_EMA1                    ( 0x01a4 )
#define REG_PIN_EMA2                    ( 0x01a8 )
#define REG_PIN_EMA3                    ( 0x01ac )
#define REG_PIN_EMA4                    ( 0x01b0 )
#define REG_PIN_EMA5                    ( 0x01b4 )
#define REG_PIN_EMA6                    ( 0x01b8 )
#define REG_PIN_EMA7                    ( 0x01bc )
#define REG_PIN_EMA8                    ( 0x01c0 )
#define REG_PIN_EMA9                    ( 0x01c4 )
#define REG_PIN_EMA10                   ( 0x01c8 )
#define REG_PIN_EMA11                   ( 0x01cc )
#define REG_PIN_EMA12                   ( 0x01d0 )
#define REG_PIN_EMA13                   ( 0x01d4 )
#define REG_PIN_EMCKE1                  ( 0x01d8 )
#define REG_PIN_EMD0                    ( 0x01dc )
#define REG_PIN_EMD1                    ( 0x01e0 )
#define REG_PIN_EMD2                    ( 0x01e4 )
#define REG_PIN_EMD3                    ( 0x01e8 )
#define REG_PIN_EMD4                    ( 0x01ec )
#define REG_PIN_EMD5                    ( 0x01f0 )
#define REG_PIN_EMD6                    ( 0x01f4 )
#define REG_PIN_EMD7                    ( 0x01f8 )
#define REG_PIN_EMDQM0                  ( 0x01fc )
#define REG_PIN_EMDQS0                  ( 0x0200 )
#define REG_PIN_EMD8                    ( 0x0204 )
#define REG_PIN_EMD9                    ( 0x0208 )
#define REG_PIN_EMD10                   ( 0x020c )
#define REG_PIN_EMD11                   ( 0x0210 )
#define REG_PIN_EMD12                   ( 0x0214 )
#define REG_PIN_EMD13                   ( 0x0218 )
#define REG_PIN_EMD14                   ( 0x021c )
#define REG_PIN_EMD15                   ( 0x0220 )
#define REG_PIN_EMDQM1                  ( 0x0224 )
#define REG_PIN_EMDQS1                  ( 0x0228 )
#define REG_PIN_EMD16                   ( 0x022c )
#define REG_PIN_EMD17                   ( 0x0230 )
#define REG_PIN_EMD18                   ( 0x0234 )
#define REG_PIN_EMD19                   ( 0x0238 )
#define REG_PIN_EMD20                   ( 0x023c )
#define REG_PIN_EMD21                   ( 0x0240 )
#define REG_PIN_EMD22                   ( 0x0244 )
#define REG_PIN_EMD23                   ( 0x0248 )
#define REG_PIN_EMDQM2                  ( 0x024c )
#define REG_PIN_EMDQS2                  ( 0x0250 )
#define REG_PIN_EMD24                   ( 0x0254 )
#define REG_PIN_EMD25                   ( 0x0258 )
#define REG_PIN_EMD26                   ( 0x025c )
#define REG_PIN_EMD27                   ( 0x0260 )
#define REG_PIN_EMD28                   ( 0x0264 )
#define REG_PIN_EMD29                   ( 0x0268 )
#define REG_PIN_EMD30                   ( 0x026c )
#define REG_PIN_EMD31                   ( 0x0270 )
#define REG_PIN_EMDQM3                  ( 0x0274 )
#define REG_PIN_EMDQS3                  ( 0x0278 )
#define REG_PIN_CLKDPMEM                ( 0x027c )
#define REG_PIN_CLKDMMEM                ( 0x0280 )
#define REG_PIN_EMRAS_N                 ( 0x0284 )
#define REG_PIN_EMCAS_N                 ( 0x0288 )
#define REG_PIN_EMWE_N                  ( 0x028c )
#define REG_PIN_EMCS_N0                 ( 0x0290 )
#define REG_PIN_EMCS_N1                 ( 0x0294 )
#define REG_PIN_EMGPRE_LOOP             ( 0x0298 )
#define REG_PIN_EMGPST_LOOP             ( 0x029c )
#define REG_PIN_EMBA0                   ( 0x02a0 )
#define REG_PIN_EMBA1                   ( 0x02a4 )
#define REG_PIN_EMCKE0                  ( 0x02a8 )
#define REG_PIN_LCD_CSN1                ( 0x02ac )
#define REG_PIN_LCD_RSTN                ( 0x02b0 )
#define REG_PIN_LCD_CD                  ( 0x02b4 )
#define REG_PIN_LCD_D0                  ( 0x02b8 )
#define REG_PIN_LCD_D1                  ( 0x02bc )
#define REG_PIN_LCD_D2                  ( 0x02c0 )
#define REG_PIN_LCD_D3                  ( 0x02c4 )
#define REG_PIN_LCD_D4                  ( 0x02c8 )
#define REG_PIN_LCD_D5                  ( 0x02cc )
#define REG_PIN_LCD_D6                  ( 0x02d0 )
#define REG_PIN_LCD_D7                  ( 0x02d4 )
#define REG_PIN_LCD_D8                  ( 0x02d8 )
#define REG_PIN_LCD_WRN                 ( 0x02dc )
#define REG_PIN_LCD_RDN                 ( 0x02e0 )
#define REG_PIN_LCD_CSN0                ( 0x02e4 )
#define REG_PIN_LCD_D9                  ( 0x02e8 )
#define REG_PIN_LCD_D10                 ( 0x02ec )
#define REG_PIN_LCD_D11                 ( 0x02f0 )
#define REG_PIN_LCD_D12                 ( 0x02f4 )
#define REG_PIN_LCD_D13                 ( 0x02f8 )
#define REG_PIN_LCD_D14                 ( 0x02fc )
#define REG_PIN_LCD_D15                 ( 0x0300 )
#define REG_PIN_LCD_D16                 ( 0x0304 )
#define REG_PIN_LCD_D17                 ( 0x0308 )
#define REG_PIN_LCD_FMARK               ( 0x030c )
#define REG_PIN_CCIRMCLK                ( 0x0310 )
#define REG_PIN_CCIRCK                  ( 0x0314 )
#define REG_PIN_CCIRHS                  ( 0x0318 )
#define REG_PIN_CCIRVS                  ( 0x031c )
#define REG_PIN_CCIRD0                  ( 0x0320 )
#define REG_PIN_CCIRD1                  ( 0x0324 )
#define REG_PIN_CCIRD2                  ( 0x0328 )
#define REG_PIN_CCIRD3                  ( 0x032c )
#define REG_PIN_CCIRD4                  ( 0x0330 )
#define REG_PIN_CCIRD5                  ( 0x0334 )
#define REG_PIN_CCIRD6                  ( 0x0338 )
#define REG_PIN_CCIRD7                  ( 0x033c )
#define REG_PIN_CCIRRST                 ( 0x0340 )
#define REG_PIN_CCIRPD1                 ( 0x0344 )
#define REG_PIN_CCIRPD0                 ( 0x0348 )
#define REG_PIN_SCL                     ( 0x034c )
#define REG_PIN_SDA                     ( 0x0350 )
#define REG_PIN_CLK_AUX0                ( 0x0354 )
#define REG_PIN_IISDI                   ( 0x0358 )
#define REG_PIN_IISDO                   ( 0x035c )
#define REG_PIN_IISCLK                  ( 0x0360 )
#define REG_PIN_IISLRCK                 ( 0x0364 )
#define REG_PIN_IISMCK                  ( 0x0368 )
#define REG_PIN_RFSDA0                  ( 0x036c )
#define REG_PIN_RFSCK0                  ( 0x0370 )
#define REG_PIN_RFSEN0                  ( 0x0374 )
#define REG_PIN_RFCTL0                  ( 0x0378 )
#define REG_PIN_RFCTL1                  ( 0x037c )
#define REG_PIN_RFCTL2                  ( 0x0380 )
#define REG_PIN_RFCTL3                  ( 0x0384 )
#define REG_PIN_RFCTL4                  ( 0x0388 )
#define REG_PIN_RFCTL5                  ( 0x038c )
#define REG_PIN_RFCTL6                  ( 0x0390 )
#define REG_PIN_RFCTL7                  ( 0x0394 )
#define REG_PIN_RFCTL8                  ( 0x0398 )
#define REG_PIN_RFCTL9                  ( 0x039c )
#define REG_PIN_RFCTL10                 ( 0x03a0 )
#define REG_PIN_RFCTL11                 ( 0x03a4 )
#define REG_PIN_RFCTL12                 ( 0x03a8 )
#define REG_PIN_RFCTL13                 ( 0x03ac )
#define REG_PIN_RFCTL14                 ( 0x03b0 )
#define REG_PIN_RFCTL15                 ( 0x03b4 )
#define REG_PIN_XTL_EN                  ( 0x03b8 )
#define REG_PIN_PTEST                   ( 0x03bc )
#define REG_PIN_GPIO135                 ( 0x03c0 )
#define REG_PIN_GPIO136                 ( 0x03c4 )
#define REG_PIN_GPIO137                 ( 0x03c8 )
#define REG_PIN_GPIO138                 ( 0x03cc )
#define REG_PIN_GPIO139                 ( 0x03d0 )
#define REG_PIN_GPIO140                 ( 0x03d4 )
#define REG_PIN_GPIO141                 ( 0x03d8 )
#define REG_PIN_GPIO142                 ( 0x03dc )
#define REG_PIN_GPIO143                 ( 0x03e0 )
#define REG_PIN_GPIO144                 ( 0x03e4 )
#define REG_PIN_SD2_CLK                 ( 0x03e8 )
#define REG_PIN_SD2_CMD                 ( 0x03ec )
#define REG_PIN_SD2_D0                  ( 0x03f0 )
#define REG_PIN_SD2_D1                  ( 0x03f4 )
#define REG_PIN_SD2_D2                  ( 0x03f8 )
#define REG_PIN_SD2_D3                  ( 0x03fc )
#define REG_PIN_U2TXD                   ( 0x0400 )
#define REG_PIN_U2RXD                   ( 0x0404 )
#define REG_PIN_NFCEN1                  ( 0x0408 )
#define REG_PIN_SCL0                    ( 0x040c )
#define REG_PIN_SDA0                    ( 0x0410 )
#define REG_PIN_SCL2                    ( 0x0414 )
#define REG_PIN_SDA2                    ( 0x0418 )
#define REG_PIN_SCL3                    ( 0x041c )
#define REG_PIN_SDA3                    ( 0x0420 )
#define REG_PIN_LCD_D18                 ( 0x0424 )
#define REG_PIN_LCD_D19                 ( 0x0428 )
#define REG_PIN_LCD_D20                 ( 0x042c )
#define REG_PIN_LCD_D21                 ( 0x0430 )
#define REG_PIN_LCD_D22                 ( 0x0434 )
#define REG_PIN_LCD_D23                 ( 0x0438 )
#define REG_PIN_TRACECLK                ( 0x043c )
#define REG_PIN_TRACECTRL               ( 0x0440 )
#define REG_PIN_TRACEDAT0               ( 0x0444 )
#define REG_PIN_TRACEDAT1               ( 0x0448 )
#define REG_PIN_TRACEDAT2               ( 0x044c )
#define REG_PIN_TRACEDAT3               ( 0x0450 )
#define REG_PIN_TRACEDAT4               ( 0x0454 )
#define REG_PIN_TRACEDAT5               ( 0x0458 )
#define REG_PIN_TRACEDAT6               ( 0x045c )
#define REG_PIN_TRACEDAT7               ( 0x0460 )
#define REG_PIN_SIMCLK2                 ( 0x0464 )
#define REG_PIN_SIMDA2                  ( 0x0468 )
#define REG_PIN_SIMRST2                 ( 0x046c )
#define REG_PIN_SIMCLK3                 ( 0x0470 )
#define REG_PIN_SIMDA3                  ( 0x0474 )
#define REG_PIN_SIMRST3                 ( 0x0478 )
#endif
/* bits definitions for register REG_PIN_XXX */
#define BITS_PIN_DS(_x_)                ( (_x_) << 8 & (BIT(8)|BIT(9)) )
#define BITS_PIN_DS_MASK                (BIT(8) | BIT(9))
#define BIT_PIN_WPU                     ( BIT(7) )
#define BIT_PIN_WPD                     ( BIT(6) )
#ifdef CONFIG_ARCH_SC7710 
/*7710g support upto 8 functions per pin*/
#define BITS_PIN_AF(_x_)                ((((_x_) & 3 )<< 4 & (BIT(4)|BIT(5))) | (((_x_) & 4 ) << 14))
#define BITS_PIN_AF_GPIO                BITS_PIN_AF(3)
#define BITS_PIN_AF_MASK                (BIT(4) | BIT(5) | BIT(14))
#else
#define BITS_PIN_AF(_x_)                ( (_x_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_PIN_AF_GPIO                BITS_PIN_AF(3)
#define BITS_PIN_AF_MASK                (BIT(4) | BIT(5))
#endif

#define BIT_PIN_SLP_WPU                 ( BIT(3) )
#define BIT_PIN_SLP_WPD                 ( BIT(2) )
#define BIT_PIN_SLP_IE                  ( BIT(1) )
#define BIT_PIN_SLP_OE                  ( BIT(0) )

/* vars definitions for controller CTL_PIN */
#define BIT_PIN_NUL                     ( 0 )
#define BIT_PIN_SLP_NUL                 ( 0 )
#define BIT_PIN_SLP_Z                   ( 0 )

#endif
