
---------- Begin Simulation Statistics ----------
final_tick                               132884780000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    425                       # Simulator instruction rate (inst/s)
host_mem_usage                               31228312                       # Number of bytes of host memory used
host_op_rate                                      437                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                164241.16                       # Real time elapsed on the host
host_tick_rate                                 455410                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69868225                       # Number of instructions simulated
sim_ops                                      71749320                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074797                       # Number of seconds simulated
sim_ticks                                 74796990625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.539773                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  265628                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               342570                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25468                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            338395                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42749                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           51909                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9160                       # Number of indirect misses.
system.cpu.branchPred.lookups                  603693                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  101450                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6027                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3338684                       # Number of instructions committed
system.cpu.committedOps                       3707112                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.755185                       # CPI: cycles per instruction
system.cpu.discardedOps                         71696                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1956220                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            815282                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370762                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7976568                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.266298                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4311                       # number of quiesce instructions executed
system.cpu.numCycles                         12537377                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4311                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2256358     60.87%     60.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10049      0.27%     61.14% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 878064     23.69%     84.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite                562641     15.18%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3707112                       # Class of committed instruction
system.cpu.quiesceCycles                    107137808                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4560809                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          904                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         35542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1801487                       # Transaction distribution
system.membus.trans_dist::ReadResp            1817408                       # Transaction distribution
system.membus.trans_dist::WriteReq             958910                       # Transaction distribution
system.membus.trans_dist::WriteResp            958910                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4262                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13424                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1915                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1915                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          11827                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4102                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        35323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        35323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       106595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5432242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5432242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5574160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       756928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       756928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       652736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        97044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       790112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    173829460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    173829460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               175376500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2782179                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000334                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018270                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2781250     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     929      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2782179                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7235365595                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90075374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            33903749                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17221750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           83067239                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10974480630                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           59787500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2628555                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       657139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3285694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       657139                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2628555                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3285694                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3285694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3285694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6571387                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2072064                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2072064                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3863596                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3863595                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37268                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          124                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70938                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       364928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       516480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       208896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10891270                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11173894                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        50176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10679                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10679                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11871319                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1426                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        58564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           77                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          197                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        97044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5837420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8262252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3342336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    174260236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    178782220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       802816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       170684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       170684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    188901448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19997263501                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             26.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         13118479                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          755                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  16413263272                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10085931000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2637824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       802816                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       415744                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       114688                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        10752                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       125440                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8761850                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     15771330                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4599971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6133295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35266446                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6133295                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4599971                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10733266                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8761850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     15771330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10733266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10733266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45999712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       802816                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1196032                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       121532                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       465596                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        10752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       802816                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       815104                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       344064                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3804                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       347868                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4599971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10733266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       657139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15990376                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4599971                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1624825                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6224796                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4599971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15333237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2281963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22215172                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1797085                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1797077                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       919040                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       919040                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       106688                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5304326                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        14336                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5356                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5432242                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3412588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    169738252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       170716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    173829460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3332365                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3332365    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3332365                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7813219470                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9904344000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    148868488                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3342336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    154701192                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3284688                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3347052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      6631740                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     37217122                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       104448                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     37399394                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       821172                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       104640                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       925812                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1990300502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     33295029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44685434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2068280966                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43914708                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44748485                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     88663193                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2034215210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78043514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44685434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2156944158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    170065932                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     55771136                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    227803148                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     98631680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    118489100                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    217120780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42516483                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1742848                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     44320771                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24657920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3702787                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     28360707                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23656995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2273700193                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    745633421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2628555                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3045619163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1318658400                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1584142611                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2902801011                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23656995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3592358593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2329776032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2628555                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5948420174                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       756928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       762048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       756928                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       756928                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        11827                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           80                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        11907                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10119765                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68452                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10188217                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10119765                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10119765                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10119765                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68452                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10188217                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       922220                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    113967116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       121756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         379968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115391060                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       272768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     55771136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59091328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        14432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1780739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1803017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4262                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       871424                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             923302                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12329640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1523685847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1627820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5079990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1542723297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3646778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     33295029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    745633421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6133295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       657139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       657139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            790022800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3646778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     45624670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2269319268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6133295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       657139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2284958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5079990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2332746098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     53344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2649757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      7168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003438748250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2988                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2988                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3239731                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             979777                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1803022                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     923302                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1803022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   923302                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2412                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            112542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            112580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           112579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           112571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             57703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             57731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             57692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             57668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             57711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             57721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            57748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            57720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            57715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            57691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            57698                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59460920390                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9003030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106726827890                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33022.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59272.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3926                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1678990                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  857955                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    10                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1803012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               923302                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1563839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   63621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 148000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11721                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       186980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.355204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   848.715405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.670546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5291      2.83%      2.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4799      2.57%      5.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2999      1.60%      7.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3395      1.82%      8.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3420      1.83%     10.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3155      1.69%     12.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2461      1.32%     13.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2801      1.50%     15.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       158659     84.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       186980                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     602.612784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1134.359245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2189     73.26%     73.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.17%     73.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.07%     73.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.03%     73.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.10%     73.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            5      0.17%     73.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.07%     73.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            9      0.30%     74.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          105      3.51%     77.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.17%     77.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.17%     78.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     78.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.10%     78.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.07%     78.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.03%     78.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          483     16.16%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.07%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.03%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           79      2.64%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            5      0.17%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.03%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.23%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            7      0.23%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.03%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.03%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           62      2.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2988                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     309.007028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     59.654666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    454.431006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2000     66.93%     66.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            73      2.44%     69.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            18      0.60%     69.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      0.33%     70.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.07%     70.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.40%     70.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.37%     71.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.17%     71.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.07%     71.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     71.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     71.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     71.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     71.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     71.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.07%     71.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     71.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.07%     71.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.07%     71.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      0.33%     72.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          830     27.78%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1152-1183            1      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1888-1919            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2988                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115238784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  154368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59092032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115391380                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59091328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1540.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       790.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1542.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    790.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74797007750                       # Total gap between requests
system.mem_ctrls.avgGap                      27435.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       922220                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    113813132                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       121820                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       379584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       274560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     55771136                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        48064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12329640.434648167342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1521627154.367883205414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1628675.150993081741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5074856.579498915933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3670735.917391729541                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 33295029.374719578773                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 745633420.997009515762                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6133294.884816763923                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 642592.697893051081                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 657138.737658939091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        14432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1780739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1914                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5937                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4262                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       871424                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1102453775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105096494315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    280031235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    247848565                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  63091725720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  83524002615                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1177933781365                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  59387179485                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2791457945                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    926951560                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76389.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59018.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    146306.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41746.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14803314.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2146484.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1351734.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   8285041.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3634710.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1206968.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         92260606.499994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         64395911.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3274879443.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1283174241.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     716033007.900108                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     937443715.574634                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     760610404.200047                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7128797331.675707                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         95.308612                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39497537460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4046070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31254578540                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8622                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4311                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     15533099.773834                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    89516792.081655                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4311    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        12375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4311                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     65921586875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  66963193125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1176065                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1176065                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1176065                       # number of overall hits
system.cpu.icache.overall_hits::total         1176065                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11827                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11827                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11827                       # number of overall misses
system.cpu.icache.overall_misses::total         11827                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    512819375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    512819375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    512819375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    512819375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1187892                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1187892                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1187892                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1187892                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009956                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009956                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009956                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009956                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43360.055382                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43360.055382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43360.055382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43360.055382                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        11827                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11827                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11827                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11827                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    494510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    494510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    494510000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    494510000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009956                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009956                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009956                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009956                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41811.955695                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41811.955695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41811.955695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41811.955695                       # average overall mshr miss latency
system.cpu.icache.replacements                  11669                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1176065                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1176065                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11827                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11827                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    512819375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    512819375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1187892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1187892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009956                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009956                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43360.055382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43360.055382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11827                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11827                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    494510000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    494510000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41811.955695                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41811.955695                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.149889                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8896889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11669                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            762.437998                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.149889                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.830371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.830371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2387611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2387611                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1401644                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1401644                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1401644                       # number of overall hits
system.cpu.dcache.overall_hits::total         1401644                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7785                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7785                       # number of overall misses
system.cpu.dcache.overall_misses::total          7785                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    578743875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    578743875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    578743875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    578743875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1409429                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1409429                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1409429                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1409429                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005524                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005524                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005524                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005524                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74340.895954                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74340.895954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74340.895954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74340.895954                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4262                       # number of writebacks
system.cpu.dcache.writebacks::total              4262                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1768                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1768                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1768                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1768                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44272                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44272                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    445795625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    445795625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    445795625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    445795625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     95657875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     95657875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004269                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004269                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004269                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004269                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74089.351005                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74089.351005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74089.351005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74089.351005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2160.685648                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2160.685648                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6017                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       883387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          883387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4129                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4129                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    314866125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    314866125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       887516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       887516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004652                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004652                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76257.235408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76257.235408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    307232250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    307232250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     95657875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     95657875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74898.159434                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74898.159434                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21730.548614                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21730.548614                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       518257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         518257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3656                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3656                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    263877750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    263877750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       521913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       521913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72176.627462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72176.627462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1741                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1741                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1915                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1915                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39870                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39870                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    138563375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    138563375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72356.853786                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72356.853786                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              187203                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6017                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.112348                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5643733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5643733                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132884780000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               132886589375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    425                       # Simulator instruction rate (inst/s)
host_mem_usage                               31228312                       # Number of bytes of host memory used
host_op_rate                                      437                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                164242.85                       # Real time elapsed on the host
host_tick_rate                                 455416                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69870084                       # Number of instructions simulated
sim_ops                                      71751615                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074799                       # Number of seconds simulated
sim_ticks                                 74798800000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.529877                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  265729                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               342744                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25486                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            338441                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42749                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           51909                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9160                       # Number of indirect misses.
system.cpu.branchPred.lookups                  603972                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  101539                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6027                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3340543                       # Number of instructions committed
system.cpu.committedOps                       3709407                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.753962                       # CPI: cycles per instruction
system.cpu.discardedOps                         71743                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1957354                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            815757                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370945                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7977276                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.266385                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4311                       # number of quiesce instructions executed
system.cpu.numCycles                         12540272                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4311                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2257685     60.86%     60.86% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10049      0.27%     61.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::MemRead                 878595     23.69%     84.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite                563077     15.18%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3709407                       # Class of committed instruction
system.cpu.quiesceCycles                    107137808                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4562996                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          904                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         35548                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1801623                       # Transaction distribution
system.membus.trans_dist::ReadResp            1817548                       # Transaction distribution
system.membus.trans_dist::WriteReq             958910                       # Transaction distribution
system.membus.trans_dist::WriteResp            958910                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4264                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13425                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1915                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1915                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          11827                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4105                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        35323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        35323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       106604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5432515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5432515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5574442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       756928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       756928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       653056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        97044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       790432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    173838228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    173838228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               175385588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2782318                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000334                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018270                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2781389     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     929      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2782318                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7235519095                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90075374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            33903749                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17221750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           83083504                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10975232220                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           59787500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2628491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       657123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3285614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       657123                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2628491                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3285614                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3285614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3285614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6571228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2072064                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2072064                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3863869                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3863869                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37268                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          124                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70938                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       364928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       516480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       208896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10891270                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11173894                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        50176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        11226                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        11226                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11871866                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1426                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        58564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           77                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          197                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        97044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5837420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8262252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3342336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    174260236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    178782220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       802816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       179420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       179420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    188910184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19998219501                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             26.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         13119026                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          755                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  16414082272                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10086205000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2637824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       802816                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       415744                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       114688                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        10752                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       125440                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8761638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     15770948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4599860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6133147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35265592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6133147                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4599860                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10733006                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8761638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     15770948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10733006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10733006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45998599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       802816                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1196032                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       130268                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       474332                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        10752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       802816                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       815104                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       344064                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4077                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       348141                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4599860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10733006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       657123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15989989                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4599860                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1741579                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6341439                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4599860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15332866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2398702                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22331428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1797221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1797213                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       919040                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       919040                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       106688                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5304326                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        14336                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5628                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5432514                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3412588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    169738252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       179420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    173838164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3332501                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3332501    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3332501                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7813355470                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9905024000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    148872288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3342336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    154704992                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3284764                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3347052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      6631816                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     37218072                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       104448                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     37400344                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       821191                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       104640                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       925831                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1990303160                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     33294224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44684353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2068281737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43914662                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44747402                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     88662064                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2034217822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78041626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44684353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2156943801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    170065932                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     55771136                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    227803148                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     98631680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    118489100                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    217120780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42516483                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1742848                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     44320771                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24657920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3702787                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     28360707                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23656422                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2273645192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    745615384                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2628491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3045545490                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1318626502                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1584104290                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2902730792                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23656422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3592271694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2329719675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2628491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5948276283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       756928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       762048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       756928                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       756928                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        11827                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           80                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        11907                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10119521                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68450                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10187971                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10119521                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10119521                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10119521                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68450                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10187971                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       922220                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    113967116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       130524                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         380160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115400020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       272896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     55771136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59091456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        14432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1780739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1803157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       871424                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             923304                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12329342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1523648989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1745001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5082434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1542805767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3648401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     33294224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    745615384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6133147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       657123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       657123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            790005401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3648401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     45623566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2269264373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6133147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       657123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2402124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5082434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2332811168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     53344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2649757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      7168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003438748250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2988                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2988                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3239978                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             979777                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1803161                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     923304                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1803161                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   923304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2412                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            112542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            112580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           112606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           112571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             57703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             57731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             57692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             57668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             57711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             57721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            57748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            57720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            57715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            57691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            57698                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59467583305                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9003745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106737244555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33023.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59273.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3926                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1679120                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  857955                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    10                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1803151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               923304                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1563946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   63638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 148001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11721                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       186990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.349837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   848.705585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.676206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5292      2.83%      2.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4799      2.57%      5.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2999      1.60%      7.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3395      1.82%      8.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3422      1.83%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3155      1.69%     12.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2461      1.32%     13.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2801      1.50%     15.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       158666     84.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       186990                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     602.612784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1134.359245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2189     73.26%     73.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.17%     73.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.07%     73.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.03%     73.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.10%     73.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            5      0.17%     73.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.07%     73.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            9      0.30%     74.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          105      3.51%     77.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.17%     77.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.17%     78.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     78.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.10%     78.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.07%     78.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.03%     78.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          483     16.16%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.07%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.03%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           79      2.64%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            5      0.17%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.03%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.23%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            7      0.23%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.03%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.03%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           62      2.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2988                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     309.007028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     59.654666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    454.431006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2000     66.93%     66.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            73      2.44%     69.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            18      0.60%     69.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      0.33%     70.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.07%     70.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.40%     70.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.37%     71.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.17%     71.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.07%     71.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     71.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     71.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     71.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     71.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     71.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.07%     71.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     71.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.07%     71.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.07%     71.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      0.33%     72.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          830     27.78%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1152-1183            1      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1888-1919            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2988                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115247936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  154368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59092032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115400276                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59091456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1540.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       790.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1542.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    790.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74798810750                       # Total gap between requests
system.mem_ctrls.avgGap                      27434.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       922220                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    113813132                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       130780                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       379776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       274560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     55771136                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        48064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12329342.181960139424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1521590346.369193077087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1748423.771504355827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5077300.705358909443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3670647.122681112494                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 33294223.971507564187                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 745615384.204024672508                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6133146.521067183465                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 642577.153644176084                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 657122.841542912414                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        14432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1780739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       871424                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1102453775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 105096494315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    290089165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    248207300                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  63091725720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  83524002615                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1177933781365                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  59387179485                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2791457945                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    926951560                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76389.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59018.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    141506.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41785.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14796370.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2146484.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1351734.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   8285041.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3634710.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1206968.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         92267021.024994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         64399355.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3275135887.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1283174241.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     716070171.600108                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     937491051.862134                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     760611518.100047                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7129149247.838206                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         95.311011                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39497537460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4046280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31256177915                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8622                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4311                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     15533099.773834                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    89516792.081655                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4311    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        12375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4311                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     65923396250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  66963193125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1176665                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1176665                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1176665                       # number of overall hits
system.cpu.icache.overall_hits::total         1176665                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11827                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11827                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11827                       # number of overall misses
system.cpu.icache.overall_misses::total         11827                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    512819375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    512819375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    512819375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    512819375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1188492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1188492                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1188492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1188492                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009951                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009951                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009951                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009951                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43360.055382                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43360.055382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43360.055382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43360.055382                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        11827                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11827                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11827                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11827                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    494510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    494510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    494510000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    494510000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009951                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009951                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009951                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009951                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41811.955695                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41811.955695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41811.955695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41811.955695                       # average overall mshr miss latency
system.cpu.icache.replacements                  11669                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1176665                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1176665                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11827                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11827                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    512819375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    512819375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1188492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1188492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009951                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009951                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43360.055382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43360.055382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11827                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11827                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    494510000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    494510000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009951                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009951                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41811.955695                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41811.955695                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.150006                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22348161                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12099                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1847.108108                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.150006                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.830371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.830371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2388811                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2388811                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1402625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1402625                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1402625                       # number of overall hits
system.cpu.dcache.overall_hits::total         1402625                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7788                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7788                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7788                       # number of overall misses
system.cpu.dcache.overall_misses::total          7788                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    579203875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    579203875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    579203875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    579203875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1410413                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1410413                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1410413                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1410413                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005522                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005522                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005522                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74371.324474                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74371.324474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74371.324474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74371.324474                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4264                       # number of writebacks
system.cpu.dcache.writebacks::total              4264                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1768                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1768                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1768                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1768                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44272                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44272                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    446251250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    446251250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    446251250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    446251250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     95657875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     95657875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004268                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004268                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004268                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004268                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74128.114618                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74128.114618                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74128.114618                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74128.114618                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2160.685648                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2160.685648                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6020                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       883932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          883932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    315326125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    315326125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       888064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       888064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76313.195789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76313.195789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    307687875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    307687875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     95657875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     95657875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74954.415347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74954.415347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21730.548614                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21730.548614                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       518693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         518693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3656                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3656                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    263877750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    263877750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       522349                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       522349                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72176.627462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72176.627462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1741                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1741                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1915                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1915                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39870                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39870                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    138563375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    138563375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003666                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72356.853786                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72356.853786                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1411449                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6532                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            216.082211                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5647672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5647672                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132886589375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
