$date
	Tue Apr  5 11:03:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module i2c_tb $end
$var wire 1 ! TX $end
$var reg 1 " CLK $end
$var reg 1 # RX $end
$scope module UUT $end
$var wire 1 " CLK $end
$var wire 1 # RX $end
$var reg 8 $ ADDR [7:0] $end
$var reg 8 % ADDR_COMPARE [7:0] $end
$var reg 8 & DATA [7:0] $end
$var reg 1 ! TX $end
$var reg 4 ' counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1011101 &
b0 %
b1001101 $
1#
0"
x!
$end
#20
b1 '
b1 %
1"
#30
0#
#40
0"
#50
b10 '
1"
#60
1#
#70
0"
#80
b11 '
b101 %
1"
#100
0"
#110
b100 '
b1101 %
1"
#120
0#
#130
0"
#140
b101 '
1"
#160
0"
#170
b110 '
1"
#180
1#
#190
0"
#200
b111 '
b1001101 %
1"
#210
0#
#220
0"
#230
b1000 '
1"
#240
0"
#250
b1001 '
1!
1"
#260
0"
#270
b1010 '
0!
1"
#280
0"
#290
b1011 '
1!
1"
#300
0"
#310
b1100 '
1"
#320
0"
#330
b1101 '
1"
#340
0"
#350
b1110 '
0!
1"
#360
0"
#370
b1111 '
1!
1"
#380
0"
#390
b0 '
0!
1"
#400
