

================================================================
== Vitis HLS Report for 'read_test'
================================================================
* Date:           Tue Sep 27 19:09:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.322 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.400 us|  0.400 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 7 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_c21_0 = alloca i32 1"   --->   Operation 8 'alloca' 'data_c21_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_c22_0 = alloca i32 1"   --->   Operation 9 'alloca' 'data_1_c22_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_2_c23_0 = alloca i32 1"   --->   Operation 10 'alloca' 'data_2_c23_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_3_c24_0 = alloca i32 1"   --->   Operation 11 'alloca' 'data_3_c24_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_4_c25_0 = alloca i32 1"   --->   Operation 12 'alloca' 'data_4_c25_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_5_c26_0 = alloca i32 1"   --->   Operation 13 'alloca' 'data_5_c26_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_6_c27_0 = alloca i32 1"   --->   Operation 14 'alloca' 'data_6_c27_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_7_c28_0 = alloca i32 1"   --->   Operation 15 'alloca' 'data_7_c28_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%contr_AOV = alloca i64 1" [detector_solid/abs_solid_detector.cpp:471]   --->   Operation 16 'alloca' 'contr_AOV' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%testStream_read = read i288 @_ssdm_op_Read.axis.volatile.i288P128A, i288 %testStream" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'testStream_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_checkId_V = trunc i288 %testStream_read" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'trunc' 'tmp_checkId_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_taskId_V = partselect i8 @_ssdm_op_PartSelect.i8.i288.i32.i32, i288 %testStream_read, i32 8, i32 15" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'partselect' 'tmp_taskId_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_uniId_V = partselect i16 @_ssdm_op_PartSelect.i16.i288.i32.i32, i288 %testStream_read, i32 16, i32 31" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'tmp_uniId_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %testStream_read, i32 32, i32 63" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %tmp" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'bitcast' 'bitcast_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dout_AOV_addr = getelementptr i32 %contr_AOV, i64 0, i64 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'getelementptr' 'dout_AOV_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145, i3 %dout_AOV_addr" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %testStream_read, i32 64, i32 95" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln145_8 = bitcast i32 %tmp_s" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'bitcast' 'bitcast_ln145_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dout_AOV_addr_9 = getelementptr i32 %contr_AOV, i64 0, i64 1" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'getelementptr' 'dout_AOV_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_8, i3 %dout_AOV_addr_9" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %testStream_read, i32 96, i32 127" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %testStream_read, i32 128, i32 159" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %testStream_read, i32 160, i32 191" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %testStream_read, i32 192, i32 223" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %testStream_read, i32 224, i32 255" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %testStream_read, i32 256, i32 287" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln475 = store i4 0, i4 %loop_index" [detector_solid/abs_solid_detector.cpp:475]   --->   Operation 35 'store' 'store_ln475' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln145_9 = bitcast i32 %tmp_51" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'bitcast' 'bitcast_ln145_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%dout_AOV_addr_10 = getelementptr i32 %contr_AOV, i64 0, i64 2" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'getelementptr' 'dout_AOV_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_9, i3 %dout_AOV_addr_10" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln145_10 = bitcast i32 %tmp_52" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'bitcast' 'bitcast_ln145_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dout_AOV_addr_11 = getelementptr i32 %contr_AOV, i64 0, i64 3" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'getelementptr' 'dout_AOV_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_10, i3 %dout_AOV_addr_11" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln145_11 = bitcast i32 %tmp_53" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'bitcast' 'bitcast_ln145_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%dout_AOV_addr_12 = getelementptr i32 %contr_AOV, i64 0, i64 4" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'getelementptr' 'dout_AOV_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_11, i3 %dout_AOV_addr_12" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln145_12 = bitcast i32 %tmp_54" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'bitcast' 'bitcast_ln145_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%dout_AOV_addr_13 = getelementptr i32 %contr_AOV, i64 0, i64 5" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'getelementptr' 'dout_AOV_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_12, i3 %dout_AOV_addr_13" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %testStream, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln145_13 = bitcast i32 %tmp_55" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'bitcast' 'bitcast_ln145_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%dout_AOV_addr_14 = getelementptr i32 %contr_AOV, i64 0, i64 6" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'getelementptr' 'dout_AOV_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_13, i3 %dout_AOV_addr_14" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln145_14 = bitcast i32 %tmp_56" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'bitcast' 'bitcast_ln145_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%dout_AOV_addr_15 = getelementptr i32 %contr_AOV, i64 0, i64 7" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'getelementptr' 'dout_AOV_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln145 = store i32 %bitcast_ln145_14, i3 %dout_AOV_addr_15" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln475 = br void %load-store-loop" [detector_solid/abs_solid_detector.cpp:475]   --->   Operation 55 'br' 'br_ln475' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%loop_index_load = load i4 %loop_index"   --->   Operation 56 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%loop_index_cast1 = zext i4 %loop_index_load"   --->   Operation 57 'zext' 'loop_index_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.30ns)   --->   "%exitcond1 = icmp_eq  i4 %loop_index_load, i4 8"   --->   Operation 58 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.73ns)   --->   "%empty = add i4 %loop_index_load, i4 1"   --->   Operation 60 'add' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %load-store-loop.split, void %memcpy-split"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%dout_AOV_addr_16 = getelementptr i32 %contr_AOV, i64 0, i64 %loop_index_cast1"   --->   Operation 62 'getelementptr' 'dout_AOV_addr_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (2.32ns)   --->   "%dout_AOV_load = load i3 %dout_AOV_addr_16"   --->   Operation 63 'load' 'dout_AOV_load' <Predicate = (!exitcond1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_54 = trunc i4 %loop_index_load"   --->   Operation 64 'trunc' 'empty_54' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%data_c21_0_load = load i32 %data_c21_0" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 65 'load' 'data_c21_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%data_1_c22_0_load = load i32 %data_1_c22_0" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 66 'load' 'data_1_c22_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%data_2_c23_0_load = load i32 %data_2_c23_0" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 67 'load' 'data_2_c23_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%data_3_c24_0_load = load i32 %data_3_c24_0" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 68 'load' 'data_3_c24_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%data_4_c25_0_load = load i32 %data_4_c25_0" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 69 'load' 'data_4_c25_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%data_5_c26_0_load = load i32 %data_5_c26_0" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 70 'load' 'data_5_c26_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%data_6_c27_0_load = load i32 %data_6_c27_0" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 71 'load' 'data_6_c27_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%data_7_c28_0_load = load i32 %data_7_c28_0" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 72 'load' 'data_7_c28_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%mrv = insertvalue i288 <undef>, i8 %tmp_taskId_V" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 73 'insertvalue' 'mrv' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i288 %mrv, i8 %tmp_checkId_V" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 74 'insertvalue' 'mrv_1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i288 %mrv_1, i16 %tmp_uniId_V" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 75 'insertvalue' 'mrv_2' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i288 %mrv_2, i32 %data_c21_0_load" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 76 'insertvalue' 'mrv_3' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i288 %mrv_3, i32 %data_1_c22_0_load" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 77 'insertvalue' 'mrv_4' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i288 %mrv_4, i32 %data_2_c23_0_load" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 78 'insertvalue' 'mrv_5' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i288 %mrv_5, i32 %data_3_c24_0_load" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 79 'insertvalue' 'mrv_6' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i288 %mrv_6, i32 %data_4_c25_0_load" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 80 'insertvalue' 'mrv_7' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i288 %mrv_7, i32 %data_5_c26_0_load" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 81 'insertvalue' 'mrv_8' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i288 %mrv_8, i32 %data_6_c27_0_load" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 82 'insertvalue' 'mrv_9' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i288 %mrv_9, i32 %data_7_c28_0_load" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 83 'insertvalue' 'mrv_s' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln476 = ret i288 %mrv_s" [detector_solid/abs_solid_detector.cpp:476]   --->   Operation 84 'ret' 'ret_ln476' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 85 [1/2] (2.32ns)   --->   "%dout_AOV_load = load i3 %dout_AOV_addr_16"   --->   Operation 85 'load' 'dout_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 86 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i3 %empty_54, void %.case.7, i3 0, void %load-store-loop.split..exit_crit_edge, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6"   --->   Operation 86 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.95>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dout_AOV_load, i32 %data_6_c27_0"   --->   Operation 87 'store' 'store_ln0' <Predicate = (empty_54 == 6)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 88 'br' 'br_ln0' <Predicate = (empty_54 == 6)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dout_AOV_load, i32 %data_5_c26_0"   --->   Operation 89 'store' 'store_ln0' <Predicate = (empty_54 == 5)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 90 'br' 'br_ln0' <Predicate = (empty_54 == 5)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dout_AOV_load, i32 %data_4_c25_0"   --->   Operation 91 'store' 'store_ln0' <Predicate = (empty_54 == 4)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 92 'br' 'br_ln0' <Predicate = (empty_54 == 4)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dout_AOV_load, i32 %data_3_c24_0"   --->   Operation 93 'store' 'store_ln0' <Predicate = (empty_54 == 3)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 94 'br' 'br_ln0' <Predicate = (empty_54 == 3)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dout_AOV_load, i32 %data_2_c23_0"   --->   Operation 95 'store' 'store_ln0' <Predicate = (empty_54 == 2)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (empty_54 == 2)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dout_AOV_load, i32 %data_1_c22_0"   --->   Operation 97 'store' 'store_ln0' <Predicate = (empty_54 == 1)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 98 'br' 'br_ln0' <Predicate = (empty_54 == 1)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dout_AOV_load, i32 %data_c21_0"   --->   Operation 99 'store' 'store_ln0' <Predicate = (empty_54 == 0)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 100 'br' 'br_ln0' <Predicate = (empty_54 == 0)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dout_AOV_load, i32 %data_7_c28_0"   --->   Operation 101 'store' 'store_ln0' <Predicate = (empty_54 == 7)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 102 'br' 'br_ln0' <Predicate = (empty_54 == 7)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty, i4 %loop_index"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 104 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'alloca' operation ('contr.AOV', detector_solid/abs_solid_detector.cpp:471) [12]  (0 ns)
	'getelementptr' operation ('dout_AOV_addr', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [19]  (0 ns)
	'store' operation ('store_ln145', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) of variable 'bitcast_ln145', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'contr.AOV', detector_solid/abs_solid_detector.cpp:471 [20]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln145', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) of variable 'bitcast_ln145_9', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'contr.AOV', detector_solid/abs_solid_detector.cpp:471 [28]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln145', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) of variable 'bitcast_ln145_11', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'contr.AOV', detector_solid/abs_solid_detector.cpp:471 [36]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln145', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) of variable 'bitcast_ln145_13', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'contr.AOV', detector_solid/abs_solid_detector.cpp:471 [44]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('loop_index_load') on local variable 'loop_index' [52]  (0 ns)
	'getelementptr' operation ('dout_AOV_addr_16') [59]  (0 ns)
	'load' operation ('dout_AOV_load') on array 'contr.AOV', detector_solid/abs_solid_detector.cpp:471 [60]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('dout_AOV_load') on array 'contr.AOV', detector_solid/abs_solid_detector.cpp:471 [60]  (2.32 ns)
	'store' operation ('store_ln0') of variable 'dout_AOV_load' on local variable 'data_c21_0' [82]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
