#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010b6820 .scope module, "tb_hs_buf" "tb_hs_buf" 2 1;
 .timescale 0 0;
P_0000000001106c70 .param/l "DATA_WD" 1 2 4, +C4<00000000000000000000000000000100>;
P_0000000001106ca8 .param/l "HAL_CYCLE" 1 2 3, +C4<00000000000000000000000000000101>;
P_0000000001106ce0 .param/l "RANDOM_FIRE" 1 2 55, C4<1>;
L_0000000001169930 .functor AND 1, v0000000001169430_0, L_000000000116a650, C4<1>, C4<1>;
L_000000000116a570 .functor AND 1, L_000000000116a490, v0000000001169390_0, C4<1>, C4<1>;
v00000000010f71b0_0 .var "clk", 0 0;
v00000000010f7250_0 .var "cnt_in", 3 0;
v00000000010f72f0_0 .net "data_in", 3 0, v00000000010f7250_0;  1 drivers
v00000000010f7390_0 .net "data_out", 3 0, L_0000000001167a90;  1 drivers
v00000000011692f0_0 .net "fire_in", 0 0, L_0000000001169930;  1 drivers
v0000000001169250_0 .net "fire_out", 0 0, L_000000000116a570;  1 drivers
v00000000011682b0_0 .net "ready_in", 0 0, L_000000000116a650;  1 drivers
v0000000001169390_0 .var "ready_out", 0 0;
v00000000011678b0_0 .var "rstn", 0 0;
v0000000001169430_0 .var "valid_in", 0 0;
v0000000001169610_0 .net "valid_out", 0 0, L_000000000116a490;  1 drivers
S_00000000010b69b0 .scope generate, "genblk1" "genblk1" 2 57, 2 57 0, S_00000000010b6820;
 .timescale 0 0;
E_00000000010feb80/0 .event negedge, v00000000010f6e90_0;
E_00000000010feb80/1 .event posedge, v00000000010f7750_0;
E_00000000010feb80 .event/or E_00000000010feb80/0, E_00000000010feb80/1;
S_0000000001107560 .scope module, "hs_buf_ins" "nofsm_ready_hs_buf" 2 43, 3 1 0, S_00000000010b6820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 4 "data_in";
    .port_info 4 /OUTPUT 1 "ready_in";
    .port_info 5 /OUTPUT 1 "valid_out";
    .port_info 6 /OUTPUT 4 "data_out";
    .port_info 7 /INPUT 1 "ready_out";
P_00000000010fdc20 .param/l "DATA_WD" 0 3 2, +C4<00000000000000000000000000000100>;
P_00000000010fdc58 .param/l "EMPTY" 0 3 23, C4<00>;
P_00000000010fdc90 .param/l "FULL" 0 3 23, C4<01>;
L_000000000116a490 .functor OR 1, v00000000010f7110_0, v0000000001169430_0, C4<0>, C4<0>;
L_000000000116a650 .functor OR 1, v00000000010f6df0_0, L_0000000001167b30, C4<0>, C4<0>;
L_0000000001169a10 .functor AND 1, v0000000001169430_0, L_000000000116a650, C4<1>, C4<1>;
L_000000000116a5e0 .functor AND 1, L_000000000116a490, v0000000001169390_0, C4<1>, C4<1>;
v00000000010f76b0_0 .net *"_s5", 0 0, L_0000000001167b30;  1 drivers
v00000000010f7750_0 .net "clk", 0 0, v00000000010f71b0_0;  1 drivers
v00000000010f7b10_0 .net "data_in", 3 0, v00000000010f7250_0;  alias, 1 drivers
v00000000010f7bb0_0 .net "data_out", 3 0, L_0000000001167a90;  alias, 1 drivers
v00000000010f6f30_0 .var "data_out_r", 3 0;
v00000000010f7cf0_0 .net "fire_in", 0 0, L_0000000001169a10;  1 drivers
v00000000010f74d0_0 .net "fire_out", 0 0, L_000000000116a5e0;  1 drivers
v00000000010f7c50_0 .net "ready_in", 0 0, L_000000000116a650;  alias, 1 drivers
v00000000010f7610_0 .net "ready_out", 0 0, v0000000001169390_0;  1 drivers
v00000000010f6df0_0 .var "ready_out_r", 0 0;
v00000000010f6e90_0 .net "rstn", 0 0, v00000000011678b0_0;  1 drivers
v00000000010f7570_0 .net "valid_in", 0 0, v0000000001169430_0;  1 drivers
v00000000010f6fd0_0 .net "valid_out", 0 0, L_000000000116a490;  alias, 1 drivers
v00000000010f7110_0 .var "valid_out_r", 0 0;
L_0000000001167a90 .functor MUXZ 4, v00000000010f7250_0, v00000000010f6f30_0, v00000000010f7110_0, C4<>;
L_0000000001167b30 .reduce/nor v00000000010f7110_0;
    .scope S_00000000010b69b0;
T_0 ;
    %wait E_00000000010feb80;
    %load/vec4 v00000000011678b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001169430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010f7250_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001169430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_func 2 66 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000000001169430_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000011692f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_func 2 69 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000000001169430_0, 0;
    %load/vec4 v00000000010f7250_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000010f7250_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010b69b0;
T_1 ;
    %wait E_00000000010feb80;
    %load/vec4 v00000000011678b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001169390_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %vpi_func 2 80 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000000001169390_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001107560;
T_2 ;
    %wait E_00000000010feb80;
    %load/vec4 v00000000010f6e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010f7110_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000010f7cf0_0;
    %load/vec4 v00000000010f74d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000010f6fd0_0;
    %assign/vec4 v00000000010f7110_0, 0;
    %load/vec4 v00000000010f7b10_0;
    %assign/vec4 v00000000010f6f30_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000010f7cf0_0;
    %nor/r;
    %load/vec4 v00000000010f74d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010f7110_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001107560;
T_3 ;
    %wait E_00000000010feb80;
    %load/vec4 v00000000010f6e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010f6df0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010f7610_0;
    %assign/vec4 v00000000010f6df0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010b6820;
T_4 ;
    %vpi_call 2 26 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000000010b6820;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010f71b0_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v00000000010f71b0_0;
    %inv;
    %store/vec4 v00000000010f71b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000000010b6820;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011678b0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011678b0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../code/tb_hs_buf.v";
    "../code/nofsm_ready_hs.v";
