# Info: [9569]: Logging project transcript to file C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation ctrlrs232c_impl_1 in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
new_project -name ctrlrs232c -folder C:/Users/gse4/Desktop/tp2/precision -createimpl_name ctrlrs232c_impl_1
# COMMAND: add_input_file {synthese.tcl}
add_input_file {synthese.tcl}
# COMMAND: dofile C:/Users/gse4/Desktop/tp2/precision/synthese.tcl
# Info: [9577]: Input directory: C:/Users/gse4/Desktop/tp2/precision
# Info: [15300]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [579]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info: [15326]: Setting Part to: "EP2C35F672C".
# Info: [15327]: Setting Process to: "6".
# Info: [3022]: Reading file: C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [638]: Loading library initialization file C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2017a.11
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2017a.11
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_lnsim_components.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/ctrlrs232c.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/fsmsymb.vhd" ...
# Info: [663]: Top module of the design is set to: ctrlrs232c.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 13:59:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 14:07:03
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.ctrlrs232c(symb): Pre-processing...
# Info: [45144]: Extracted FSM in module work.ctrlrs232c(symb), with state variable = etat_courrant[1:0], async set/reset state(s) = 00 , number of states = 4.
# Info: [45144]: Preserving the original encoding in 4 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         CONFIG	                                 00	                            00
# Info: [40000]: FSM:	    1	             FD	                                 11	                            11
# Info: [40000]: FSM:	    2	          RECEP	                                 01	                            01
# Info: [40000]: FSM:	    3	           EMIS	                                 10	                            10
# Info: [44523]: Root Module work.ctrlrs232c(symb): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 81.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [664]: Finished compiling design.
# Error: [691]: Unable to find specified object(s): m(*) m(*) .
# Warning: [1006]: set_input_delay failed .
dofile C:/Users/gse4/Desktop/tp2/precision/synthese.tcl
# COMMAND: save_project
# Info: [9565]: Saved implementation ctrlrs232c_impl_1 in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
save_project
# COMMAND: dofile C:/Users/gse4/Desktop/tp2/precision/synthese.tcl
# Info: [9577]: Input directory: C:/Users/gse4/Desktop/tp2/precision
# Info: [15300]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [15326]: Setting Part to: "EP2C35F672C".
# Info: [15327]: Setting Process to: "6".
# Warning: [15239]: Input file C:/Users/gse4/Desktop/tp2/ctrlrs232c/ctrlrs232c.vhd already exists in the list. Command options ignored.
# Warning: [15239]: Input file C:/Users/gse4/Desktop/tp2/ctrlrs232c/fsmsymb.vhd already exists in the list. Command options ignored.
# Info: [638]: Loading library initialization file C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2017a.11
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2017a.11
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_lnsim_components.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/ctrlrs232c.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/fsmsymb.vhd" ...
# Info: [663]: Top module of the design is set to: ctrlrs232c.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 13:59:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 14:07:03
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.ctrlrs232c(symb): Pre-processing...
# Info: [45144]: Extracted FSM in module work.ctrlrs232c(symb), with state variable = etat_courrant[1:0], async set/reset state(s) = 00 , number of states = 4.
# Info: [45144]: Preserving the original encoding in 4 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         CONFIG	                                 00	                            00
# Info: [40000]: FSM:	    1	             FD	                                 11	                            11
# Info: [40000]: FSM:	    2	          RECEP	                                 01	                            01
# Info: [40000]: FSM:	    3	           EMIS	                                 10	                            10
# Info: [44523]: Root Module work.ctrlrs232c(symb): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 81.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [3022]: Reading file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/precision_rtl.sdc.
# Info: [664]: Finished compiling design.
# Error: [584]: Invalid argument for set_false_path: -clock
dofile C:/Users/gse4/Desktop/tp2/precision/synthese.tcl
# COMMAND: save_project
# Info: [9565]: Saved implementation ctrlrs232c_impl_1 in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
save_project
# COMMAND: dofile C:/Users/gse4/Desktop/tp2/precision/synthese.tcl
# Info: [9577]: Input directory: C:/Users/gse4/Desktop/tp2/precision
# Info: [15300]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [15326]: Setting Part to: "EP2C35F672C".
# Info: [15327]: Setting Process to: "6".
# Warning: [15239]: Input file C:/Users/gse4/Desktop/tp2/ctrlrs232c/ctrlrs232c.vhd already exists in the list. Command options ignored.
# Warning: [15239]: Input file C:/Users/gse4/Desktop/tp2/ctrlrs232c/fsmsymb.vhd already exists in the list. Command options ignored.
# Info: [638]: Loading library initialization file C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2017a.11
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2017a.11
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_lnsim_components.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/ctrlrs232c.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/fsmsymb.vhd" ...
# Info: [663]: Top module of the design is set to: ctrlrs232c.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 13:59:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 14:07:03
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.ctrlrs232c(symb): Pre-processing...
# Info: [45144]: Extracted FSM in module work.ctrlrs232c(symb), with state variable = etat_courrant[1:0], async set/reset state(s) = 00 , number of states = 4.
# Info: [45144]: Preserving the original encoding in 4 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         CONFIG	                                 00	                            00
# Info: [40000]: FSM:	    1	             FD	                                 11	                            11
# Info: [40000]: FSM:	    2	          RECEP	                                 01	                            01
# Info: [40000]: FSM:	    3	           EMIS	                                 10	                            10
# Info: [44523]: Root Module work.ctrlrs232c(symb): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 81.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [3022]: Reading file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/precision_rtl.sdc.
# Info: [664]: Finished compiling design.
dofile C:/Users/gse4/Desktop/tp2/precision/synthese.tcl
# COMMAND: save_project
# Info: [9565]: Saved implementation ctrlrs232c_impl_1 in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
save_project
# COMMAND: dofile C:/Users/gse4/Desktop/tp2/precision/synthese.tcl
# Info: [9577]: Input directory: C:/Users/gse4/Desktop/tp2/precision
# Info: [15300]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [15326]: Setting Part to: "EP2C35F672C".
# Info: [15327]: Setting Process to: "6".
# Warning: [15239]: Input file C:/Users/gse4/Desktop/tp2/ctrlrs232c/ctrlrs232c.vhd already exists in the list. Command options ignored.
# Warning: [15239]: Input file C:/Users/gse4/Desktop/tp2/ctrlrs232c/fsmsymb.vhd already exists in the list. Command options ignored.
# Info: [638]: Loading library initialization file C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2017a.11
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2017a.11
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_lnsim_components.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/ctrlrs232c.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/fsmsymb.vhd" ...
# Info: [663]: Top module of the design is set to: ctrlrs232c.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 13:59:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 14:07:03
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.ctrlrs232c(symb): Pre-processing...
# Info: [45144]: Extracted FSM in module work.ctrlrs232c(symb), with state variable = etat_courrant[1:0], async set/reset state(s) = 00 , number of states = 4.
# Info: [45144]: Preserving the original encoding in 4 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         CONFIG	                                 00	                            00
# Info: [40000]: FSM:	    1	             FD	                                 11	                            11
# Info: [40000]: FSM:	    2	          RECEP	                                 01	                            01
# Info: [40000]: FSM:	    3	           EMIS	                                 10	                            10
# Info: [44523]: Root Module work.ctrlrs232c(symb): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 81.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [3022]: Reading file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/precision_rtl.sdc.
# Info: [664]: Finished compiling design.
dofile C:/Users/gse4/Desktop/tp2/precision/synthese.tcl
# COMMAND: save_project
# Info: [9565]: Saved implementation ctrlrs232c_impl_1 in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
save_project
# COMMAND: setup_design -encoding=binary
setup_design -encoding=binary
# COMMAND: save_project
# Info: [9565]: Saved implementation ctrlrs232c_impl_1 in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
save_project
# COMMAND: compile
# Info: [638]: Loading library initialization file C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2017a.11
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2017a.11
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_lnsim_components.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/ctrlrs232c.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/fsmsymb.vhd" ...
# Info: [663]: Top module of the design is set to: ctrlrs232c.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 13:59:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 14:07:03
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.ctrlrs232c(symb): Pre-processing...
# Info: [45144]: Extracted FSM in module work.ctrlrs232c(symb), with state variable = etat_courrant[1:0], async set/reset state(s) = 00 , number of states = 4.
# Info: [45144]: Preserving the original encoding in 4 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         CONFIG	                                 00	                            00
# Info: [40000]: FSM:	    1	             FD	                                 11	                            11
# Info: [40000]: FSM:	    2	          RECEP	                                 01	                            01
# Info: [40000]: FSM:	    3	           EMIS	                                 10	                            10
# Info: [44523]: Root Module work.ctrlrs232c(symb): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 81.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [3022]: Reading file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/precision_rtl.sdc.
# Info: [664]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9565]: Saved implementation ctrlrs232c_impl_1 in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
save_project
# COMMAND: save_project
# Info: [9565]: Saved implementation ctrlrs232c_impl_1 in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
save_project
# COMMAND: trace_backward {{port mam}} -register -add -design rtl
trace_backward {{port mam}} -register -add -design rtl
# COMMAND: view_trace_schematic -design rtl
view_trace_schematic -design rtl
# COMMAND: trace_backward {{port mad}} -register -add -design rtl
trace_backward {{port mad}} -register -add -design rtl
# COMMAND: view_trace_schematic -design rtl
view_trace_schematic -design rtl
# COMMAND: reset_trace -design rtl
reset_trace -design rtl
# COMMAND: report_area C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c_area.rep -cell_usage
report_area C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c_area.rep -cell_usage
# COMMAND: compile
# Info: [638]: Loading library initialization file C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2017a.11
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2017a.11
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_lnsim_components.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/ctrlrs232c.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/fsmsymb.vhd" ...
# Info: [663]: Top module of the design is set to: ctrlrs232c.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 13:59:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 14:07:03
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.ctrlrs232c(symb): Pre-processing...
# Info: [45144]: Extracted FSM in module work.ctrlrs232c(symb), with state variable = etat_courrant[1:0], async set/reset state(s) = 00 , number of states = 4.
# Info: [45144]: Preserving the original encoding in 4 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         CONFIG	                                 00	                            00
# Info: [40000]: FSM:	    1	             FD	                                 11	                            11
# Info: [40000]: FSM:	    2	          RECEP	                                 01	                            01
# Info: [40000]: FSM:	    3	           EMIS	                                 10	                            10
# Info: [44523]: Root Module work.ctrlrs232c(symb): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 81.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [3022]: Reading file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/precision_rtl.sdc.
# Info: [664]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [15002]: Optimizing design view:.work.ctrlrs232c.symb
# Info: [3027]: Writing file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c.edf.
# Info: Info, Writing xrf file 'C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c.xrf'
# Info: [3027]: Writing file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c.xrf.
# Info: [3027]: Writing file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c.vqm.
# Info: [3027]: Writing file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c.xrf.
# Info: -- Writing file C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c.tcl
# Info: exq_pr_compile_project gen_vcf ctrlrs232c 1
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12048]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [664]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 2247279599 h 12 m 55.8 s secs.
# Info: [11020]: Overall running time for synthesis: 1.7 s secs.
synthesize
# COMMAND: setup_design -encoding=onehot
setup_design -encoding=onehot
# COMMAND: compile
# Info: [638]: Loading library initialization file C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2017a.11
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2017a.11
# Info: [42502]: Analyzing input file "C:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "C:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim_components.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/ctrlrs232c.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/fsmsymb.vhd" ...
# Info: [663]: Top module of the design is set to: ctrlrs232c.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 13:59:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 14:07:03
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.ctrlrs232c(symb): Pre-processing...
# Info: [45144]: Extracted FSM in module work.ctrlrs232c(symb), with state variable = etat_courrant[3:0], async set/reset state(s) = 0001 , number of states = 4.
# Info: [45144]: Re-encoding 4 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         CONFIG	                               0001	                          0001
# Info: [40000]: FSM:	    1	             FD	                               1000	                          0010
# Info: [40000]: FSM:	    2	          RECEP	                               0010	                          0100
# Info: [40000]: FSM:	    3	           EMIS	                               0100	                          1000
# Info: [44523]: Root Module work.ctrlrs232c(symb): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 81.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [3022]: Reading file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/precision_rtl.sdc.
# Info: [664]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9565]: Saved implementation ctrlrs232c_impl_1 in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
save_project
# COMMAND: compile
# Info: [638]: Loading library initialization file C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2017a.11
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2017a.11
# Info: [42502]: Analyzing input file "C:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "C:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim_components.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/ctrlrs232c.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/fsmsymb.vhd" ...
# Info: [663]: Top module of the design is set to: ctrlrs232c.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 13:59:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 14:07:03
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.ctrlrs232c(symb): Pre-processing...
# Info: [45144]: Extracted FSM in module work.ctrlrs232c(symb), with state variable = etat_courrant[3:0], async set/reset state(s) = 0001 , number of states = 4.
# Info: [45144]: Re-encoding 4 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         CONFIG	                               0001	                          0001
# Info: [40000]: FSM:	    1	             FD	                               1000	                          0010
# Info: [40000]: FSM:	    2	          RECEP	                               0010	                          0100
# Info: [40000]: FSM:	    3	           EMIS	                               0100	                          1000
# Info: [44523]: Root Module work.ctrlrs232c(symb): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 81.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [3022]: Reading file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/precision_rtl.sdc.
# Info: [664]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9565]: Saved implementation ctrlrs232c_impl_1 in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
save_project
# COMMAND: setup_design -reencode_fsm_outputs=false
setup_design -reencode_fsm_outputs=false
# COMMAND: save_project
# Info: [9565]: Saved implementation ctrlrs232c_impl_1 in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
save_project
# COMMAND: compile
# Info: [638]: Loading library initialization file C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2017a.11
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2017a.11
# Info: [42502]: Analyzing input file "C:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "C:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim_components.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/ctrlrs232c.vhd" ...
# Info: [42502]: Analyzing input file "C:/Users/gse4/Desktop/tp2/precision/../ctrlrs232c/fsmsymb.vhd" ...
# Info: [663]: Top module of the design is set to: ctrlrs232c.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 13:59:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 14:07:03
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.ctrlrs232c(symb): Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable etat_courrant[3:0] in module work.ctrlrs232c(symb), because decoding logic needs to be created.
# Info: [44523]: Root Module work.ctrlrs232c(symb): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 81.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [3022]: Reading file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/precision_rtl.sdc.
# Info: [664]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9565]: Saved implementation ctrlrs232c_impl_1 in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
save_project
# COMMAND: trace_forward {{inst reg_etat_courrant(0)} {inst reg_etat_courrant(*)}} -register -add -design rtl
trace_forward {{inst reg_etat_courrant(0)} {inst reg_etat_courrant(*)}} -register -add -design rtl
# COMMAND: view_trace_schematic -design rtl
view_trace_schematic -design rtl
# COMMAND: reset_trace -design rtl
reset_trace -design rtl
# COMMAND: trace_backward {{port mad} {port mam}} -register -add -design rtl
trace_backward {{port mad} {port mam}} -register -add -design rtl
# COMMAND: view_trace_schematic -design rtl
view_trace_schematic -design rtl
# COMMAND: reset_trace -design rtl
reset_trace -design rtl
# COMMAND: synthesize
# Info: [661]: Current working directory: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1.
# Info: [15002]: Optimizing design view:.work.ctrlrs232c.symb
# Info: [3027]: Writing file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c.edf.
# Info: [3027]: Writing file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c.xrf.
# Info: -- Writing file C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c.tcl
# Info: exq_pr_compile_project gen_vcf ctrlrs232c 1
# Info: [3027]: Writing file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c.vqm.
# Info: [3027]: Writing file: C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c.xrf.
# Info: -- Writing file C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c_impl_1/ctrlrs232c.tcl
# Info: exq_pr_compile_project gen_vcf ctrlrs232c 1
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12048]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [664]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 2247279599 h 12 m 55.8 s secs.
# Info: [11020]: Overall running time for synthesis: 0.4 s secs.
synthesize
# COMMAND: set_impl_property -impl ctrlrs232c_impl_1 -name fsmsymb
# Info: [9568]: Appending project transcript to file C:/Users/gse4/Desktop/tp2/precision/fsmsymb/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/Users/gse4/Desktop/tp2/precision/fsmsymb/precision.log.suppressed
# Info: [9562]: Renamed file C:/Users/gse4/Desktop/tp2/precision/fsmsymb/ctrlrs232c_impl_1.psi to C:/Users/gse4/Desktop/tp2/precision/fsmsymb/fsmsymb.psi.
# Info: [9563]: Renamed implementation ctrlrs232c_impl_1 to fsmsymb.
set_impl_property -impl ctrlrs232c_impl_1 -name fsmsymb
# COMMAND: save_project
# Info: [9565]: Saved implementation fsmsymb in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
save_project
# COMMAND: new_impl -name fsmmoore -discard
# Info: [9531]: Created directory: C:/Users/gse4/Desktop/tp2/precision/fsmmoore.
# Info: [9557]: Created implementation fsmmoore in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
# Info: [9568]: Appending project transcript to file C:/Users/gse4/Desktop/tp2/precision/fsmsymb/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/Users/gse4/Desktop/tp2/precision/fsmsymb/precision.log.suppressed
# Info: [15300]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [579]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info: [15326]: Setting Part to: "EP2C35F672C".
# Info: [15327]: Setting Process to: "6".
# Warning: [573]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [638]: Loading library initialization file C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [9552]: Activated implementation fsmsymb in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
activate_impl -impl fsmsymb -discard
# COMMAND: activate_impl -impl fsmmoore -discard
# Info: [9568]: Appending project transcript to file C:/Users/gse4/Desktop/tp2/precision/fsmsymb/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/Users/gse4/Desktop/tp2/precision/fsmsymb/precision.log.suppressed
# Info: [15300]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [579]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info: [15326]: Setting Part to: "EP2C35F672C".
# Info: [15327]: Setting Process to: "6".
# Warning: [573]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [638]: Loading library initialization file C:/MentorGraphics/PS2017.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [9552]: Activated implementation fsmsymb in project C:/Users/gse4/Desktop/tp2/precision/ctrlrs232c.psp.
activate_impl -impl fsmsymb -discard
# COMMAND: activate_impl -impl fsmmoore -discard
