{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 01:51:41 2019 " "Info: Processing started: Sat May 11 01:51:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 80 144 312 96 "Clock" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock register register lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\] lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\] 500.0 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\]\" and destination register \"lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LCFF_X27_Y4_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 2; REG Node = 'lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|din\[8\] 2 COMB LCCOMB_X27_Y4_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X27_Y4_N0; Fanout = 1; COMB Node = 'lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|din\[8\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] lpm_dff1:inst4|lpm_ff:lpm_ff_component|din[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 63 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X27_Y4_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 2; REG Node = 'lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff1:inst4|lpm_ff:lpm_ff_component|din[8] lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] lpm_dff1:inst4|lpm_ff:lpm_ff_component|din[8] lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} lpm_dff1:inst4|lpm_ff:lpm_ff_component|din[8] {} lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.489 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 80 144 312 96 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 80 144 312 96 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X27_Y4_N1 2 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 2; REG Node = 'lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Clock~clkctrl lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.489 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 80 144 312 96 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 80 144 312 96 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X27_Y4_N1 2 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 2; REG Node = 'lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Clock~clkctrl lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] lpm_dff1:inst4|lpm_ff:lpm_ff_component|din[8] lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} lpm_dff1:inst4|lpm_ff:lpm_ff_component|din[8] {} lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\] Write Clock 4.056 ns register " "Info: tsu for register \"lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\]\" (data pin = \"Write\", clock pin = \"Clock\") is 4.056 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.455 ns + Longest pin register " "Info: + Longest pin to register delay is 6.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns Write 1 PIN PIN_AA9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 4; PIN Node = 'Write'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Write } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 104 144 312 120 "Write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.126 ns) + CELL(0.228 ns) 5.126 ns inst15 2 COMB LCCOMB_X26_Y5_N30 9 " "Info: 2: + IC(4.126 ns) + CELL(0.228 ns) = 5.126 ns; Loc. = LCCOMB_X26_Y5_N30; Fanout = 9; COMB Node = 'inst15'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.354 ns" { Write inst15 } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 96 376 440 144 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.746 ns) 6.455 ns lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X27_Y4_N1 2 " "Info: 3: + IC(0.583 ns) + CELL(0.746 ns) = 6.455 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 2; REG Node = 'lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { inst15 lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 27.05 % ) " "Info: Total cell delay = 1.746 ns ( 27.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.709 ns ( 72.95 % ) " "Info: Total interconnect delay = 4.709 ns ( 72.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.455 ns" { Write inst15 lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "6.455 ns" { Write {} Write~combout {} inst15 {} lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 4.126ns 0.583ns } { 0.000ns 0.772ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.489 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 80 144 312 96 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 80 144 312 96 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X27_Y4_N1 2 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 2; REG Node = 'lpm_dff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Clock~clkctrl lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.455 ns" { Write inst15 lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "6.455 ns" { Write {} Write~combout {} inst15 {} lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 4.126ns 0.583ns } { 0.000ns 0.772ns 0.228ns 0.746ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Output\[5\] lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 7.193 ns register " "Info: tco from clock \"Clock\" to destination pin \"Output\[5\]\" through register \"lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is 7.193 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.484 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 80 144 312 96 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 80 144 312 96 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X26_Y5_N5 2 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 2; REG Node = 'lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { Clock~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { Clock Clock~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.615 ns + Longest register pin " "Info: + Longest register to pin delay is 4.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LCFF_X26_Y5_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 2; REG Node = 'lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.272 ns) 1.329 ns lpm_mux1:inst\|lpm_mux:lpm_mux_component\|mux_d4e:auto_generated\|l2_w5_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y4_N18 1 " "Info: 2: + IC(1.057 ns) + CELL(0.272 ns) = 1.329 ns; Loc. = LCCOMB_X27_Y4_N18; Fanout = 1; COMB Node = 'lpm_mux1:inst\|lpm_mux:lpm_mux_component\|mux_d4e:auto_generated\|l2_w5_n0_mux_dataout~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_d4e.tdf" "" { Text "C:/Users/serge/Downloads/CourseWork/db/mux_d4e.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(2.104 ns) 4.615 ns Output\[5\] 3 PIN PIN_R8 0 " "Info: 3: + IC(1.182 ns) + CELL(2.104 ns) = 4.615 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'Output\[5\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~0 Output[5] } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 280 912 1088 296 "Output\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.376 ns ( 51.48 % ) " "Info: Total cell delay = 2.376 ns ( 51.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.239 ns ( 48.52 % ) " "Info: Total interconnect delay = 2.239 ns ( 48.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.615 ns" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~0 Output[5] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.615 ns" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] {} lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~0 {} Output[5] {} } { 0.000ns 1.057ns 1.182ns } { 0.000ns 0.272ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { Clock Clock~clkctrl lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.615 ns" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~0 Output[5] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.615 ns" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] {} lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~0 {} Output[5] {} } { 0.000ns 1.057ns 1.182ns } { 0.000ns 0.272ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Offset\[0\] Output\[0\] 9.306 ns Longest " "Info: Longest tpd from source pin \"Offset\[0\]\" to destination pin \"Output\[0\]\" is 9.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Offset\[0\] 1 PIN PIN_Y15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 9; PIN Node = 'Offset\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Offset[0] } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 56 728 744 224 "Offset\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.733 ns) + CELL(0.378 ns) 5.958 ns lpm_mux1:inst\|lpm_mux:lpm_mux_component\|mux_d4e:auto_generated\|l2_w0_n0_mux_dataout~0 2 COMB LCCOMB_X26_Y5_N14 1 " "Info: 2: + IC(4.733 ns) + CELL(0.378 ns) = 5.958 ns; Loc. = LCCOMB_X26_Y5_N14; Fanout = 1; COMB Node = 'lpm_mux1:inst\|lpm_mux:lpm_mux_component\|mux_d4e:auto_generated\|l2_w0_n0_mux_dataout~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.111 ns" { Offset[0] lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_d4e.tdf" "" { Text "C:/Users/serge/Downloads/CourseWork/db/mux_d4e.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(2.154 ns) 9.306 ns Output\[0\] 3 PIN PIN_R1 0 " "Info: 3: + IC(1.194 ns) + CELL(2.154 ns) = 9.306 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'Output\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~0 Output[0] } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 280 912 1088 296 "Output\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.379 ns ( 36.31 % ) " "Info: Total cell delay = 3.379 ns ( 36.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.927 ns ( 63.69 % ) " "Info: Total interconnect delay = 5.927 ns ( 63.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.306 ns" { Offset[0] lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~0 Output[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "9.306 ns" { Offset[0] {} Offset[0]~combout {} lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~0 {} Output[0] {} } { 0.000ns 0.000ns 4.733ns 1.194ns } { 0.000ns 0.847ns 0.378ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff1:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] Input\[0\] Clock -2.214 ns register " "Info: th for register \"lpm_dff1:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"Input\[0\]\", clock pin = \"Clock\") is -2.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.488 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 80 144 312 96 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 80 144 312 96 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns lpm_dff1:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X26_Y4_N29 2 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X26_Y4_N29; Fanout = 2; REG Node = 'lpm_dff1:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { Clock~clkctrl lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { Clock Clock~clkctrl lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.851 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Input\[0\] 1 PIN PIN_AB8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 8; PIN Node = 'Input\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[0] } "NODE_NAME" } } { "RowBlock.bdf" "" { Schematic "C:/Users/serge/Downloads/CourseWork/RowBlock.bdf" { { 48 144 312 64 "Input\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.786 ns) + CELL(0.053 ns) 4.696 ns lpm_dff1:inst7\|lpm_ff:lpm_ff_component\|din\[0\] 2 COMB LCCOMB_X26_Y4_N28 1 " "Info: 2: + IC(3.786 ns) + CELL(0.053 ns) = 4.696 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 1; COMB Node = 'lpm_dff1:inst7\|lpm_ff:lpm_ff_component\|din\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { Input[0] lpm_dff1:inst7|lpm_ff:lpm_ff_component|din[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 63 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.851 ns lpm_dff1:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X26_Y4_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.851 ns; Loc. = LCFF_X26_Y4_N29; Fanout = 2; REG Node = 'lpm_dff1:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff1:inst7|lpm_ff:lpm_ff_component|din[0] lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 21.95 % ) " "Info: Total cell delay = 1.065 ns ( 21.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.786 ns ( 78.05 % ) " "Info: Total interconnect delay = 3.786 ns ( 78.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.851 ns" { Input[0] lpm_dff1:inst7|lpm_ff:lpm_ff_component|din[0] lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.851 ns" { Input[0] {} Input[0]~combout {} lpm_dff1:inst7|lpm_ff:lpm_ff_component|din[0] {} lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.786ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { Clock Clock~clkctrl lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { Clock {} Clock~combout {} Clock~clkctrl {} lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.851 ns" { Input[0] lpm_dff1:inst7|lpm_ff:lpm_ff_component|din[0] lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.851 ns" { Input[0] {} Input[0]~combout {} lpm_dff1:inst7|lpm_ff:lpm_ff_component|din[0] {} lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.786ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 01:51:42 2019 " "Info: Processing ended: Sat May 11 01:51:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
