

================================================================
== Vitis HLS Report for 'PE_kernel_modulate_1_0_1'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k1  |       19|       19|         6|          2|          1|     8|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      305|      303|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      116|    -|
|Register             |        -|     -|      113|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|      418|      451|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U47  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U48   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  305|  303|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |k1_2_fu_116_p2                    |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln306_fu_110_p2              |      icmp|   0|  0|  12|           4|           5|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          12|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_fifo_1_blk_n               |   9|          2|    1|          2|
    |A_fifo_2_blk_n               |   9|          2|    1|          2|
    |B_fifo_1_0_blk_n             |   9|          2|    1|          2|
    |B_fifo_1_1_blk_n             |   9|          2|    1|          2|
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_sig_allocacmp_v37_load_1  |   9|          2|   32|         64|
    |k1_fu_50                     |   9|          2|    4|          8|
    |v25_1_0                      |   9|          2|   32|         64|
    |v37_fu_46                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 116|         25|  107|        217|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |icmp_ln306_reg_164       |   1|   0|    1|          0|
    |k1_2_reg_168             |   4|   0|    4|          0|
    |k1_fu_50                 |   4|   0|    4|          0|
    |v25_1_0_preg             |  32|   0|   32|          0|
    |v36_reg_183              |  32|   0|   32|          0|
    |v37_fu_46                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 113|   0|  113|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PE_kernel_modulate_1_0.1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PE_kernel_modulate_1_0.1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PE_kernel_modulate_1_0.1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PE_kernel_modulate_1_0.1|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  PE_kernel_modulate_1_0.1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PE_kernel_modulate_1_0.1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PE_kernel_modulate_1_0.1|  return value|
|A_fifo_1_dout              |   in|   32|     ap_fifo|                  A_fifo_1|       pointer|
|A_fifo_1_num_data_valid    |   in|    3|     ap_fifo|                  A_fifo_1|       pointer|
|A_fifo_1_fifo_cap          |   in|    3|     ap_fifo|                  A_fifo_1|       pointer|
|A_fifo_1_empty_n           |   in|    1|     ap_fifo|                  A_fifo_1|       pointer|
|A_fifo_1_read              |  out|    1|     ap_fifo|                  A_fifo_1|       pointer|
|B_fifo_1_0_dout            |   in|   32|     ap_fifo|                B_fifo_1_0|       pointer|
|B_fifo_1_0_num_data_valid  |   in|    5|     ap_fifo|                B_fifo_1_0|       pointer|
|B_fifo_1_0_fifo_cap        |   in|    5|     ap_fifo|                B_fifo_1_0|       pointer|
|B_fifo_1_0_empty_n         |   in|    1|     ap_fifo|                B_fifo_1_0|       pointer|
|B_fifo_1_0_read            |  out|    1|     ap_fifo|                B_fifo_1_0|       pointer|
|A_fifo_2_din               |  out|   32|     ap_fifo|                  A_fifo_2|       pointer|
|A_fifo_2_num_data_valid    |   in|    3|     ap_fifo|                  A_fifo_2|       pointer|
|A_fifo_2_fifo_cap          |   in|    3|     ap_fifo|                  A_fifo_2|       pointer|
|A_fifo_2_full_n            |   in|    1|     ap_fifo|                  A_fifo_2|       pointer|
|A_fifo_2_write             |  out|    1|     ap_fifo|                  A_fifo_2|       pointer|
|B_fifo_1_1_din             |  out|   32|     ap_fifo|                B_fifo_1_1|       pointer|
|B_fifo_1_1_num_data_valid  |   in|    5|     ap_fifo|                B_fifo_1_1|       pointer|
|B_fifo_1_1_fifo_cap        |   in|    5|     ap_fifo|                B_fifo_1_1|       pointer|
|B_fifo_1_1_full_n          |   in|    1|     ap_fifo|                B_fifo_1_1|       pointer|
|B_fifo_1_1_write           |  out|    1|     ap_fifo|                B_fifo_1_1|       pointer|
|v25_1_0                    |  out|   32|     ap_none|                   v25_1_0|       pointer|
+---------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%v37 = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:316]   --->   Operation 9 'alloca' 'v37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:306]   --->   Operation 10 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_1_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_1_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln306 = store i4 0, i4 %k1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:306]   --->   Operation 15 'store' 'store_ln306' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln316 = store i32 0, i32 %v37" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:316]   --->   Operation 16 'store' 'store_ln316' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln306 = br void %for.inc" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:306]   --->   Operation 17 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%k1_1 = load i4 %k1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:306]   --->   Operation 18 'load' 'k1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln306 = icmp_eq  i4 %k1_1, i4 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:306]   --->   Operation 19 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%k1_2 = add i4 %k1_1, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:306]   --->   Operation 20 'add' 'k1_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %icmp_ln306, void %for.inc.split, void %for.end" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:306]   --->   Operation 21 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.33>
ST_3 : Operation 22 [1/1] (1.39ns)   --->   "%A_fifo_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %A_fifo_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:307]   --->   Operation 22 'read' 'A_fifo_1_read' <Predicate = (!icmp_ln306)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%v30 = bitcast i32 %A_fifo_1_read" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:307]   --->   Operation 23 'bitcast' 'v30' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.43ns)   --->   "%B_fifo_1_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_1_0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:310]   --->   Operation 24 'read' 'B_fifo_1_0_read' <Predicate = (!icmp_ln306)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%v32 = bitcast i32 %B_fifo_1_0_read" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:310]   --->   Operation 25 'bitcast' 'v32' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (4.90ns)   --->   "%v36 = fmul i32 %v30, i32 %v32" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:315]   --->   Operation 26 'fmul' 'v36' <Predicate = (!icmp_ln306)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.39ns)   --->   "%write_ln320 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %A_fifo_2, i32 %A_fifo_1_read" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:320]   --->   Operation 27 'write' 'write_ln320' <Predicate = (!icmp_ln306)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 28 [1/1] (1.43ns)   --->   "%write_ln322 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_1_1, i32 %B_fifo_1_0_read" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:322]   --->   Operation 28 'write' 'write_ln322' <Predicate = (!icmp_ln306)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln306 = store i4 %k1_2, i4 %k1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:306]   --->   Operation 29 'store' 'store_ln306' <Predicate = (!icmp_ln306)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 4.90>
ST_4 : Operation 30 [1/2] (4.90ns)   --->   "%v36 = fmul i32 %v30, i32 %v32" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:315]   --->   Operation 30 'fmul' 'v36' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.14>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%v37_load_1 = load i32 %v37" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:317]   --->   Operation 31 'load' 'v37_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [3/3] (6.14ns)   --->   "%v38 = fadd i32 %v37_load_1, i32 %v36" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:317]   --->   Operation 32 'fadd' 'v38' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.14>
ST_6 : Operation 33 [2/3] (6.14ns)   --->   "%v38 = fadd i32 %v37_load_1, i32 %v36" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:317]   --->   Operation 33 'fadd' 'v38' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.53>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln304 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:304]   --->   Operation 34 'specpipeline' 'specpipeline_ln304' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:304]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln304' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln306 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:306]   --->   Operation 36 'specloopname' 'specloopname_ln306' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/3] (6.14ns)   --->   "%v38 = fadd i32 %v37_load_1, i32 %v36" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:317]   --->   Operation 37 'fadd' 'v38' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln316 = store i32 %v38, i32 %v37" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:316]   --->   Operation 38 'store' 'store_ln316' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln306 = br void %for.inc" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:306]   --->   Operation 39 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 1.42>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%v37_load = load i32 %v37" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:325]   --->   Operation 40 'load' 'v37_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (1.42ns)   --->   "%write_ln325 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %v25_1_0, i32 %v37_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:325]   --->   Operation 41 'write' 'write_ln325' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln326 = ret" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:326]   --->   Operation 42 'ret' 'ret_ln326' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v25_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v37                     (alloca           ) [ 011111111]
k1                      (alloca           ) [ 011111110]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
store_ln306             (store            ) [ 000000000]
store_ln316             (store            ) [ 000000000]
br_ln306                (br               ) [ 000000000]
k1_1                    (load             ) [ 000000000]
icmp_ln306              (icmp             ) [ 001111110]
k1_2                    (add              ) [ 000100000]
br_ln306                (br               ) [ 000000000]
A_fifo_1_read           (read             ) [ 000000000]
v30                     (bitcast          ) [ 001010000]
B_fifo_1_0_read         (read             ) [ 000000000]
v32                     (bitcast          ) [ 001010000]
write_ln320             (write            ) [ 000000000]
write_ln322             (write            ) [ 000000000]
store_ln306             (store            ) [ 000000000]
v36                     (fmul             ) [ 001101110]
v37_load_1              (load             ) [ 001100110]
specpipeline_ln304      (specpipeline     ) [ 000000000]
speclooptripcount_ln304 (speclooptripcount) [ 000000000]
specloopname_ln306      (specloopname     ) [ 000000000]
v38                     (fadd             ) [ 000000000]
store_ln316             (store            ) [ 000000000]
br_ln306                (br               ) [ 000000000]
v37_load                (load             ) [ 000000000]
write_ln325             (write            ) [ 000000000]
ret_ln326               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_fifo_1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_fifo_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_fifo_1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v25_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v25_1_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="v37_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v37/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="k1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="A_fifo_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_fifo_1_read/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="B_fifo_1_0_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_fifo_1_0_read/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln320_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln320/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln322_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln322/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln325_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln325/8 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="1"/>
<pin id="92" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v38/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v36/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln306_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln316_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="k1_1_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k1_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln306_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="k1_2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k1_2/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v30_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v30/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="v32_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v32/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln306_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="0" index="1" bw="4" slack="2"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v37_load_1_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="4"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v37_load_1/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln316_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="6"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="v37_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v37_load/8 "/>
</bind>
</comp>

<comp id="149" class="1005" name="v37_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v37 "/>
</bind>
</comp>

<comp id="157" class="1005" name="k1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="icmp_ln306_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="168" class="1005" name="k1_2_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="1"/>
<pin id="170" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k1_2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="v30_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v30 "/>
</bind>
</comp>

<comp id="178" class="1005" name="v32_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v32 "/>
</bind>
</comp>

<comp id="183" class="1005" name="v36_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v36 "/>
</bind>
</comp>

<comp id="188" class="1005" name="v37_load_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v37_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="54" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="60" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="54" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="130"><net_src comp="60" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="139"><net_src comp="136" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="144"><net_src comp="89" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="145" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="152"><net_src comp="46" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="50" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="167"><net_src comp="110" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="116" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="176"><net_src comp="122" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="181"><net_src comp="127" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="186"><net_src comp="93" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="191"><net_src comp="136" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="89" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_fifo_2 | {3 }
	Port: B_fifo_1_1 | {3 }
	Port: v25_1_0 | {8 }
 - Input state : 
	Port: PE_kernel_modulate_1_0.1 : A_fifo_1 | {3 }
	Port: PE_kernel_modulate_1_0.1 : B_fifo_1_0 | {3 }
	Port: PE_kernel_modulate_1_0.1 : v25_1_0 | {}
  - Chain level:
	State 1
		store_ln306 : 1
		store_ln316 : 1
	State 2
		icmp_ln306 : 1
		k1_2 : 1
		br_ln306 : 2
	State 3
		v36 : 1
	State 4
	State 5
		v38 : 1
	State 6
	State 7
		store_ln316 : 1
	State 8
		write_ln325 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_89         |    2    |   177   |   226   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_93         |    3    |   128   |    77   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln306_fu_110     |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|    add   |         k1_2_fu_116        |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|   read   |  A_fifo_1_read_read_fu_54  |    0    |    0    |    0    |
|          | B_fifo_1_0_read_read_fu_60 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   write_ln320_write_fu_66  |    0    |    0    |    0    |
|   write  |   write_ln322_write_fu_74  |    0    |    0    |    0    |
|          |   write_ln325_write_fu_82  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   305   |   327   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|icmp_ln306_reg_164|    1   |
|   k1_2_reg_168   |    4   |
|    k1_reg_157    |    4   |
|    v30_reg_173   |   32   |
|    v32_reg_178   |   32   |
|    v36_reg_183   |   32   |
|v37_load_1_reg_188|   32   |
|    v37_reg_149   |   32   |
+------------------+--------+
|       Total      |   169  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_89 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_93 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_93 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   192  ||  1.161  ||    27   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   305  |   327  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   169  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   474  |   354  |
+-----------+--------+--------+--------+--------+
