
Demo9_2_StreamBuffer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bc8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  08007d58  08007d58  00008d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e7c  08007e7c  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007e7c  08007e7c  00008e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e84  08007e84  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e84  08007e84  00008e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007e88  08007e88  00008e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007e8c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          00004c10  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004c7c  20004c7c  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ce5e  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000041d7  00000000  00000000  00025efa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001848  00000000  00000000  0002a0d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012bf  00000000  00000000  0002b920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025abe  00000000  00000000  0002cbdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c54c  00000000  00000000  0005269d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df596  00000000  00000000  0006ebe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014e17f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006e5c  00000000  00000000  0014e1c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00155020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007d40 	.word	0x08007d40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08007d40 	.word	0x08007d40

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_Show */
  Task_ShowHandle = osThreadNew(AppTask_Show, NULL, &Task_Show_attributes);
 80005b0:	4a08      	ldr	r2, [pc, #32]	@ (80005d4 <MX_FREERTOS_Init+0x28>)
 80005b2:	2100      	movs	r1, #0
 80005b4:	4808      	ldr	r0, [pc, #32]	@ (80005d8 <MX_FREERTOS_Init+0x2c>)
 80005b6:	f002 ffbd 	bl	8003534 <osThreadNew>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4a07      	ldr	r2, [pc, #28]	@ (80005dc <MX_FREERTOS_Init+0x30>)
 80005be:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  msgBuffer=xMessageBufferCreate(MSG_BUFFER_LEN);		//创建消息缓存区
 80005c0:	2201      	movs	r2, #1
 80005c2:	2100      	movs	r1, #0
 80005c4:	2032      	movs	r0, #50	@ 0x32
 80005c6:	f003 fe29 	bl	800421c <xStreamBufferGenericCreate>
 80005ca:	4603      	mov	r3, r0
 80005cc:	4a04      	ldr	r2, [pc, #16]	@ (80005e0 <MX_FREERTOS_Init+0x34>)
 80005ce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80005d0:	bf00      	nop
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	08007e0c 	.word	0x08007e0c
 80005d8:	080005e5 	.word	0x080005e5
 80005dc:	2000008c 	.word	0x2000008c
 80005e0:	20000088 	.word	0x20000088

080005e4 <AppTask_Show>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_AppTask_Show */
void AppTask_Show(void *argument)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b088      	sub	sp, #32
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN AppTask_Show */
	/* Infinite loop */
	uint8_t dtArray[MSG_MAX_LEN];									//读出的数据临时保存数组
	for(;;)
	{
		uint16_t realCnt=xMessageBufferReceive(msgBuffer, dtArray,
 80005ec:	4b0b      	ldr	r3, [pc, #44]	@ (800061c <AppTask_Show+0x38>)
 80005ee:	6818      	ldr	r0, [r3, #0]
 80005f0:	f107 0108 	add.w	r1, r7, #8
 80005f4:	f04f 33ff 	mov.w	r3, #4294967295
 80005f8:	2214      	movs	r2, #20
 80005fa:	f003 ff51 	bl	80044a0 <xStreamBufferReceive>
 80005fe:	4603      	mov	r3, r0
 8000600:	83fb      	strh	r3, [r7, #30]
				MSG_MAX_LEN, portMAX_DELAY);					//读取消息
		printf("Read message bytes   : %d\r\n", realCnt);		//实际读出字节数
 8000602:	8bfb      	ldrh	r3, [r7, #30]
 8000604:	4619      	mov	r1, r3
 8000606:	4806      	ldr	r0, [pc, #24]	@ (8000620 <AppTask_Show+0x3c>)
 8000608:	f006 faf8 	bl	8006bfc <iprintf>
		printf("message string Read  : %s\r\n", dtArray);		//显示读出的消息字符串
 800060c:	f107 0308 	add.w	r3, r7, #8
 8000610:	4619      	mov	r1, r3
 8000612:	4804      	ldr	r0, [pc, #16]	@ (8000624 <AppTask_Show+0x40>)
 8000614:	f006 faf2 	bl	8006bfc <iprintf>
	{
 8000618:	bf00      	nop
 800061a:	e7e7      	b.n	80005ec <AppTask_Show+0x8>
 800061c:	20000088 	.word	0x20000088
 8000620:	08007d64 	.word	0x08007d64
 8000624:	08007d80 	.word	0x08007d80

08000628 <HAL_RTCEx_WakeUpTimerEventCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b090      	sub	sp, #64	@ 0x40
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	if (HAL_RTC_GetTime(hrtc, &sTime,  RTC_FORMAT_BIN) != HAL_OK)
 8000630:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000634:	2200      	movs	r2, #0
 8000636:	4619      	mov	r1, r3
 8000638:	6878      	ldr	r0, [r7, #4]
 800063a:	f001 fd70 	bl	800211e <HAL_RTC_GetTime>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d150      	bne.n	80006e6 <HAL_RTCEx_WakeUpTimerEventCallback+0xbe>
		return;
	if (HAL_RTC_GetDate(hrtc, &sDate,  RTC_FORMAT_BIN) !=HAL_OK)
 8000644:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000648:	2200      	movs	r2, #0
 800064a:	4619      	mov	r1, r3
 800064c:	6878      	ldr	r0, [r7, #4]
 800064e:	f001 fe48 	bl	80022e2 <HAL_RTC_GetDate>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d148      	bne.n	80006ea <HAL_RTCEx_WakeUpTimerEventCallback+0xc2>
		return;

	char dtArray[MSG_MAX_LEN];   								//存储消息的数组， MSG_MAX_LEN=20
	if ((sTime.Seconds % 2)==0)  									//分奇偶秒，发送不同长度的消息字符串
 8000658:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800065c:	f003 0301 	and.w	r3, r3, #1
 8000660:	b2db      	uxtb	r3, r3
 8000662:	2b00      	cmp	r3, #0
 8000664:	d109      	bne.n	800067a <HAL_RTCEx_WakeUpTimerEventCallback+0x52>
		siprintf(dtArray,"Seconds = %u\r\n",sTime.Seconds);	//转换为字符串,自动加'\0'
 8000666:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800066a:	461a      	mov	r2, r3
 800066c:	f107 0310 	add.w	r3, r7, #16
 8000670:	4920      	ldr	r1, [pc, #128]	@ (80006f4 <HAL_RTCEx_WakeUpTimerEventCallback+0xcc>)
 8000672:	4618      	mov	r0, r3
 8000674:	f006 fad4 	bl	8006c20 <siprintf>
 8000678:	e008      	b.n	800068c <HAL_RTCEx_WakeUpTimerEventCallback+0x64>
		//sprintf(dtArray,"Seconds = %u\r\n",sTime.Seconds);
	else
		//siprintf(dtArray,"Minute = %u\r\n",sTime.Minutes);		//转换为字符串,自动加'\0'
		sprintf(dtArray,"Minute = %u\r\n",sTime.Minutes);
 800067a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800067e:	461a      	mov	r2, r3
 8000680:	f107 0310 	add.w	r3, r7, #16
 8000684:	491c      	ldr	r1, [pc, #112]	@ (80006f8 <HAL_RTCEx_WakeUpTimerEventCallback+0xd0>)
 8000686:	4618      	mov	r0, r3
 8000688:	f006 faca 	bl	8006c20 <siprintf>
	uint8_t bytesCount=strlen(dtArray);							//字符串长度，不带最后的结束符
 800068c:	f107 0310 	add.w	r3, r7, #16
 8000690:	4618      	mov	r0, r3
 8000692:	f7ff fd9d 	bl	80001d0 <strlen>
 8000696:	4603      	mov	r3, r0
 8000698:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	BaseType_t  highTaskWoken=pdFALSE;
 800069c:	2300      	movs	r3, #0
 800069e:	60fb      	str	r3, [r7, #12]
	if (msgBuffer != NULL)
 80006a0:	4b16      	ldr	r3, [pc, #88]	@ (80006fc <HAL_RTCEx_WakeUpTimerEventCallback+0xd4>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d021      	beq.n	80006ec <HAL_RTCEx_WakeUpTimerEventCallback+0xc4>
	{
		uint16_t  realCnt=xMessageBufferSendFromISR(msgBuffer,
 80006a8:	4b14      	ldr	r3, [pc, #80]	@ (80006fc <HAL_RTCEx_WakeUpTimerEventCallback+0xd4>)
 80006aa:	6818      	ldr	r0, [r3, #0]
 80006ac:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80006b0:	3301      	adds	r3, #1
 80006b2:	461a      	mov	r2, r3
 80006b4:	f107 030c 	add.w	r3, r7, #12
 80006b8:	f107 0110 	add.w	r1, r7, #16
 80006bc:	f003 fe40 	bl	8004340 <xStreamBufferSendFromISR>
 80006c0:	4603      	mov	r3, r0
 80006c2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
				dtArray, bytesCount+1, &highTaskWoken);  // bytesCount+1，带结束符'\0'

		printf("Write bytes=   %d\r\n", realCnt);				//实际写入消息长度
 80006c4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80006c6:	4619      	mov	r1, r3
 80006c8:	480d      	ldr	r0, [pc, #52]	@ (8000700 <HAL_RTCEx_WakeUpTimerEventCallback+0xd8>)
 80006ca:	f006 fa97 	bl	8006bfc <iprintf>
		portYIELD_FROM_ISR(highTaskWoken);					//申请进行一次任务调度
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d00b      	beq.n	80006ec <HAL_RTCEx_WakeUpTimerEventCallback+0xc4>
 80006d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000704 <HAL_RTCEx_WakeUpTimerEventCallback+0xdc>)
 80006d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	f3bf 8f4f 	dsb	sy
 80006e0:	f3bf 8f6f 	isb	sy
 80006e4:	e002      	b.n	80006ec <HAL_RTCEx_WakeUpTimerEventCallback+0xc4>
		return;
 80006e6:	bf00      	nop
 80006e8:	e000      	b.n	80006ec <HAL_RTCEx_WakeUpTimerEventCallback+0xc4>
		return;
 80006ea:	bf00      	nop
	}
}
 80006ec:	3740      	adds	r7, #64	@ 0x40
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	08007d9c 	.word	0x08007d9c
 80006f8:	08007dac 	.word	0x08007dac
 80006fc:	20000088 	.word	0x20000088
 8000700:	08007dbc 	.word	0x08007dbc
 8000704:	e000ed04 	.word	0xe000ed04

08000708 <__io_putchar>:

int __io_putchar(int ch)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
 8000710:	1d39      	adds	r1, r7, #4
 8000712:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000716:	2201      	movs	r2, #1
 8000718:	4803      	ldr	r0, [pc, #12]	@ (8000728 <__io_putchar+0x20>)
 800071a:	f002 fac1 	bl	8002ca0 <HAL_UART_Transmit>
	return ch;
 800071e:	687b      	ldr	r3, [r7, #4]
}
 8000720:	4618      	mov	r0, r3
 8000722:	3708      	adds	r7, #8
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	200000fc 	.word	0x200000fc

0800072c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800072c:	b480      	push	{r7}
 800072e:	b085      	sub	sp, #20
 8000730:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	60fb      	str	r3, [r7, #12]
 8000736:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <MX_GPIO_Init+0x84>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	4a1d      	ldr	r2, [pc, #116]	@ (80007b0 <MX_GPIO_Init+0x84>)
 800073c:	f043 0304 	orr.w	r3, r3, #4
 8000740:	6313      	str	r3, [r2, #48]	@ 0x30
 8000742:	4b1b      	ldr	r3, [pc, #108]	@ (80007b0 <MX_GPIO_Init+0x84>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	f003 0304 	and.w	r3, r3, #4
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	60bb      	str	r3, [r7, #8]
 8000752:	4b17      	ldr	r3, [pc, #92]	@ (80007b0 <MX_GPIO_Init+0x84>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	4a16      	ldr	r2, [pc, #88]	@ (80007b0 <MX_GPIO_Init+0x84>)
 8000758:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800075c:	6313      	str	r3, [r2, #48]	@ 0x30
 800075e:	4b14      	ldr	r3, [pc, #80]	@ (80007b0 <MX_GPIO_Init+0x84>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000766:	60bb      	str	r3, [r7, #8]
 8000768:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	607b      	str	r3, [r7, #4]
 800076e:	4b10      	ldr	r3, [pc, #64]	@ (80007b0 <MX_GPIO_Init+0x84>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	4a0f      	ldr	r2, [pc, #60]	@ (80007b0 <MX_GPIO_Init+0x84>)
 8000774:	f043 0302 	orr.w	r3, r3, #2
 8000778:	6313      	str	r3, [r2, #48]	@ 0x30
 800077a:	4b0d      	ldr	r3, [pc, #52]	@ (80007b0 <MX_GPIO_Init+0x84>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077e:	f003 0302 	and.w	r3, r3, #2
 8000782:	607b      	str	r3, [r7, #4]
 8000784:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	603b      	str	r3, [r7, #0]
 800078a:	4b09      	ldr	r3, [pc, #36]	@ (80007b0 <MX_GPIO_Init+0x84>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	4a08      	ldr	r2, [pc, #32]	@ (80007b0 <MX_GPIO_Init+0x84>)
 8000790:	f043 0301 	orr.w	r3, r3, #1
 8000794:	6313      	str	r3, [r2, #48]	@ 0x30
 8000796:	4b06      	ldr	r3, [pc, #24]	@ (80007b0 <MX_GPIO_Init+0x84>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	603b      	str	r3, [r7, #0]
 80007a0:	683b      	ldr	r3, [r7, #0]

}
 80007a2:	bf00      	nop
 80007a4:	3714      	adds	r7, #20
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	40023800 	.word	0x40023800

080007b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b4:	b5b0      	push	{r4, r5, r7, lr}
 80007b6:	b08a      	sub	sp, #40	@ 0x28
 80007b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ba:	f000 fb69 	bl	8000e90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007be:	f000 f823 	bl	8000808 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c2:	f7ff ffb3 	bl	800072c <MX_GPIO_Init>
  MX_RTC_Init();
 80007c6:	f000 f8a3 	bl	8000910 <MX_RTC_Init>
  MX_USART3_UART_Init();
 80007ca:	f000 fac5 	bl	8000d58 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  //Start Menu
  uint8_t startstr[] = "Demo9_2:Using Message Buffer.\r\n\r\n";
 80007ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000800 <main+0x4c>)
 80007d0:	1d3c      	adds	r4, r7, #4
 80007d2:	461d      	mov	r5, r3
 80007d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007dc:	682b      	ldr	r3, [r5, #0]
 80007de:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr,sizeof(startstr),0xFFFF);
 80007e0:	1d39      	adds	r1, r7, #4
 80007e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007e6:	2222      	movs	r2, #34	@ 0x22
 80007e8:	4806      	ldr	r0, [pc, #24]	@ (8000804 <main+0x50>)
 80007ea:	f002 fa59 	bl	8002ca0 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007ee:	f002 fe57 	bl	80034a0 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80007f2:	f7ff fedb 	bl	80005ac <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80007f6:	f002 fe77 	bl	80034e8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007fa:	bf00      	nop
 80007fc:	e7fd      	b.n	80007fa <main+0x46>
 80007fe:	bf00      	nop
 8000800:	08007dd0 	.word	0x08007dd0
 8000804:	200000fc 	.word	0x200000fc

08000808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b094      	sub	sp, #80	@ 0x50
 800080c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080e:	f107 0320 	add.w	r3, r7, #32
 8000812:	2230      	movs	r2, #48	@ 0x30
 8000814:	2100      	movs	r1, #0
 8000816:	4618      	mov	r0, r3
 8000818:	f006 fa67 	bl	8006cea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800081c:	f107 030c 	add.w	r3, r7, #12
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]
 800082a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800082c:	2300      	movs	r3, #0
 800082e:	60bb      	str	r3, [r7, #8]
 8000830:	4b29      	ldr	r3, [pc, #164]	@ (80008d8 <SystemClock_Config+0xd0>)
 8000832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000834:	4a28      	ldr	r2, [pc, #160]	@ (80008d8 <SystemClock_Config+0xd0>)
 8000836:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800083a:	6413      	str	r3, [r2, #64]	@ 0x40
 800083c:	4b26      	ldr	r3, [pc, #152]	@ (80008d8 <SystemClock_Config+0xd0>)
 800083e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000840:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000848:	2300      	movs	r3, #0
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	4b23      	ldr	r3, [pc, #140]	@ (80008dc <SystemClock_Config+0xd4>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a22      	ldr	r2, [pc, #136]	@ (80008dc <SystemClock_Config+0xd4>)
 8000852:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000856:	6013      	str	r3, [r2, #0]
 8000858:	4b20      	ldr	r3, [pc, #128]	@ (80008dc <SystemClock_Config+0xd4>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000864:	2309      	movs	r3, #9
 8000866:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000868:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800086c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800086e:	2301      	movs	r3, #1
 8000870:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000872:	2302      	movs	r3, #2
 8000874:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000876:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800087a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800087c:	2319      	movs	r3, #25
 800087e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000880:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000884:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000886:	2302      	movs	r3, #2
 8000888:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800088a:	2304      	movs	r3, #4
 800088c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088e:	f107 0320 	add.w	r3, r7, #32
 8000892:	4618      	mov	r0, r3
 8000894:	f000 fdbc 	bl	8001410 <HAL_RCC_OscConfig>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800089e:	f000 f831 	bl	8000904 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a2:	230f      	movs	r3, #15
 80008a4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008a6:	2302      	movs	r3, #2
 80008a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008aa:	2300      	movs	r3, #0
 80008ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008ae:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008b8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008ba:	f107 030c 	add.w	r3, r7, #12
 80008be:	2105      	movs	r1, #5
 80008c0:	4618      	mov	r0, r3
 80008c2:	f001 f81d 	bl	8001900 <HAL_RCC_ClockConfig>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80008cc:	f000 f81a 	bl	8000904 <Error_Handler>
  }
}
 80008d0:	bf00      	nop
 80008d2:	3750      	adds	r7, #80	@ 0x50
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	40023800 	.word	0x40023800
 80008dc:	40007000 	.word	0x40007000

080008e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a04      	ldr	r2, [pc, #16]	@ (8000900 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d101      	bne.n	80008f6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80008f2:	f000 faef 	bl	8000ed4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40001000 	.word	0x40001000

08000904 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000908:	b672      	cpsid	i
}
 800090a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800090c:	bf00      	nop
 800090e:	e7fd      	b.n	800090c <Error_Handler+0x8>

08000910 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b086      	sub	sp, #24
 8000914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000916:	1d3b      	adds	r3, r7, #4
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]
 8000922:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000924:	2300      	movs	r3, #0
 8000926:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000928:	4b29      	ldr	r3, [pc, #164]	@ (80009d0 <MX_RTC_Init+0xc0>)
 800092a:	4a2a      	ldr	r2, [pc, #168]	@ (80009d4 <MX_RTC_Init+0xc4>)
 800092c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800092e:	4b28      	ldr	r3, [pc, #160]	@ (80009d0 <MX_RTC_Init+0xc0>)
 8000930:	2200      	movs	r2, #0
 8000932:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000934:	4b26      	ldr	r3, [pc, #152]	@ (80009d0 <MX_RTC_Init+0xc0>)
 8000936:	227f      	movs	r2, #127	@ 0x7f
 8000938:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800093a:	4b25      	ldr	r3, [pc, #148]	@ (80009d0 <MX_RTC_Init+0xc0>)
 800093c:	22ff      	movs	r2, #255	@ 0xff
 800093e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000940:	4b23      	ldr	r3, [pc, #140]	@ (80009d0 <MX_RTC_Init+0xc0>)
 8000942:	2200      	movs	r2, #0
 8000944:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000946:	4b22      	ldr	r3, [pc, #136]	@ (80009d0 <MX_RTC_Init+0xc0>)
 8000948:	2200      	movs	r2, #0
 800094a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800094c:	4b20      	ldr	r3, [pc, #128]	@ (80009d0 <MX_RTC_Init+0xc0>)
 800094e:	2200      	movs	r2, #0
 8000950:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000952:	481f      	ldr	r0, [pc, #124]	@ (80009d0 <MX_RTC_Init+0xc0>)
 8000954:	f001 fac8 	bl	8001ee8 <HAL_RTC_Init>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800095e:	f7ff ffd1 	bl	8000904 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 11;
 8000962:	230b      	movs	r3, #11
 8000964:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 45;
 8000966:	232d      	movs	r3, #45	@ 0x2d
 8000968:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 15;
 800096a:	230f      	movs	r3, #15
 800096c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800096e:	2300      	movs	r3, #0
 8000970:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000972:	2300      	movs	r3, #0
 8000974:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000976:	1d3b      	adds	r3, r7, #4
 8000978:	2200      	movs	r2, #0
 800097a:	4619      	mov	r1, r3
 800097c:	4814      	ldr	r0, [pc, #80]	@ (80009d0 <MX_RTC_Init+0xc0>)
 800097e:	f001 fb34 	bl	8001fea <HAL_RTC_SetTime>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000988:	f7ff ffbc 	bl	8000904 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 800098c:	2306      	movs	r3, #6
 800098e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8000990:	2305      	movs	r3, #5
 8000992:	707b      	strb	r3, [r7, #1]
  sDate.Date = 24;
 8000994:	2318      	movs	r3, #24
 8000996:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 25;
 8000998:	2319      	movs	r3, #25
 800099a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800099c:	463b      	mov	r3, r7
 800099e:	2200      	movs	r2, #0
 80009a0:	4619      	mov	r1, r3
 80009a2:	480b      	ldr	r0, [pc, #44]	@ (80009d0 <MX_RTC_Init+0xc0>)
 80009a4:	f001 fc19 	bl	80021da <HAL_RTC_SetDate>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80009ae:	f7ff ffa9 	bl	8000904 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80009b2:	2204      	movs	r2, #4
 80009b4:	2100      	movs	r1, #0
 80009b6:	4806      	ldr	r0, [pc, #24]	@ (80009d0 <MX_RTC_Init+0xc0>)
 80009b8:	f001 fda0 	bl	80024fc <HAL_RTCEx_SetWakeUpTimer_IT>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 80009c2:	f7ff ff9f 	bl	8000904 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80009c6:	bf00      	nop
 80009c8:	3718      	adds	r7, #24
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	20000090 	.word	0x20000090
 80009d4:	40002800 	.word	0x40002800

080009d8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009e0:	f107 0308 	add.w	r3, r7, #8
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
  if(rtcHandle->Instance==RTC)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	4a10      	ldr	r2, [pc, #64]	@ (8000a34 <HAL_RTC_MspInit+0x5c>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d119      	bne.n	8000a2c <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80009f8:	2302      	movs	r3, #2
 80009fa:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80009fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a00:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a02:	f107 0308 	add.w	r3, r7, #8
 8000a06:	4618      	mov	r0, r3
 8000a08:	f001 f98c 	bl	8001d24 <HAL_RCCEx_PeriphCLKConfig>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000a12:	f7ff ff77 	bl	8000904 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000a16:	4b08      	ldr	r3, [pc, #32]	@ (8000a38 <HAL_RTC_MspInit+0x60>)
 8000a18:	2201      	movs	r2, #1
 8000a1a:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 5, 0);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	2105      	movs	r1, #5
 8000a20:	2003      	movs	r0, #3
 8000a22:	f000 fb2f 	bl	8001084 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8000a26:	2003      	movs	r0, #3
 8000a28:	f000 fb48 	bl	80010bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000a2c:	bf00      	nop
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	40002800 	.word	0x40002800
 8000a38:	42470e3c 	.word	0x42470e3c

08000a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	607b      	str	r3, [r7, #4]
 8000a46:	4b12      	ldr	r3, [pc, #72]	@ (8000a90 <HAL_MspInit+0x54>)
 8000a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a4a:	4a11      	ldr	r2, [pc, #68]	@ (8000a90 <HAL_MspInit+0x54>)
 8000a4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a50:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a52:	4b0f      	ldr	r3, [pc, #60]	@ (8000a90 <HAL_MspInit+0x54>)
 8000a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	603b      	str	r3, [r7, #0]
 8000a62:	4b0b      	ldr	r3, [pc, #44]	@ (8000a90 <HAL_MspInit+0x54>)
 8000a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a66:	4a0a      	ldr	r2, [pc, #40]	@ (8000a90 <HAL_MspInit+0x54>)
 8000a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a6e:	4b08      	ldr	r3, [pc, #32]	@ (8000a90 <HAL_MspInit+0x54>)
 8000a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a76:	603b      	str	r3, [r7, #0]
 8000a78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	210f      	movs	r1, #15
 8000a7e:	f06f 0001 	mvn.w	r0, #1
 8000a82:	f000 faff 	bl	8001084 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a86:	bf00      	nop
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40023800 	.word	0x40023800

08000a94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08e      	sub	sp, #56	@ 0x38
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	4b33      	ldr	r3, [pc, #204]	@ (8000b78 <HAL_InitTick+0xe4>)
 8000aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aac:	4a32      	ldr	r2, [pc, #200]	@ (8000b78 <HAL_InitTick+0xe4>)
 8000aae:	f043 0310 	orr.w	r3, r3, #16
 8000ab2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ab4:	4b30      	ldr	r3, [pc, #192]	@ (8000b78 <HAL_InitTick+0xe4>)
 8000ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab8:	f003 0310 	and.w	r3, r3, #16
 8000abc:	60fb      	str	r3, [r7, #12]
 8000abe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ac0:	f107 0210 	add.w	r2, r7, #16
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	4611      	mov	r1, r2
 8000aca:	4618      	mov	r0, r3
 8000acc:	f001 f8f8 	bl	8001cc0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ad0:	6a3b      	ldr	r3, [r7, #32]
 8000ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d103      	bne.n	8000ae2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ada:	f001 f8c9 	bl	8001c70 <HAL_RCC_GetPCLK1Freq>
 8000ade:	6378      	str	r0, [r7, #52]	@ 0x34
 8000ae0:	e004      	b.n	8000aec <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000ae2:	f001 f8c5 	bl	8001c70 <HAL_RCC_GetPCLK1Freq>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	005b      	lsls	r3, r3, #1
 8000aea:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000aee:	4a23      	ldr	r2, [pc, #140]	@ (8000b7c <HAL_InitTick+0xe8>)
 8000af0:	fba2 2303 	umull	r2, r3, r2, r3
 8000af4:	0c9b      	lsrs	r3, r3, #18
 8000af6:	3b01      	subs	r3, #1
 8000af8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000afa:	4b21      	ldr	r3, [pc, #132]	@ (8000b80 <HAL_InitTick+0xec>)
 8000afc:	4a21      	ldr	r2, [pc, #132]	@ (8000b84 <HAL_InitTick+0xf0>)
 8000afe:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b00:	4b1f      	ldr	r3, [pc, #124]	@ (8000b80 <HAL_InitTick+0xec>)
 8000b02:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b06:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b08:	4a1d      	ldr	r2, [pc, #116]	@ (8000b80 <HAL_InitTick+0xec>)
 8000b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b0c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b80 <HAL_InitTick+0xec>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b14:	4b1a      	ldr	r3, [pc, #104]	@ (8000b80 <HAL_InitTick+0xec>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b1a:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <HAL_InitTick+0xec>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b20:	4817      	ldr	r0, [pc, #92]	@ (8000b80 <HAL_InitTick+0xec>)
 8000b22:	f001 fdd1 	bl	80026c8 <HAL_TIM_Base_Init>
 8000b26:	4603      	mov	r3, r0
 8000b28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d11b      	bne.n	8000b6c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b34:	4812      	ldr	r0, [pc, #72]	@ (8000b80 <HAL_InitTick+0xec>)
 8000b36:	f001 fe21 	bl	800277c <HAL_TIM_Base_Start_IT>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000b40:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d111      	bne.n	8000b6c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b48:	2036      	movs	r0, #54	@ 0x36
 8000b4a:	f000 fab7 	bl	80010bc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2b0f      	cmp	r3, #15
 8000b52:	d808      	bhi.n	8000b66 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b54:	2200      	movs	r2, #0
 8000b56:	6879      	ldr	r1, [r7, #4]
 8000b58:	2036      	movs	r0, #54	@ 0x36
 8000b5a:	f000 fa93 	bl	8001084 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b88 <HAL_InitTick+0xf4>)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6013      	str	r3, [r2, #0]
 8000b64:	e002      	b.n	8000b6c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000b66:	2301      	movs	r3, #1
 8000b68:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3738      	adds	r7, #56	@ 0x38
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40023800 	.word	0x40023800
 8000b7c:	431bde83 	.word	0x431bde83
 8000b80:	200000b0 	.word	0x200000b0
 8000b84:	40001000 	.word	0x40001000
 8000b88:	20000004 	.word	0x20000004

08000b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <NMI_Handler+0x4>

08000b94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <HardFault_Handler+0x4>

08000b9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <MemManage_Handler+0x4>

08000ba4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <BusFault_Handler+0x4>

08000bac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <UsageFault_Handler+0x4>

08000bb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
	...

08000bc4 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000bc8:	4802      	ldr	r0, [pc, #8]	@ (8000bd4 <RTC_WKUP_IRQHandler+0x10>)
 8000bca:	f001 fd59 	bl	8002680 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	20000090 	.word	0x20000090

08000bd8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000bdc:	4802      	ldr	r0, [pc, #8]	@ (8000be8 <TIM6_DAC_IRQHandler+0x10>)
 8000bde:	f001 fe3d 	bl	800285c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	200000b0 	.word	0x200000b0

08000bec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
 8000bfc:	e00a      	b.n	8000c14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bfe:	f3af 8000 	nop.w
 8000c02:	4601      	mov	r1, r0
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	1c5a      	adds	r2, r3, #1
 8000c08:	60ba      	str	r2, [r7, #8]
 8000c0a:	b2ca      	uxtb	r2, r1
 8000c0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	3301      	adds	r3, #1
 8000c12:	617b      	str	r3, [r7, #20]
 8000c14:	697a      	ldr	r2, [r7, #20]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	dbf0      	blt.n	8000bfe <_read+0x12>
  }

  return len;
 8000c1c:	687b      	ldr	r3, [r7, #4]
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3718      	adds	r7, #24
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b086      	sub	sp, #24
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	60f8      	str	r0, [r7, #12]
 8000c2e:	60b9      	str	r1, [r7, #8]
 8000c30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c32:	2300      	movs	r3, #0
 8000c34:	617b      	str	r3, [r7, #20]
 8000c36:	e009      	b.n	8000c4c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	1c5a      	adds	r2, r3, #1
 8000c3c:	60ba      	str	r2, [r7, #8]
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff fd61 	bl	8000708 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	617b      	str	r3, [r7, #20]
 8000c4c:	697a      	ldr	r2, [r7, #20]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	429a      	cmp	r2, r3
 8000c52:	dbf1      	blt.n	8000c38 <_write+0x12>
  }
  return len;
 8000c54:	687b      	ldr	r3, [r7, #4]
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3718      	adds	r7, #24
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <_close>:

int _close(int file)
{
 8000c5e:	b480      	push	{r7}
 8000c60:	b083      	sub	sp, #12
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr

08000c76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c76:	b480      	push	{r7}
 8000c78:	b083      	sub	sp, #12
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
 8000c7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c86:	605a      	str	r2, [r3, #4]
  return 0;
 8000c88:	2300      	movs	r3, #0
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	370c      	adds	r7, #12
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr

08000c96 <_isatty>:

int _isatty(int file)
{
 8000c96:	b480      	push	{r7}
 8000c98:	b083      	sub	sp, #12
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c9e:	2301      	movs	r3, #1
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b085      	sub	sp, #20
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	60f8      	str	r0, [r7, #12]
 8000cb4:	60b9      	str	r1, [r7, #8]
 8000cb6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cb8:	2300      	movs	r3, #0
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3714      	adds	r7, #20
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
	...

08000cc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cd0:	4a14      	ldr	r2, [pc, #80]	@ (8000d24 <_sbrk+0x5c>)
 8000cd2:	4b15      	ldr	r3, [pc, #84]	@ (8000d28 <_sbrk+0x60>)
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cdc:	4b13      	ldr	r3, [pc, #76]	@ (8000d2c <_sbrk+0x64>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d102      	bne.n	8000cea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ce4:	4b11      	ldr	r3, [pc, #68]	@ (8000d2c <_sbrk+0x64>)
 8000ce6:	4a12      	ldr	r2, [pc, #72]	@ (8000d30 <_sbrk+0x68>)
 8000ce8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cea:	4b10      	ldr	r3, [pc, #64]	@ (8000d2c <_sbrk+0x64>)
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	4413      	add	r3, r2
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d207      	bcs.n	8000d08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cf8:	f006 f8a4 	bl	8006e44 <__errno>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	220c      	movs	r2, #12
 8000d00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d02:	f04f 33ff 	mov.w	r3, #4294967295
 8000d06:	e009      	b.n	8000d1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d08:	4b08      	ldr	r3, [pc, #32]	@ (8000d2c <_sbrk+0x64>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d0e:	4b07      	ldr	r3, [pc, #28]	@ (8000d2c <_sbrk+0x64>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	4413      	add	r3, r2
 8000d16:	4a05      	ldr	r2, [pc, #20]	@ (8000d2c <_sbrk+0x64>)
 8000d18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d1a:	68fb      	ldr	r3, [r7, #12]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3718      	adds	r7, #24
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	20020000 	.word	0x20020000
 8000d28:	00000400 	.word	0x00000400
 8000d2c:	200000f8 	.word	0x200000f8
 8000d30:	20004c80 	.word	0x20004c80

08000d34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d38:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <SystemInit+0x20>)
 8000d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d3e:	4a05      	ldr	r2, [pc, #20]	@ (8000d54 <SystemInit+0x20>)
 8000d40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d5c:	4b11      	ldr	r3, [pc, #68]	@ (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d5e:	4a12      	ldr	r2, [pc, #72]	@ (8000da8 <MX_USART3_UART_Init+0x50>)
 8000d60:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d62:	4b10      	ldr	r3, [pc, #64]	@ (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d68:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d70:	4b0c      	ldr	r3, [pc, #48]	@ (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d76:	4b0b      	ldr	r3, [pc, #44]	@ (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d7c:	4b09      	ldr	r3, [pc, #36]	@ (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d7e:	220c      	movs	r2, #12
 8000d80:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d82:	4b08      	ldr	r3, [pc, #32]	@ (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d88:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d8e:	4805      	ldr	r0, [pc, #20]	@ (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d90:	f001 ff36 	bl	8002c00 <HAL_UART_Init>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000d9a:	f7ff fdb3 	bl	8000904 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	200000fc 	.word	0x200000fc
 8000da8:	40004800 	.word	0x40004800

08000dac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08a      	sub	sp, #40	@ 0x28
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	609a      	str	r2, [r3, #8]
 8000dc0:	60da      	str	r2, [r3, #12]
 8000dc2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a19      	ldr	r2, [pc, #100]	@ (8000e30 <HAL_UART_MspInit+0x84>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d12c      	bne.n	8000e28 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	4b18      	ldr	r3, [pc, #96]	@ (8000e34 <HAL_UART_MspInit+0x88>)
 8000dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd6:	4a17      	ldr	r2, [pc, #92]	@ (8000e34 <HAL_UART_MspInit+0x88>)
 8000dd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ddc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dde:	4b15      	ldr	r3, [pc, #84]	@ (8000e34 <HAL_UART_MspInit+0x88>)
 8000de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000de6:	613b      	str	r3, [r7, #16]
 8000de8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dea:	2300      	movs	r3, #0
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	4b11      	ldr	r3, [pc, #68]	@ (8000e34 <HAL_UART_MspInit+0x88>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	4a10      	ldr	r2, [pc, #64]	@ (8000e34 <HAL_UART_MspInit+0x88>)
 8000df4:	f043 0302 	orr.w	r3, r3, #2
 8000df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000e34 <HAL_UART_MspInit+0x88>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	f003 0302 	and.w	r3, r3, #2
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e06:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e14:	2303      	movs	r3, #3
 8000e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e18:	2307      	movs	r3, #7
 8000e1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	4619      	mov	r1, r3
 8000e22:	4805      	ldr	r0, [pc, #20]	@ (8000e38 <HAL_UART_MspInit+0x8c>)
 8000e24:	f000 f958 	bl	80010d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000e28:	bf00      	nop
 8000e2a:	3728      	adds	r7, #40	@ 0x28
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40004800 	.word	0x40004800
 8000e34:	40023800 	.word	0x40023800
 8000e38:	40020400 	.word	0x40020400

08000e3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e74 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e40:	f7ff ff78 	bl	8000d34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e44:	480c      	ldr	r0, [pc, #48]	@ (8000e78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e46:	490d      	ldr	r1, [pc, #52]	@ (8000e7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e48:	4a0d      	ldr	r2, [pc, #52]	@ (8000e80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e4c:	e002      	b.n	8000e54 <LoopCopyDataInit>

08000e4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e52:	3304      	adds	r3, #4

08000e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e58:	d3f9      	bcc.n	8000e4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e5c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e60:	e001      	b.n	8000e66 <LoopFillZerobss>

08000e62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e64:	3204      	adds	r2, #4

08000e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e68:	d3fb      	bcc.n	8000e62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e6a:	f005 fff1 	bl	8006e50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e6e:	f7ff fca1 	bl	80007b4 <main>
  bx  lr    
 8000e72:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e7c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000e80:	08007e8c 	.word	0x08007e8c
  ldr r2, =_sbss
 8000e84:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000e88:	20004c7c 	.word	0x20004c7c

08000e8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e8c:	e7fe      	b.n	8000e8c <ADC_IRQHandler>
	...

08000e90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e94:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed0 <HAL_Init+0x40>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a0d      	ldr	r2, [pc, #52]	@ (8000ed0 <HAL_Init+0x40>)
 8000e9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed0 <HAL_Init+0x40>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a0a      	ldr	r2, [pc, #40]	@ (8000ed0 <HAL_Init+0x40>)
 8000ea6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000eaa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eac:	4b08      	ldr	r3, [pc, #32]	@ (8000ed0 <HAL_Init+0x40>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a07      	ldr	r2, [pc, #28]	@ (8000ed0 <HAL_Init+0x40>)
 8000eb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eb8:	2003      	movs	r0, #3
 8000eba:	f000 f8d8 	bl	800106e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	f7ff fde8 	bl	8000a94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ec4:	f7ff fdba 	bl	8000a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ec8:	2300      	movs	r3, #0
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	40023c00 	.word	0x40023c00

08000ed4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ed8:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <HAL_IncTick+0x20>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	461a      	mov	r2, r3
 8000ede:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <HAL_IncTick+0x24>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	4a04      	ldr	r2, [pc, #16]	@ (8000ef8 <HAL_IncTick+0x24>)
 8000ee6:	6013      	str	r3, [r2, #0]
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	20000008 	.word	0x20000008
 8000ef8:	20000144 	.word	0x20000144

08000efc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  return uwTick;
 8000f00:	4b03      	ldr	r3, [pc, #12]	@ (8000f10 <HAL_GetTick+0x14>)
 8000f02:	681b      	ldr	r3, [r3, #0]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	20000144 	.word	0x20000144

08000f14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f24:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <__NVIC_SetPriorityGrouping+0x44>)
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f2a:	68ba      	ldr	r2, [r7, #8]
 8000f2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f30:	4013      	ands	r3, r2
 8000f32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f46:	4a04      	ldr	r2, [pc, #16]	@ (8000f58 <__NVIC_SetPriorityGrouping+0x44>)
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	60d3      	str	r3, [r2, #12]
}
 8000f4c:	bf00      	nop
 8000f4e:	3714      	adds	r7, #20
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f60:	4b04      	ldr	r3, [pc, #16]	@ (8000f74 <__NVIC_GetPriorityGrouping+0x18>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	0a1b      	lsrs	r3, r3, #8
 8000f66:	f003 0307 	and.w	r3, r3, #7
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	db0b      	blt.n	8000fa2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	f003 021f 	and.w	r2, r3, #31
 8000f90:	4907      	ldr	r1, [pc, #28]	@ (8000fb0 <__NVIC_EnableIRQ+0x38>)
 8000f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f96:	095b      	lsrs	r3, r3, #5
 8000f98:	2001      	movs	r0, #1
 8000f9a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	e000e100 	.word	0xe000e100

08000fb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	6039      	str	r1, [r7, #0]
 8000fbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	db0a      	blt.n	8000fde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	490c      	ldr	r1, [pc, #48]	@ (8001000 <__NVIC_SetPriority+0x4c>)
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	0112      	lsls	r2, r2, #4
 8000fd4:	b2d2      	uxtb	r2, r2
 8000fd6:	440b      	add	r3, r1
 8000fd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fdc:	e00a      	b.n	8000ff4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	b2da      	uxtb	r2, r3
 8000fe2:	4908      	ldr	r1, [pc, #32]	@ (8001004 <__NVIC_SetPriority+0x50>)
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	f003 030f 	and.w	r3, r3, #15
 8000fea:	3b04      	subs	r3, #4
 8000fec:	0112      	lsls	r2, r2, #4
 8000fee:	b2d2      	uxtb	r2, r2
 8000ff0:	440b      	add	r3, r1
 8000ff2:	761a      	strb	r2, [r3, #24]
}
 8000ff4:	bf00      	nop
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	e000e100 	.word	0xe000e100
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001008:	b480      	push	{r7}
 800100a:	b089      	sub	sp, #36	@ 0x24
 800100c:	af00      	add	r7, sp, #0
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f003 0307 	and.w	r3, r3, #7
 800101a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	f1c3 0307 	rsb	r3, r3, #7
 8001022:	2b04      	cmp	r3, #4
 8001024:	bf28      	it	cs
 8001026:	2304      	movcs	r3, #4
 8001028:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	3304      	adds	r3, #4
 800102e:	2b06      	cmp	r3, #6
 8001030:	d902      	bls.n	8001038 <NVIC_EncodePriority+0x30>
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	3b03      	subs	r3, #3
 8001036:	e000      	b.n	800103a <NVIC_EncodePriority+0x32>
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800103c:	f04f 32ff 	mov.w	r2, #4294967295
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	43da      	mvns	r2, r3
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	401a      	ands	r2, r3
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001050:	f04f 31ff 	mov.w	r1, #4294967295
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	fa01 f303 	lsl.w	r3, r1, r3
 800105a:	43d9      	mvns	r1, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001060:	4313      	orrs	r3, r2
         );
}
 8001062:	4618      	mov	r0, r3
 8001064:	3724      	adds	r7, #36	@ 0x24
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr

0800106e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b082      	sub	sp, #8
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff ff4c 	bl	8000f14 <__NVIC_SetPriorityGrouping>
}
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	607a      	str	r2, [r7, #4]
 8001090:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001092:	2300      	movs	r3, #0
 8001094:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001096:	f7ff ff61 	bl	8000f5c <__NVIC_GetPriorityGrouping>
 800109a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	68b9      	ldr	r1, [r7, #8]
 80010a0:	6978      	ldr	r0, [r7, #20]
 80010a2:	f7ff ffb1 	bl	8001008 <NVIC_EncodePriority>
 80010a6:	4602      	mov	r2, r0
 80010a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ac:	4611      	mov	r1, r2
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff ff80 	bl	8000fb4 <__NVIC_SetPriority>
}
 80010b4:	bf00      	nop
 80010b6:	3718      	adds	r7, #24
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff ff54 	bl	8000f78 <__NVIC_EnableIRQ>
}
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010d8:	b480      	push	{r7}
 80010da:	b089      	sub	sp, #36	@ 0x24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010e2:	2300      	movs	r3, #0
 80010e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010e6:	2300      	movs	r3, #0
 80010e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010ea:	2300      	movs	r3, #0
 80010ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010ee:	2300      	movs	r3, #0
 80010f0:	61fb      	str	r3, [r7, #28]
 80010f2:	e16b      	b.n	80013cc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010f4:	2201      	movs	r2, #1
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	697a      	ldr	r2, [r7, #20]
 8001104:	4013      	ands	r3, r2
 8001106:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001108:	693a      	ldr	r2, [r7, #16]
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	429a      	cmp	r2, r3
 800110e:	f040 815a 	bne.w	80013c6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f003 0303 	and.w	r3, r3, #3
 800111a:	2b01      	cmp	r3, #1
 800111c:	d005      	beq.n	800112a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001126:	2b02      	cmp	r3, #2
 8001128:	d130      	bne.n	800118c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	2203      	movs	r2, #3
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	43db      	mvns	r3, r3
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	4013      	ands	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	68da      	ldr	r2, [r3, #12]
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4313      	orrs	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001160:	2201      	movs	r2, #1
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	43db      	mvns	r3, r3
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	4013      	ands	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	091b      	lsrs	r3, r3, #4
 8001176:	f003 0201 	and.w	r2, r3, #1
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	4313      	orrs	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f003 0303 	and.w	r3, r3, #3
 8001194:	2b03      	cmp	r3, #3
 8001196:	d017      	beq.n	80011c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	2203      	movs	r2, #3
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	43db      	mvns	r3, r3
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	4013      	ands	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	689a      	ldr	r2, [r3, #8]
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f003 0303 	and.w	r3, r3, #3
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d123      	bne.n	800121c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	08da      	lsrs	r2, r3, #3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3208      	adds	r2, #8
 80011dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	f003 0307 	and.w	r3, r3, #7
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	220f      	movs	r2, #15
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	43db      	mvns	r3, r3
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	4013      	ands	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	691a      	ldr	r2, [r3, #16]
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	4313      	orrs	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	08da      	lsrs	r2, r3, #3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	3208      	adds	r2, #8
 8001216:	69b9      	ldr	r1, [r7, #24]
 8001218:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	2203      	movs	r2, #3
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	43db      	mvns	r3, r3
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f003 0203 	and.w	r2, r3, #3
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4313      	orrs	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001258:	2b00      	cmp	r3, #0
 800125a:	f000 80b4 	beq.w	80013c6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	60fb      	str	r3, [r7, #12]
 8001262:	4b60      	ldr	r3, [pc, #384]	@ (80013e4 <HAL_GPIO_Init+0x30c>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001266:	4a5f      	ldr	r2, [pc, #380]	@ (80013e4 <HAL_GPIO_Init+0x30c>)
 8001268:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800126c:	6453      	str	r3, [r2, #68]	@ 0x44
 800126e:	4b5d      	ldr	r3, [pc, #372]	@ (80013e4 <HAL_GPIO_Init+0x30c>)
 8001270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001272:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800127a:	4a5b      	ldr	r2, [pc, #364]	@ (80013e8 <HAL_GPIO_Init+0x310>)
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	089b      	lsrs	r3, r3, #2
 8001280:	3302      	adds	r3, #2
 8001282:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001286:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	f003 0303 	and.w	r3, r3, #3
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	220f      	movs	r2, #15
 8001292:	fa02 f303 	lsl.w	r3, r2, r3
 8001296:	43db      	mvns	r3, r3
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	4013      	ands	r3, r2
 800129c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a52      	ldr	r2, [pc, #328]	@ (80013ec <HAL_GPIO_Init+0x314>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d02b      	beq.n	80012fe <HAL_GPIO_Init+0x226>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a51      	ldr	r2, [pc, #324]	@ (80013f0 <HAL_GPIO_Init+0x318>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d025      	beq.n	80012fa <HAL_GPIO_Init+0x222>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a50      	ldr	r2, [pc, #320]	@ (80013f4 <HAL_GPIO_Init+0x31c>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d01f      	beq.n	80012f6 <HAL_GPIO_Init+0x21e>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a4f      	ldr	r2, [pc, #316]	@ (80013f8 <HAL_GPIO_Init+0x320>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d019      	beq.n	80012f2 <HAL_GPIO_Init+0x21a>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a4e      	ldr	r2, [pc, #312]	@ (80013fc <HAL_GPIO_Init+0x324>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d013      	beq.n	80012ee <HAL_GPIO_Init+0x216>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a4d      	ldr	r2, [pc, #308]	@ (8001400 <HAL_GPIO_Init+0x328>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d00d      	beq.n	80012ea <HAL_GPIO_Init+0x212>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a4c      	ldr	r2, [pc, #304]	@ (8001404 <HAL_GPIO_Init+0x32c>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d007      	beq.n	80012e6 <HAL_GPIO_Init+0x20e>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a4b      	ldr	r2, [pc, #300]	@ (8001408 <HAL_GPIO_Init+0x330>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d101      	bne.n	80012e2 <HAL_GPIO_Init+0x20a>
 80012de:	2307      	movs	r3, #7
 80012e0:	e00e      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012e2:	2308      	movs	r3, #8
 80012e4:	e00c      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012e6:	2306      	movs	r3, #6
 80012e8:	e00a      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012ea:	2305      	movs	r3, #5
 80012ec:	e008      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012ee:	2304      	movs	r3, #4
 80012f0:	e006      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012f2:	2303      	movs	r3, #3
 80012f4:	e004      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012f6:	2302      	movs	r3, #2
 80012f8:	e002      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012fa:	2301      	movs	r3, #1
 80012fc:	e000      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012fe:	2300      	movs	r3, #0
 8001300:	69fa      	ldr	r2, [r7, #28]
 8001302:	f002 0203 	and.w	r2, r2, #3
 8001306:	0092      	lsls	r2, r2, #2
 8001308:	4093      	lsls	r3, r2
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	4313      	orrs	r3, r2
 800130e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001310:	4935      	ldr	r1, [pc, #212]	@ (80013e8 <HAL_GPIO_Init+0x310>)
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	089b      	lsrs	r3, r3, #2
 8001316:	3302      	adds	r3, #2
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800131e:	4b3b      	ldr	r3, [pc, #236]	@ (800140c <HAL_GPIO_Init+0x334>)
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	43db      	mvns	r3, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4013      	ands	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d003      	beq.n	8001342 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	4313      	orrs	r3, r2
 8001340:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001342:	4a32      	ldr	r2, [pc, #200]	@ (800140c <HAL_GPIO_Init+0x334>)
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001348:	4b30      	ldr	r3, [pc, #192]	@ (800140c <HAL_GPIO_Init+0x334>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d003      	beq.n	800136c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800136c:	4a27      	ldr	r2, [pc, #156]	@ (800140c <HAL_GPIO_Init+0x334>)
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001372:	4b26      	ldr	r3, [pc, #152]	@ (800140c <HAL_GPIO_Init+0x334>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	43db      	mvns	r3, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4013      	ands	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	4313      	orrs	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001396:	4a1d      	ldr	r2, [pc, #116]	@ (800140c <HAL_GPIO_Init+0x334>)
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800139c:	4b1b      	ldr	r3, [pc, #108]	@ (800140c <HAL_GPIO_Init+0x334>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	43db      	mvns	r3, r3
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4013      	ands	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d003      	beq.n	80013c0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	4313      	orrs	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013c0:	4a12      	ldr	r2, [pc, #72]	@ (800140c <HAL_GPIO_Init+0x334>)
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	3301      	adds	r3, #1
 80013ca:	61fb      	str	r3, [r7, #28]
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	2b0f      	cmp	r3, #15
 80013d0:	f67f ae90 	bls.w	80010f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013d4:	bf00      	nop
 80013d6:	bf00      	nop
 80013d8:	3724      	adds	r7, #36	@ 0x24
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40013800 	.word	0x40013800
 80013ec:	40020000 	.word	0x40020000
 80013f0:	40020400 	.word	0x40020400
 80013f4:	40020800 	.word	0x40020800
 80013f8:	40020c00 	.word	0x40020c00
 80013fc:	40021000 	.word	0x40021000
 8001400:	40021400 	.word	0x40021400
 8001404:	40021800 	.word	0x40021800
 8001408:	40021c00 	.word	0x40021c00
 800140c:	40013c00 	.word	0x40013c00

08001410 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	e267      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	2b00      	cmp	r3, #0
 800142c:	d075      	beq.n	800151a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800142e:	4b88      	ldr	r3, [pc, #544]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	f003 030c 	and.w	r3, r3, #12
 8001436:	2b04      	cmp	r3, #4
 8001438:	d00c      	beq.n	8001454 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800143a:	4b85      	ldr	r3, [pc, #532]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001442:	2b08      	cmp	r3, #8
 8001444:	d112      	bne.n	800146c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001446:	4b82      	ldr	r3, [pc, #520]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800144e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001452:	d10b      	bne.n	800146c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001454:	4b7e      	ldr	r3, [pc, #504]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800145c:	2b00      	cmp	r3, #0
 800145e:	d05b      	beq.n	8001518 <HAL_RCC_OscConfig+0x108>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d157      	bne.n	8001518 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	e242      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001474:	d106      	bne.n	8001484 <HAL_RCC_OscConfig+0x74>
 8001476:	4b76      	ldr	r3, [pc, #472]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a75      	ldr	r2, [pc, #468]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 800147c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001480:	6013      	str	r3, [r2, #0]
 8001482:	e01d      	b.n	80014c0 <HAL_RCC_OscConfig+0xb0>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800148c:	d10c      	bne.n	80014a8 <HAL_RCC_OscConfig+0x98>
 800148e:	4b70      	ldr	r3, [pc, #448]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a6f      	ldr	r2, [pc, #444]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 8001494:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001498:	6013      	str	r3, [r2, #0]
 800149a:	4b6d      	ldr	r3, [pc, #436]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a6c      	ldr	r2, [pc, #432]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 80014a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014a4:	6013      	str	r3, [r2, #0]
 80014a6:	e00b      	b.n	80014c0 <HAL_RCC_OscConfig+0xb0>
 80014a8:	4b69      	ldr	r3, [pc, #420]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a68      	ldr	r2, [pc, #416]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 80014ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014b2:	6013      	str	r3, [r2, #0]
 80014b4:	4b66      	ldr	r3, [pc, #408]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a65      	ldr	r2, [pc, #404]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 80014ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d013      	beq.n	80014f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c8:	f7ff fd18 	bl	8000efc <HAL_GetTick>
 80014cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ce:	e008      	b.n	80014e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014d0:	f7ff fd14 	bl	8000efc <HAL_GetTick>
 80014d4:	4602      	mov	r2, r0
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	2b64      	cmp	r3, #100	@ 0x64
 80014dc:	d901      	bls.n	80014e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e207      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014e2:	4b5b      	ldr	r3, [pc, #364]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0f0      	beq.n	80014d0 <HAL_RCC_OscConfig+0xc0>
 80014ee:	e014      	b.n	800151a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f0:	f7ff fd04 	bl	8000efc <HAL_GetTick>
 80014f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014f8:	f7ff fd00 	bl	8000efc <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b64      	cmp	r3, #100	@ 0x64
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e1f3      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800150a:	4b51      	ldr	r3, [pc, #324]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1f0      	bne.n	80014f8 <HAL_RCC_OscConfig+0xe8>
 8001516:	e000      	b.n	800151a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001518:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d063      	beq.n	80015ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001526:	4b4a      	ldr	r3, [pc, #296]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f003 030c 	and.w	r3, r3, #12
 800152e:	2b00      	cmp	r3, #0
 8001530:	d00b      	beq.n	800154a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001532:	4b47      	ldr	r3, [pc, #284]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800153a:	2b08      	cmp	r3, #8
 800153c:	d11c      	bne.n	8001578 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800153e:	4b44      	ldr	r3, [pc, #272]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d116      	bne.n	8001578 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800154a:	4b41      	ldr	r3, [pc, #260]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d005      	beq.n	8001562 <HAL_RCC_OscConfig+0x152>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	2b01      	cmp	r3, #1
 800155c:	d001      	beq.n	8001562 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e1c7      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001562:	4b3b      	ldr	r3, [pc, #236]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	691b      	ldr	r3, [r3, #16]
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	4937      	ldr	r1, [pc, #220]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 8001572:	4313      	orrs	r3, r2
 8001574:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001576:	e03a      	b.n	80015ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d020      	beq.n	80015c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001580:	4b34      	ldr	r3, [pc, #208]	@ (8001654 <HAL_RCC_OscConfig+0x244>)
 8001582:	2201      	movs	r2, #1
 8001584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001586:	f7ff fcb9 	bl	8000efc <HAL_GetTick>
 800158a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800158c:	e008      	b.n	80015a0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800158e:	f7ff fcb5 	bl	8000efc <HAL_GetTick>
 8001592:	4602      	mov	r2, r0
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	2b02      	cmp	r3, #2
 800159a:	d901      	bls.n	80015a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e1a8      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0302 	and.w	r3, r3, #2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d0f0      	beq.n	800158e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ac:	4b28      	ldr	r3, [pc, #160]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	691b      	ldr	r3, [r3, #16]
 80015b8:	00db      	lsls	r3, r3, #3
 80015ba:	4925      	ldr	r1, [pc, #148]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 80015bc:	4313      	orrs	r3, r2
 80015be:	600b      	str	r3, [r1, #0]
 80015c0:	e015      	b.n	80015ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015c2:	4b24      	ldr	r3, [pc, #144]	@ (8001654 <HAL_RCC_OscConfig+0x244>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c8:	f7ff fc98 	bl	8000efc <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015d0:	f7ff fc94 	bl	8000efc <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e187      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1f0      	bne.n	80015d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0308 	and.w	r3, r3, #8
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d036      	beq.n	8001668 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	695b      	ldr	r3, [r3, #20]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d016      	beq.n	8001630 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001602:	4b15      	ldr	r3, [pc, #84]	@ (8001658 <HAL_RCC_OscConfig+0x248>)
 8001604:	2201      	movs	r2, #1
 8001606:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001608:	f7ff fc78 	bl	8000efc <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001610:	f7ff fc74 	bl	8000efc <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b02      	cmp	r3, #2
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e167      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001622:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <HAL_RCC_OscConfig+0x240>)
 8001624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0f0      	beq.n	8001610 <HAL_RCC_OscConfig+0x200>
 800162e:	e01b      	b.n	8001668 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001630:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <HAL_RCC_OscConfig+0x248>)
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001636:	f7ff fc61 	bl	8000efc <HAL_GetTick>
 800163a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800163c:	e00e      	b.n	800165c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800163e:	f7ff fc5d 	bl	8000efc <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	2b02      	cmp	r3, #2
 800164a:	d907      	bls.n	800165c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800164c:	2303      	movs	r3, #3
 800164e:	e150      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
 8001650:	40023800 	.word	0x40023800
 8001654:	42470000 	.word	0x42470000
 8001658:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800165c:	4b88      	ldr	r3, [pc, #544]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 800165e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d1ea      	bne.n	800163e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0304 	and.w	r3, r3, #4
 8001670:	2b00      	cmp	r3, #0
 8001672:	f000 8097 	beq.w	80017a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001676:	2300      	movs	r3, #0
 8001678:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800167a:	4b81      	ldr	r3, [pc, #516]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 800167c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001682:	2b00      	cmp	r3, #0
 8001684:	d10f      	bne.n	80016a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	4b7d      	ldr	r3, [pc, #500]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 800168c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168e:	4a7c      	ldr	r2, [pc, #496]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 8001690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001694:	6413      	str	r3, [r2, #64]	@ 0x40
 8001696:	4b7a      	ldr	r3, [pc, #488]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 8001698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016a2:	2301      	movs	r3, #1
 80016a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a6:	4b77      	ldr	r3, [pc, #476]	@ (8001884 <HAL_RCC_OscConfig+0x474>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d118      	bne.n	80016e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016b2:	4b74      	ldr	r3, [pc, #464]	@ (8001884 <HAL_RCC_OscConfig+0x474>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a73      	ldr	r2, [pc, #460]	@ (8001884 <HAL_RCC_OscConfig+0x474>)
 80016b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016be:	f7ff fc1d 	bl	8000efc <HAL_GetTick>
 80016c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016c4:	e008      	b.n	80016d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016c6:	f7ff fc19 	bl	8000efc <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e10c      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d8:	4b6a      	ldr	r3, [pc, #424]	@ (8001884 <HAL_RCC_OscConfig+0x474>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d0f0      	beq.n	80016c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d106      	bne.n	80016fa <HAL_RCC_OscConfig+0x2ea>
 80016ec:	4b64      	ldr	r3, [pc, #400]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 80016ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016f0:	4a63      	ldr	r2, [pc, #396]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80016f8:	e01c      	b.n	8001734 <HAL_RCC_OscConfig+0x324>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	2b05      	cmp	r3, #5
 8001700:	d10c      	bne.n	800171c <HAL_RCC_OscConfig+0x30c>
 8001702:	4b5f      	ldr	r3, [pc, #380]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 8001704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001706:	4a5e      	ldr	r2, [pc, #376]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 8001708:	f043 0304 	orr.w	r3, r3, #4
 800170c:	6713      	str	r3, [r2, #112]	@ 0x70
 800170e:	4b5c      	ldr	r3, [pc, #368]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 8001710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001712:	4a5b      	ldr	r2, [pc, #364]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	6713      	str	r3, [r2, #112]	@ 0x70
 800171a:	e00b      	b.n	8001734 <HAL_RCC_OscConfig+0x324>
 800171c:	4b58      	ldr	r3, [pc, #352]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 800171e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001720:	4a57      	ldr	r2, [pc, #348]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 8001722:	f023 0301 	bic.w	r3, r3, #1
 8001726:	6713      	str	r3, [r2, #112]	@ 0x70
 8001728:	4b55      	ldr	r3, [pc, #340]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 800172a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800172c:	4a54      	ldr	r2, [pc, #336]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 800172e:	f023 0304 	bic.w	r3, r3, #4
 8001732:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d015      	beq.n	8001768 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800173c:	f7ff fbde 	bl	8000efc <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001742:	e00a      	b.n	800175a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001744:	f7ff fbda 	bl	8000efc <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001752:	4293      	cmp	r3, r2
 8001754:	d901      	bls.n	800175a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e0cb      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800175a:	4b49      	ldr	r3, [pc, #292]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 800175c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	2b00      	cmp	r3, #0
 8001764:	d0ee      	beq.n	8001744 <HAL_RCC_OscConfig+0x334>
 8001766:	e014      	b.n	8001792 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001768:	f7ff fbc8 	bl	8000efc <HAL_GetTick>
 800176c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800176e:	e00a      	b.n	8001786 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001770:	f7ff fbc4 	bl	8000efc <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800177e:	4293      	cmp	r3, r2
 8001780:	d901      	bls.n	8001786 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e0b5      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001786:	4b3e      	ldr	r3, [pc, #248]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 8001788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800178a:	f003 0302 	and.w	r3, r3, #2
 800178e:	2b00      	cmp	r3, #0
 8001790:	d1ee      	bne.n	8001770 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001792:	7dfb      	ldrb	r3, [r7, #23]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d105      	bne.n	80017a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001798:	4b39      	ldr	r3, [pc, #228]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 800179a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179c:	4a38      	ldr	r2, [pc, #224]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 800179e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f000 80a1 	beq.w	80018f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017ae:	4b34      	ldr	r3, [pc, #208]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f003 030c 	and.w	r3, r3, #12
 80017b6:	2b08      	cmp	r3, #8
 80017b8:	d05c      	beq.n	8001874 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	699b      	ldr	r3, [r3, #24]
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d141      	bne.n	8001846 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c2:	4b31      	ldr	r3, [pc, #196]	@ (8001888 <HAL_RCC_OscConfig+0x478>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c8:	f7ff fb98 	bl	8000efc <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017d0:	f7ff fb94 	bl	8000efc <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e087      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017e2:	4b27      	ldr	r3, [pc, #156]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1f0      	bne.n	80017d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	69da      	ldr	r2, [r3, #28]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6a1b      	ldr	r3, [r3, #32]
 80017f6:	431a      	orrs	r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017fc:	019b      	lsls	r3, r3, #6
 80017fe:	431a      	orrs	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001804:	085b      	lsrs	r3, r3, #1
 8001806:	3b01      	subs	r3, #1
 8001808:	041b      	lsls	r3, r3, #16
 800180a:	431a      	orrs	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001810:	061b      	lsls	r3, r3, #24
 8001812:	491b      	ldr	r1, [pc, #108]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 8001814:	4313      	orrs	r3, r2
 8001816:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001818:	4b1b      	ldr	r3, [pc, #108]	@ (8001888 <HAL_RCC_OscConfig+0x478>)
 800181a:	2201      	movs	r2, #1
 800181c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181e:	f7ff fb6d 	bl	8000efc <HAL_GetTick>
 8001822:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001824:	e008      	b.n	8001838 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001826:	f7ff fb69 	bl	8000efc <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d901      	bls.n	8001838 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001834:	2303      	movs	r3, #3
 8001836:	e05c      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001838:	4b11      	ldr	r3, [pc, #68]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d0f0      	beq.n	8001826 <HAL_RCC_OscConfig+0x416>
 8001844:	e054      	b.n	80018f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001846:	4b10      	ldr	r3, [pc, #64]	@ (8001888 <HAL_RCC_OscConfig+0x478>)
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184c:	f7ff fb56 	bl	8000efc <HAL_GetTick>
 8001850:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001852:	e008      	b.n	8001866 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001854:	f7ff fb52 	bl	8000efc <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b02      	cmp	r3, #2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e045      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001866:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <HAL_RCC_OscConfig+0x470>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1f0      	bne.n	8001854 <HAL_RCC_OscConfig+0x444>
 8001872:	e03d      	b.n	80018f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d107      	bne.n	800188c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e038      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
 8001880:	40023800 	.word	0x40023800
 8001884:	40007000 	.word	0x40007000
 8001888:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800188c:	4b1b      	ldr	r3, [pc, #108]	@ (80018fc <HAL_RCC_OscConfig+0x4ec>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	699b      	ldr	r3, [r3, #24]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d028      	beq.n	80018ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d121      	bne.n	80018ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d11a      	bne.n	80018ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80018bc:	4013      	ands	r3, r2
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80018c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d111      	bne.n	80018ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018d2:	085b      	lsrs	r3, r3, #1
 80018d4:	3b01      	subs	r3, #1
 80018d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018d8:	429a      	cmp	r2, r3
 80018da:	d107      	bne.n	80018ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d001      	beq.n	80018f0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e000      	b.n	80018f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40023800 	.word	0x40023800

08001900 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d101      	bne.n	8001914 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e0cc      	b.n	8001aae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001914:	4b68      	ldr	r3, [pc, #416]	@ (8001ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0307 	and.w	r3, r3, #7
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	429a      	cmp	r2, r3
 8001920:	d90c      	bls.n	800193c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001922:	4b65      	ldr	r3, [pc, #404]	@ (8001ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8001924:	683a      	ldr	r2, [r7, #0]
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800192a:	4b63      	ldr	r3, [pc, #396]	@ (8001ab8 <HAL_RCC_ClockConfig+0x1b8>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	429a      	cmp	r2, r3
 8001936:	d001      	beq.n	800193c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e0b8      	b.n	8001aae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d020      	beq.n	800198a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0304 	and.w	r3, r3, #4
 8001950:	2b00      	cmp	r3, #0
 8001952:	d005      	beq.n	8001960 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001954:	4b59      	ldr	r3, [pc, #356]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	4a58      	ldr	r2, [pc, #352]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 800195a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800195e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0308 	and.w	r3, r3, #8
 8001968:	2b00      	cmp	r3, #0
 800196a:	d005      	beq.n	8001978 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800196c:	4b53      	ldr	r3, [pc, #332]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	4a52      	ldr	r2, [pc, #328]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 8001972:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001976:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001978:	4b50      	ldr	r3, [pc, #320]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	494d      	ldr	r1, [pc, #308]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 8001986:	4313      	orrs	r3, r2
 8001988:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	2b00      	cmp	r3, #0
 8001994:	d044      	beq.n	8001a20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	2b01      	cmp	r3, #1
 800199c:	d107      	bne.n	80019ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800199e:	4b47      	ldr	r3, [pc, #284]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d119      	bne.n	80019de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e07f      	b.n	8001aae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d003      	beq.n	80019be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019ba:	2b03      	cmp	r3, #3
 80019bc:	d107      	bne.n	80019ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019be:	4b3f      	ldr	r3, [pc, #252]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d109      	bne.n	80019de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e06f      	b.n	8001aae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ce:	4b3b      	ldr	r3, [pc, #236]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d101      	bne.n	80019de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e067      	b.n	8001aae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019de:	4b37      	ldr	r3, [pc, #220]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f023 0203 	bic.w	r2, r3, #3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	4934      	ldr	r1, [pc, #208]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 80019ec:	4313      	orrs	r3, r2
 80019ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019f0:	f7ff fa84 	bl	8000efc <HAL_GetTick>
 80019f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019f6:	e00a      	b.n	8001a0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019f8:	f7ff fa80 	bl	8000efc <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d901      	bls.n	8001a0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e04f      	b.n	8001aae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a0e:	4b2b      	ldr	r3, [pc, #172]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f003 020c 	and.w	r2, r3, #12
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d1eb      	bne.n	80019f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a20:	4b25      	ldr	r3, [pc, #148]	@ (8001ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0307 	and.w	r3, r3, #7
 8001a28:	683a      	ldr	r2, [r7, #0]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d20c      	bcs.n	8001a48 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a2e:	4b22      	ldr	r3, [pc, #136]	@ (8001ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a30:	683a      	ldr	r2, [r7, #0]
 8001a32:	b2d2      	uxtb	r2, r2
 8001a34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a36:	4b20      	ldr	r3, [pc, #128]	@ (8001ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	683a      	ldr	r2, [r7, #0]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d001      	beq.n	8001a48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e032      	b.n	8001aae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0304 	and.w	r3, r3, #4
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d008      	beq.n	8001a66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a54:	4b19      	ldr	r3, [pc, #100]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	4916      	ldr	r1, [pc, #88]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 8001a62:	4313      	orrs	r3, r2
 8001a64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0308 	and.w	r3, r3, #8
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d009      	beq.n	8001a86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a72:	4b12      	ldr	r3, [pc, #72]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	00db      	lsls	r3, r3, #3
 8001a80:	490e      	ldr	r1, [pc, #56]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a86:	f000 f821 	bl	8001acc <HAL_RCC_GetSysClockFreq>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001abc <HAL_RCC_ClockConfig+0x1bc>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	091b      	lsrs	r3, r3, #4
 8001a92:	f003 030f 	and.w	r3, r3, #15
 8001a96:	490a      	ldr	r1, [pc, #40]	@ (8001ac0 <HAL_RCC_ClockConfig+0x1c0>)
 8001a98:	5ccb      	ldrb	r3, [r1, r3]
 8001a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a9e:	4a09      	ldr	r2, [pc, #36]	@ (8001ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001aa2:	4b09      	ldr	r3, [pc, #36]	@ (8001ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7fe fff4 	bl	8000a94 <HAL_InitTick>

  return HAL_OK;
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40023c00 	.word	0x40023c00
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	08007e30 	.word	0x08007e30
 8001ac4:	20000000 	.word	0x20000000
 8001ac8:	20000004 	.word	0x20000004

08001acc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001acc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ad0:	b090      	sub	sp, #64	@ 0x40
 8001ad2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001adc:	2300      	movs	r3, #0
 8001ade:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ae4:	4b59      	ldr	r3, [pc, #356]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x180>)
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	f003 030c 	and.w	r3, r3, #12
 8001aec:	2b08      	cmp	r3, #8
 8001aee:	d00d      	beq.n	8001b0c <HAL_RCC_GetSysClockFreq+0x40>
 8001af0:	2b08      	cmp	r3, #8
 8001af2:	f200 80a1 	bhi.w	8001c38 <HAL_RCC_GetSysClockFreq+0x16c>
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d002      	beq.n	8001b00 <HAL_RCC_GetSysClockFreq+0x34>
 8001afa:	2b04      	cmp	r3, #4
 8001afc:	d003      	beq.n	8001b06 <HAL_RCC_GetSysClockFreq+0x3a>
 8001afe:	e09b      	b.n	8001c38 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b00:	4b53      	ldr	r3, [pc, #332]	@ (8001c50 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b02:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b04:	e09b      	b.n	8001c3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b06:	4b53      	ldr	r3, [pc, #332]	@ (8001c54 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b08:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b0a:	e098      	b.n	8001c3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b0c:	4b4f      	ldr	r3, [pc, #316]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b14:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b16:	4b4d      	ldr	r3, [pc, #308]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d028      	beq.n	8001b74 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b22:	4b4a      	ldr	r3, [pc, #296]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	099b      	lsrs	r3, r3, #6
 8001b28:	2200      	movs	r2, #0
 8001b2a:	623b      	str	r3, [r7, #32]
 8001b2c:	627a      	str	r2, [r7, #36]	@ 0x24
 8001b2e:	6a3b      	ldr	r3, [r7, #32]
 8001b30:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001b34:	2100      	movs	r1, #0
 8001b36:	4b47      	ldr	r3, [pc, #284]	@ (8001c54 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b38:	fb03 f201 	mul.w	r2, r3, r1
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	fb00 f303 	mul.w	r3, r0, r3
 8001b42:	4413      	add	r3, r2
 8001b44:	4a43      	ldr	r2, [pc, #268]	@ (8001c54 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b46:	fba0 1202 	umull	r1, r2, r0, r2
 8001b4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001b4c:	460a      	mov	r2, r1
 8001b4e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001b50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b52:	4413      	add	r3, r2
 8001b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b58:	2200      	movs	r2, #0
 8001b5a:	61bb      	str	r3, [r7, #24]
 8001b5c:	61fa      	str	r2, [r7, #28]
 8001b5e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b62:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001b66:	f7fe fb8b 	bl	8000280 <__aeabi_uldivmod>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	4613      	mov	r3, r2
 8001b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b72:	e053      	b.n	8001c1c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b74:	4b35      	ldr	r3, [pc, #212]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	099b      	lsrs	r3, r3, #6
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	613b      	str	r3, [r7, #16]
 8001b7e:	617a      	str	r2, [r7, #20]
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001b86:	f04f 0b00 	mov.w	fp, #0
 8001b8a:	4652      	mov	r2, sl
 8001b8c:	465b      	mov	r3, fp
 8001b8e:	f04f 0000 	mov.w	r0, #0
 8001b92:	f04f 0100 	mov.w	r1, #0
 8001b96:	0159      	lsls	r1, r3, #5
 8001b98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b9c:	0150      	lsls	r0, r2, #5
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	ebb2 080a 	subs.w	r8, r2, sl
 8001ba6:	eb63 090b 	sbc.w	r9, r3, fp
 8001baa:	f04f 0200 	mov.w	r2, #0
 8001bae:	f04f 0300 	mov.w	r3, #0
 8001bb2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001bb6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001bba:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001bbe:	ebb2 0408 	subs.w	r4, r2, r8
 8001bc2:	eb63 0509 	sbc.w	r5, r3, r9
 8001bc6:	f04f 0200 	mov.w	r2, #0
 8001bca:	f04f 0300 	mov.w	r3, #0
 8001bce:	00eb      	lsls	r3, r5, #3
 8001bd0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bd4:	00e2      	lsls	r2, r4, #3
 8001bd6:	4614      	mov	r4, r2
 8001bd8:	461d      	mov	r5, r3
 8001bda:	eb14 030a 	adds.w	r3, r4, sl
 8001bde:	603b      	str	r3, [r7, #0]
 8001be0:	eb45 030b 	adc.w	r3, r5, fp
 8001be4:	607b      	str	r3, [r7, #4]
 8001be6:	f04f 0200 	mov.w	r2, #0
 8001bea:	f04f 0300 	mov.w	r3, #0
 8001bee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001bf2:	4629      	mov	r1, r5
 8001bf4:	028b      	lsls	r3, r1, #10
 8001bf6:	4621      	mov	r1, r4
 8001bf8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bfc:	4621      	mov	r1, r4
 8001bfe:	028a      	lsls	r2, r1, #10
 8001c00:	4610      	mov	r0, r2
 8001c02:	4619      	mov	r1, r3
 8001c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c06:	2200      	movs	r2, #0
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	60fa      	str	r2, [r7, #12]
 8001c0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c10:	f7fe fb36 	bl	8000280 <__aeabi_uldivmod>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	4613      	mov	r3, r2
 8001c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	0c1b      	lsrs	r3, r3, #16
 8001c22:	f003 0303 	and.w	r3, r3, #3
 8001c26:	3301      	adds	r3, #1
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001c2c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c34:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001c36:	e002      	b.n	8001c3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c38:	4b05      	ldr	r3, [pc, #20]	@ (8001c50 <HAL_RCC_GetSysClockFreq+0x184>)
 8001c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001c3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3740      	adds	r7, #64	@ 0x40
 8001c44:	46bd      	mov	sp, r7
 8001c46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	00f42400 	.word	0x00f42400
 8001c54:	017d7840 	.word	0x017d7840

08001c58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c5c:	4b03      	ldr	r3, [pc, #12]	@ (8001c6c <HAL_RCC_GetHCLKFreq+0x14>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	20000000 	.word	0x20000000

08001c70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c74:	f7ff fff0 	bl	8001c58 <HAL_RCC_GetHCLKFreq>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	4b05      	ldr	r3, [pc, #20]	@ (8001c90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	0a9b      	lsrs	r3, r3, #10
 8001c80:	f003 0307 	and.w	r3, r3, #7
 8001c84:	4903      	ldr	r1, [pc, #12]	@ (8001c94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c86:	5ccb      	ldrb	r3, [r1, r3]
 8001c88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40023800 	.word	0x40023800
 8001c94:	08007e40 	.word	0x08007e40

08001c98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c9c:	f7ff ffdc 	bl	8001c58 <HAL_RCC_GetHCLKFreq>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	4b05      	ldr	r3, [pc, #20]	@ (8001cb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	0b5b      	lsrs	r3, r3, #13
 8001ca8:	f003 0307 	and.w	r3, r3, #7
 8001cac:	4903      	ldr	r1, [pc, #12]	@ (8001cbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cae:	5ccb      	ldrb	r3, [r1, r3]
 8001cb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40023800 	.word	0x40023800
 8001cbc:	08007e40 	.word	0x08007e40

08001cc0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	220f      	movs	r2, #15
 8001cce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001cd0:	4b12      	ldr	r3, [pc, #72]	@ (8001d1c <HAL_RCC_GetClockConfig+0x5c>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f003 0203 	and.w	r2, r3, #3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8001d1c <HAL_RCC_GetClockConfig+0x5c>)
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d1c <HAL_RCC_GetClockConfig+0x5c>)
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001cf4:	4b09      	ldr	r3, [pc, #36]	@ (8001d1c <HAL_RCC_GetClockConfig+0x5c>)
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	08db      	lsrs	r3, r3, #3
 8001cfa:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d02:	4b07      	ldr	r3, [pc, #28]	@ (8001d20 <HAL_RCC_GetClockConfig+0x60>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0207 	and.w	r2, r3, #7
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	601a      	str	r2, [r3, #0]
}
 8001d0e:	bf00      	nop
 8001d10:	370c      	adds	r7, #12
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	40023c00 	.word	0x40023c00

08001d24 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001d30:	2300      	movs	r3, #0
 8001d32:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d105      	bne.n	8001d4c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d035      	beq.n	8001db8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001d4c:	4b62      	ldr	r3, [pc, #392]	@ (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001d52:	f7ff f8d3 	bl	8000efc <HAL_GetTick>
 8001d56:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001d58:	e008      	b.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001d5a:	f7ff f8cf 	bl	8000efc <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d901      	bls.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e0b0      	b.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001d6c:	4b5b      	ldr	r3, [pc, #364]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d1f0      	bne.n	8001d5a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	019a      	lsls	r2, r3, #6
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	071b      	lsls	r3, r3, #28
 8001d84:	4955      	ldr	r1, [pc, #340]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d86:	4313      	orrs	r3, r2
 8001d88:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001d8c:	4b52      	ldr	r3, [pc, #328]	@ (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001d8e:	2201      	movs	r2, #1
 8001d90:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001d92:	f7ff f8b3 	bl	8000efc <HAL_GetTick>
 8001d96:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001d98:	e008      	b.n	8001dac <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001d9a:	f7ff f8af 	bl	8000efc <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d901      	bls.n	8001dac <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e090      	b.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001dac:	4b4b      	ldr	r3, [pc, #300]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d0f0      	beq.n	8001d9a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	f000 8083 	beq.w	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	4b44      	ldr	r3, [pc, #272]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dce:	4a43      	ldr	r2, [pc, #268]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001dd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dd6:	4b41      	ldr	r3, [pc, #260]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001de2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ee0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a3e      	ldr	r2, [pc, #248]	@ (8001ee0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001de8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dec:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001dee:	f7ff f885 	bl	8000efc <HAL_GetTick>
 8001df2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001df4:	e008      	b.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001df6:	f7ff f881 	bl	8000efc <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e062      	b.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001e08:	4b35      	ldr	r3, [pc, #212]	@ (8001ee0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0f0      	beq.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e14:	4b31      	ldr	r3, [pc, #196]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e1c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d02f      	beq.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d028      	beq.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e32:	4b2a      	ldr	r3, [pc, #168]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e3a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e3c:	4b29      	ldr	r3, [pc, #164]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e3e:	2201      	movs	r2, #1
 8001e40:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e42:	4b28      	ldr	r3, [pc, #160]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001e48:	4a24      	ldr	r2, [pc, #144]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001e4e:	4b23      	ldr	r3, [pc, #140]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d114      	bne.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001e5a:	f7ff f84f 	bl	8000efc <HAL_GetTick>
 8001e5e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e60:	e00a      	b.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e62:	f7ff f84b 	bl	8000efc <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e02a      	b.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e78:	4b18      	ldr	r3, [pc, #96]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0ee      	beq.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001e90:	d10d      	bne.n	8001eae <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001e92:	4b12      	ldr	r3, [pc, #72]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001ea2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ea6:	490d      	ldr	r1, [pc, #52]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	608b      	str	r3, [r1, #8]
 8001eac:	e005      	b.n	8001eba <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001eae:	4b0b      	ldr	r3, [pc, #44]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001eb4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001eb8:	6093      	str	r3, [r2, #8]
 8001eba:	4b08      	ldr	r3, [pc, #32]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ebc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ec6:	4905      	ldr	r1, [pc, #20]	@ (8001edc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3718      	adds	r7, #24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	42470068 	.word	0x42470068
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	40007000 	.word	0x40007000
 8001ee4:	42470e40 	.word	0x42470e40

08001ee8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e073      	b.n	8001fe2 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	7f5b      	ldrb	r3, [r3, #29]
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d105      	bne.n	8001f10 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7fe fd64 	bl	80009d8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2202      	movs	r2, #2
 8001f14:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	f003 0310 	and.w	r3, r3, #16
 8001f20:	2b10      	cmp	r3, #16
 8001f22:	d055      	beq.n	8001fd0 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	22ca      	movs	r2, #202	@ 0xca
 8001f2a:	625a      	str	r2, [r3, #36]	@ 0x24
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2253      	movs	r2, #83	@ 0x53
 8001f32:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f000 fa49 	bl	80023cc <RTC_EnterInitMode>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d12c      	bne.n	8001f9e <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	6812      	ldr	r2, [r2, #0]
 8001f4e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8001f52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001f56:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	6899      	ldr	r1, [r3, #8]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	431a      	orrs	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	695b      	ldr	r3, [r3, #20]
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	430a      	orrs	r2, r1
 8001f74:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	68d2      	ldr	r2, [r2, #12]
 8001f7e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	6919      	ldr	r1, [r3, #16]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	041a      	lsls	r2, r3, #16
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	430a      	orrs	r2, r1
 8001f92:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f000 fa50 	bl	800243a <RTC_ExitInitMode>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8001f9e:	7bfb      	ldrb	r3, [r7, #15]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d110      	bne.n	8001fc6 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001fb2:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	699a      	ldr	r2, [r3, #24]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	22ff      	movs	r2, #255	@ 0xff
 8001fcc:	625a      	str	r2, [r3, #36]	@ 0x24
 8001fce:	e001      	b.n	8001fd4 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d102      	bne.n	8001fe0 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001fea:	b590      	push	{r4, r7, lr}
 8001fec:	b087      	sub	sp, #28
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	60f8      	str	r0, [r7, #12]
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	7f1b      	ldrb	r3, [r3, #28]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d101      	bne.n	8002006 <HAL_RTC_SetTime+0x1c>
 8002002:	2302      	movs	r3, #2
 8002004:	e087      	b.n	8002116 <HAL_RTC_SetTime+0x12c>
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2201      	movs	r2, #1
 800200a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2202      	movs	r2, #2
 8002010:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d126      	bne.n	8002066 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002022:	2b00      	cmp	r3, #0
 8002024:	d102      	bne.n	800202c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	2200      	movs	r2, #0
 800202a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	4618      	mov	r0, r3
 8002032:	f000 fa27 	bl	8002484 <RTC_ByteToBcd2>
 8002036:	4603      	mov	r3, r0
 8002038:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	785b      	ldrb	r3, [r3, #1]
 800203e:	4618      	mov	r0, r3
 8002040:	f000 fa20 	bl	8002484 <RTC_ByteToBcd2>
 8002044:	4603      	mov	r3, r0
 8002046:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002048:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	789b      	ldrb	r3, [r3, #2]
 800204e:	4618      	mov	r0, r3
 8002050:	f000 fa18 	bl	8002484 <RTC_ByteToBcd2>
 8002054:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002056:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	78db      	ldrb	r3, [r3, #3]
 800205e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002060:	4313      	orrs	r3, r2
 8002062:	617b      	str	r3, [r7, #20]
 8002064:	e018      	b.n	8002098 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002070:	2b00      	cmp	r3, #0
 8002072:	d102      	bne.n	800207a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	2200      	movs	r2, #0
 8002078:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	785b      	ldrb	r3, [r3, #1]
 8002084:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002086:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002088:	68ba      	ldr	r2, [r7, #8]
 800208a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800208c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	78db      	ldrb	r3, [r3, #3]
 8002092:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002094:	4313      	orrs	r3, r2
 8002096:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	22ca      	movs	r2, #202	@ 0xca
 800209e:	625a      	str	r2, [r3, #36]	@ 0x24
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2253      	movs	r2, #83	@ 0x53
 80020a6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80020a8:	68f8      	ldr	r0, [r7, #12]
 80020aa:	f000 f98f 	bl	80023cc <RTC_EnterInitMode>
 80020ae:	4603      	mov	r3, r0
 80020b0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80020b2:	7cfb      	ldrb	r3, [r7, #19]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d120      	bne.n	80020fa <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80020c2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80020c6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80020d6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	6899      	ldr	r1, [r3, #8]
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	68da      	ldr	r2, [r3, #12]
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	431a      	orrs	r2, r3
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	430a      	orrs	r2, r1
 80020ee:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80020f0:	68f8      	ldr	r0, [r7, #12]
 80020f2:	f000 f9a2 	bl	800243a <RTC_ExitInitMode>
 80020f6:	4603      	mov	r3, r0
 80020f8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80020fa:	7cfb      	ldrb	r3, [r7, #19]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d102      	bne.n	8002106 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2201      	movs	r2, #1
 8002104:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	22ff      	movs	r2, #255	@ 0xff
 800210c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	771a      	strb	r2, [r3, #28]

  return status;
 8002114:	7cfb      	ldrb	r3, [r7, #19]
}
 8002116:	4618      	mov	r0, r3
 8002118:	371c      	adds	r7, #28
 800211a:	46bd      	mov	sp, r7
 800211c:	bd90      	pop	{r4, r7, pc}

0800211e <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b086      	sub	sp, #24
 8002122:	af00      	add	r7, sp, #0
 8002124:	60f8      	str	r0, [r7, #12]
 8002126:	60b9      	str	r1, [r7, #8]
 8002128:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800212a:	2300      	movs	r3, #0
 800212c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002150:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002154:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	0c1b      	lsrs	r3, r3, #16
 800215a:	b2db      	uxtb	r3, r3
 800215c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002160:	b2da      	uxtb	r2, r3
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	0a1b      	lsrs	r3, r3, #8
 800216a:	b2db      	uxtb	r3, r3
 800216c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002170:	b2da      	uxtb	r2, r3
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	b2db      	uxtb	r3, r3
 800217a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800217e:	b2da      	uxtb	r2, r3
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	0d9b      	lsrs	r3, r3, #22
 8002188:	b2db      	uxtb	r3, r3
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	b2da      	uxtb	r2, r3
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d11a      	bne.n	80021d0 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	4618      	mov	r0, r3
 80021a0:	f000 f98e 	bl	80024c0 <RTC_Bcd2ToByte>
 80021a4:	4603      	mov	r3, r0
 80021a6:	461a      	mov	r2, r3
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	785b      	ldrb	r3, [r3, #1]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f000 f985 	bl	80024c0 <RTC_Bcd2ToByte>
 80021b6:	4603      	mov	r3, r0
 80021b8:	461a      	mov	r2, r3
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	789b      	ldrb	r3, [r3, #2]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f000 f97c 	bl	80024c0 <RTC_Bcd2ToByte>
 80021c8:	4603      	mov	r3, r0
 80021ca:	461a      	mov	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3718      	adds	r7, #24
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80021da:	b590      	push	{r4, r7, lr}
 80021dc:	b087      	sub	sp, #28
 80021de:	af00      	add	r7, sp, #0
 80021e0:	60f8      	str	r0, [r7, #12]
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	7f1b      	ldrb	r3, [r3, #28]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d101      	bne.n	80021f6 <HAL_RTC_SetDate+0x1c>
 80021f2:	2302      	movs	r3, #2
 80021f4:	e071      	b.n	80022da <HAL_RTC_SetDate+0x100>
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2201      	movs	r2, #1
 80021fa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2202      	movs	r2, #2
 8002200:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d10e      	bne.n	8002226 <HAL_RTC_SetDate+0x4c>
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	785b      	ldrb	r3, [r3, #1]
 800220c:	f003 0310 	and.w	r3, r3, #16
 8002210:	2b00      	cmp	r3, #0
 8002212:	d008      	beq.n	8002226 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	785b      	ldrb	r3, [r3, #1]
 8002218:	f023 0310 	bic.w	r3, r3, #16
 800221c:	b2db      	uxtb	r3, r3
 800221e:	330a      	adds	r3, #10
 8002220:	b2da      	uxtb	r2, r3
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d11c      	bne.n	8002266 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	78db      	ldrb	r3, [r3, #3]
 8002230:	4618      	mov	r0, r3
 8002232:	f000 f927 	bl	8002484 <RTC_ByteToBcd2>
 8002236:	4603      	mov	r3, r0
 8002238:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	785b      	ldrb	r3, [r3, #1]
 800223e:	4618      	mov	r0, r3
 8002240:	f000 f920 	bl	8002484 <RTC_ByteToBcd2>
 8002244:	4603      	mov	r3, r0
 8002246:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002248:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	789b      	ldrb	r3, [r3, #2]
 800224e:	4618      	mov	r0, r3
 8002250:	f000 f918 	bl	8002484 <RTC_ByteToBcd2>
 8002254:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002256:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002260:	4313      	orrs	r3, r2
 8002262:	617b      	str	r3, [r7, #20]
 8002264:	e00e      	b.n	8002284 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	78db      	ldrb	r3, [r3, #3]
 800226a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	785b      	ldrb	r3, [r3, #1]
 8002270:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002272:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002274:	68ba      	ldr	r2, [r7, #8]
 8002276:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002278:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002280:	4313      	orrs	r3, r2
 8002282:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	22ca      	movs	r2, #202	@ 0xca
 800228a:	625a      	str	r2, [r3, #36]	@ 0x24
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2253      	movs	r2, #83	@ 0x53
 8002292:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002294:	68f8      	ldr	r0, [r7, #12]
 8002296:	f000 f899 	bl	80023cc <RTC_EnterInitMode>
 800229a:	4603      	mov	r3, r0
 800229c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800229e:	7cfb      	ldrb	r3, [r7, #19]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d10c      	bne.n	80022be <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80022ae:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80022b2:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f000 f8c0 	bl	800243a <RTC_ExitInitMode>
 80022ba:	4603      	mov	r3, r0
 80022bc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80022be:	7cfb      	ldrb	r3, [r7, #19]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d102      	bne.n	80022ca <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2201      	movs	r2, #1
 80022c8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	22ff      	movs	r2, #255	@ 0xff
 80022d0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2200      	movs	r2, #0
 80022d6:	771a      	strb	r2, [r3, #28]

  return status;
 80022d8:	7cfb      	ldrb	r3, [r7, #19]
}
 80022da:	4618      	mov	r0, r3
 80022dc:	371c      	adds	r7, #28
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd90      	pop	{r4, r7, pc}

080022e2 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b086      	sub	sp, #24
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	60f8      	str	r0, [r7, #12]
 80022ea:	60b9      	str	r1, [r7, #8]
 80022ec:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80022ee:	2300      	movs	r3, #0
 80022f0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80022fc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002300:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	0c1b      	lsrs	r3, r3, #16
 8002306:	b2da      	uxtb	r2, r3
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	0a1b      	lsrs	r3, r3, #8
 8002310:	b2db      	uxtb	r3, r3
 8002312:	f003 031f 	and.w	r3, r3, #31
 8002316:	b2da      	uxtb	r2, r3
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	b2db      	uxtb	r3, r3
 8002320:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002324:	b2da      	uxtb	r2, r3
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	0b5b      	lsrs	r3, r3, #13
 800232e:	b2db      	uxtb	r3, r3
 8002330:	f003 0307 	and.w	r3, r3, #7
 8002334:	b2da      	uxtb	r2, r3
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d11a      	bne.n	8002376 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	78db      	ldrb	r3, [r3, #3]
 8002344:	4618      	mov	r0, r3
 8002346:	f000 f8bb 	bl	80024c0 <RTC_Bcd2ToByte>
 800234a:	4603      	mov	r3, r0
 800234c:	461a      	mov	r2, r3
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	785b      	ldrb	r3, [r3, #1]
 8002356:	4618      	mov	r0, r3
 8002358:	f000 f8b2 	bl	80024c0 <RTC_Bcd2ToByte>
 800235c:	4603      	mov	r3, r0
 800235e:	461a      	mov	r2, r3
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	789b      	ldrb	r3, [r3, #2]
 8002368:	4618      	mov	r0, r3
 800236a:	f000 f8a9 	bl	80024c0 <RTC_Bcd2ToByte>
 800236e:	4603      	mov	r3, r0
 8002370:	461a      	mov	r2, r3
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3718      	adds	r7, #24
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002388:	2300      	movs	r3, #0
 800238a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a0d      	ldr	r2, [pc, #52]	@ (80023c8 <HAL_RTC_WaitForSynchro+0x48>)
 8002392:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002394:	f7fe fdb2 	bl	8000efc <HAL_GetTick>
 8002398:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800239a:	e009      	b.n	80023b0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800239c:	f7fe fdae 	bl	8000efc <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023aa:	d901      	bls.n	80023b0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e007      	b.n	80023c0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	f003 0320 	and.w	r3, r3, #32
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d0ee      	beq.n	800239c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80023be:	2300      	movs	r3, #0
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3710      	adds	r7, #16
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	00017f5f 	.word	0x00017f5f

080023cc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80023d8:	2300      	movs	r3, #0
 80023da:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d122      	bne.n	8002430 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68da      	ldr	r2, [r3, #12]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80023f8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80023fa:	f7fe fd7f 	bl	8000efc <HAL_GetTick>
 80023fe:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002400:	e00c      	b.n	800241c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002402:	f7fe fd7b 	bl	8000efc <HAL_GetTick>
 8002406:	4602      	mov	r2, r0
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002410:	d904      	bls.n	800241c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2204      	movs	r2, #4
 8002416:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002426:	2b00      	cmp	r3, #0
 8002428:	d102      	bne.n	8002430 <RTC_EnterInitMode+0x64>
 800242a:	7bfb      	ldrb	r3, [r7, #15]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d1e8      	bne.n	8002402 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002430:	7bfb      	ldrb	r3, [r7, #15]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b084      	sub	sp, #16
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002442:	2300      	movs	r3, #0
 8002444:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	68da      	ldr	r2, [r3, #12]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002454:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f003 0320 	and.w	r3, r3, #32
 8002460:	2b00      	cmp	r3, #0
 8002462:	d10a      	bne.n	800247a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f7ff ff8b 	bl	8002380 <HAL_RTC_WaitForSynchro>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d004      	beq.n	800247a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2204      	movs	r2, #4
 8002474:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800247a:	7bfb      	ldrb	r3, [r7, #15]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800248e:	2300      	movs	r3, #0
 8002490:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002492:	e005      	b.n	80024a0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	3301      	adds	r3, #1
 8002498:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	3b0a      	subs	r3, #10
 800249e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80024a0:	79fb      	ldrb	r3, [r7, #7]
 80024a2:	2b09      	cmp	r3, #9
 80024a4:	d8f6      	bhi.n	8002494 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	011b      	lsls	r3, r3, #4
 80024ac:	b2da      	uxtb	r2, r3
 80024ae:	79fb      	ldrb	r3, [r7, #7]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	b2db      	uxtb	r3, r3
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3714      	adds	r7, #20
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	091b      	lsrs	r3, r3, #4
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	461a      	mov	r2, r3
 80024d6:	4613      	mov	r3, r2
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	4413      	add	r3, r2
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	b2da      	uxtb	r2, r3
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	f003 030f 	and.w	r3, r3, #15
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	4413      	add	r3, r2
 80024ee:	b2db      	uxtb	r3, r3
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b087      	sub	sp, #28
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8002508:	4b5a      	ldr	r3, [pc, #360]	@ (8002674 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a5a      	ldr	r2, [pc, #360]	@ (8002678 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800250e:	fba2 2303 	umull	r2, r3, r2, r3
 8002512:	0adb      	lsrs	r3, r3, #11
 8002514:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002518:	fb02 f303 	mul.w	r3, r2, r3
 800251c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	7f1b      	ldrb	r3, [r3, #28]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d101      	bne.n	800252a <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 8002526:	2302      	movs	r3, #2
 8002528:	e09d      	b.n	8002666 <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2201      	movs	r2, #1
 800252e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2202      	movs	r2, #2
 8002534:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	22ca      	movs	r2, #202	@ 0xca
 800253c:	625a      	str	r2, [r3, #36]	@ 0x24
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2253      	movs	r2, #83	@ 0x53
 8002544:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002550:	2b00      	cmp	r3, #0
 8002552:	d018      	beq.n	8002586 <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	3b01      	subs	r3, #1
 8002558:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d10b      	bne.n	8002578 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	22ff      	movs	r2, #255	@ 0xff
 8002566:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2203      	movs	r2, #3
 800256c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e076      	b.n	8002666 <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	f003 0304 	and.w	r3, r3, #4
 8002582:	2b00      	cmp	r3, #0
 8002584:	d1e6      	bne.n	8002554 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002594:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	b2da      	uxtb	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80025a6:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80025a8:	4b32      	ldr	r3, [pc, #200]	@ (8002674 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a32      	ldr	r2, [pc, #200]	@ (8002678 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80025ae:	fba2 2303 	umull	r2, r3, r2, r3
 80025b2:	0adb      	lsrs	r3, r3, #11
 80025b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80025b8:	fb02 f303 	mul.w	r3, r2, r3
 80025bc:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	3b01      	subs	r3, #1
 80025c2:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d10b      	bne.n	80025e2 <HAL_RTCEx_SetWakeUpTimer_IT+0xe6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	22ff      	movs	r2, #255	@ 0xff
 80025d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2203      	movs	r2, #3
 80025d6:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2200      	movs	r2, #0
 80025dc:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e041      	b.n	8002666 <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	f003 0304 	and.w	r3, r3, #4
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d0e6      	beq.n	80025be <HAL_RTCEx_SetWakeUpTimer_IT+0xc2>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	689a      	ldr	r2, [r3, #8]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 0207 	bic.w	r2, r2, #7
 80025fe:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6899      	ldr	r1, [r3, #8]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	430a      	orrs	r2, r1
 800260e:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68ba      	ldr	r2, [r7, #8]
 8002616:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8002618:	4b18      	ldr	r3, [pc, #96]	@ (800267c <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a17      	ldr	r2, [pc, #92]	@ (800267c <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800261e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002622:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8002624:	4b15      	ldr	r3, [pc, #84]	@ (800267c <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	4a14      	ldr	r2, [pc, #80]	@ (800267c <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800262a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800262e:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689a      	ldr	r2, [r3, #8]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800263e:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689a      	ldr	r2, [r3, #8]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800264e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	22ff      	movs	r2, #255	@ 0xff
 8002656:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2201      	movs	r2, #1
 800265c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2200      	movs	r2, #0
 8002662:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	371c      	adds	r7, #28
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	20000000 	.word	0x20000000
 8002678:	10624dd3 	.word	0x10624dd3
 800267c:	40013c00 	.word	0x40013c00

08002680 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8002688:	4b0e      	ldr	r3, [pc, #56]	@ (80026c4 <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 800268a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800268e:	615a      	str	r2, [r3, #20]

  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00b      	beq.n	80026b6 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80026ae:	60da      	str	r2, [r3, #12]

    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7fd ffb9 	bl	8000628 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2201      	movs	r2, #1
 80026ba:	775a      	strb	r2, [r3, #29]
}
 80026bc:	bf00      	nop
 80026be:	3708      	adds	r7, #8
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40013c00 	.word	0x40013c00

080026c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e041      	b.n	800275e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d106      	bne.n	80026f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f000 f839 	bl	8002766 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2202      	movs	r2, #2
 80026f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	3304      	adds	r3, #4
 8002704:	4619      	mov	r1, r3
 8002706:	4610      	mov	r0, r2
 8002708:	f000 f9c0 	bl	8002a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2201      	movs	r2, #1
 8002750:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002766:	b480      	push	{r7}
 8002768:	b083      	sub	sp, #12
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800276e:	bf00      	nop
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
	...

0800277c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b01      	cmp	r3, #1
 800278e:	d001      	beq.n	8002794 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e04e      	b.n	8002832 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2202      	movs	r2, #2
 8002798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68da      	ldr	r2, [r3, #12]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f042 0201 	orr.w	r2, r2, #1
 80027aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a23      	ldr	r2, [pc, #140]	@ (8002840 <HAL_TIM_Base_Start_IT+0xc4>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d022      	beq.n	80027fc <HAL_TIM_Base_Start_IT+0x80>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027be:	d01d      	beq.n	80027fc <HAL_TIM_Base_Start_IT+0x80>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a1f      	ldr	r2, [pc, #124]	@ (8002844 <HAL_TIM_Base_Start_IT+0xc8>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d018      	beq.n	80027fc <HAL_TIM_Base_Start_IT+0x80>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002848 <HAL_TIM_Base_Start_IT+0xcc>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d013      	beq.n	80027fc <HAL_TIM_Base_Start_IT+0x80>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a1c      	ldr	r2, [pc, #112]	@ (800284c <HAL_TIM_Base_Start_IT+0xd0>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d00e      	beq.n	80027fc <HAL_TIM_Base_Start_IT+0x80>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a1b      	ldr	r2, [pc, #108]	@ (8002850 <HAL_TIM_Base_Start_IT+0xd4>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d009      	beq.n	80027fc <HAL_TIM_Base_Start_IT+0x80>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a19      	ldr	r2, [pc, #100]	@ (8002854 <HAL_TIM_Base_Start_IT+0xd8>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d004      	beq.n	80027fc <HAL_TIM_Base_Start_IT+0x80>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a18      	ldr	r2, [pc, #96]	@ (8002858 <HAL_TIM_Base_Start_IT+0xdc>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d111      	bne.n	8002820 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f003 0307 	and.w	r3, r3, #7
 8002806:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2b06      	cmp	r3, #6
 800280c:	d010      	beq.n	8002830 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f042 0201 	orr.w	r2, r2, #1
 800281c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800281e:	e007      	b.n	8002830 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 0201 	orr.w	r2, r2, #1
 800282e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	3714      	adds	r7, #20
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	40010000 	.word	0x40010000
 8002844:	40000400 	.word	0x40000400
 8002848:	40000800 	.word	0x40000800
 800284c:	40000c00 	.word	0x40000c00
 8002850:	40010400 	.word	0x40010400
 8002854:	40014000 	.word	0x40014000
 8002858:	40001800 	.word	0x40001800

0800285c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	f003 0302 	and.w	r3, r3, #2
 800287a:	2b00      	cmp	r3, #0
 800287c:	d020      	beq.n	80028c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f003 0302 	and.w	r3, r3, #2
 8002884:	2b00      	cmp	r3, #0
 8002886:	d01b      	beq.n	80028c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f06f 0202 	mvn.w	r2, #2
 8002890:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	f003 0303 	and.w	r3, r3, #3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d003      	beq.n	80028ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f000 f8d2 	bl	8002a50 <HAL_TIM_IC_CaptureCallback>
 80028ac:	e005      	b.n	80028ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 f8c4 	bl	8002a3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f000 f8d5 	bl	8002a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	f003 0304 	and.w	r3, r3, #4
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d020      	beq.n	800290c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	f003 0304 	and.w	r3, r3, #4
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d01b      	beq.n	800290c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f06f 0204 	mvn.w	r2, #4
 80028dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2202      	movs	r2, #2
 80028e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	699b      	ldr	r3, [r3, #24]
 80028ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f8ac 	bl	8002a50 <HAL_TIM_IC_CaptureCallback>
 80028f8:	e005      	b.n	8002906 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 f89e 	bl	8002a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f000 f8af 	bl	8002a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	f003 0308 	and.w	r3, r3, #8
 8002912:	2b00      	cmp	r3, #0
 8002914:	d020      	beq.n	8002958 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f003 0308 	and.w	r3, r3, #8
 800291c:	2b00      	cmp	r3, #0
 800291e:	d01b      	beq.n	8002958 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f06f 0208 	mvn.w	r2, #8
 8002928:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2204      	movs	r2, #4
 800292e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	69db      	ldr	r3, [r3, #28]
 8002936:	f003 0303 	and.w	r3, r3, #3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d003      	beq.n	8002946 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f886 	bl	8002a50 <HAL_TIM_IC_CaptureCallback>
 8002944:	e005      	b.n	8002952 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 f878 	bl	8002a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f000 f889 	bl	8002a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	f003 0310 	and.w	r3, r3, #16
 800295e:	2b00      	cmp	r3, #0
 8002960:	d020      	beq.n	80029a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f003 0310 	and.w	r3, r3, #16
 8002968:	2b00      	cmp	r3, #0
 800296a:	d01b      	beq.n	80029a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f06f 0210 	mvn.w	r2, #16
 8002974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2208      	movs	r2, #8
 800297a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f000 f860 	bl	8002a50 <HAL_TIM_IC_CaptureCallback>
 8002990:	e005      	b.n	800299e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 f852 	bl	8002a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 f863 	bl	8002a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d00c      	beq.n	80029c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f003 0301 	and.w	r3, r3, #1
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d007      	beq.n	80029c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f06f 0201 	mvn.w	r2, #1
 80029c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f7fd ff8c 	bl	80008e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00c      	beq.n	80029ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d007      	beq.n	80029ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80029e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f900 	bl	8002bec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d00c      	beq.n	8002a10 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d007      	beq.n	8002a10 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002a08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f000 f834 	bl	8002a78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	f003 0320 	and.w	r3, r3, #32
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d00c      	beq.n	8002a34 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f003 0320 	and.w	r3, r3, #32
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d007      	beq.n	8002a34 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f06f 0220 	mvn.w	r2, #32
 8002a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 f8d2 	bl	8002bd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a34:	bf00      	nop
 8002a36:	3710      	adds	r7, #16
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a44:	bf00      	nop
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a80:	bf00      	nop
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	4a43      	ldr	r2, [pc, #268]	@ (8002bac <TIM_Base_SetConfig+0x120>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d013      	beq.n	8002acc <TIM_Base_SetConfig+0x40>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002aaa:	d00f      	beq.n	8002acc <TIM_Base_SetConfig+0x40>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	4a40      	ldr	r2, [pc, #256]	@ (8002bb0 <TIM_Base_SetConfig+0x124>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d00b      	beq.n	8002acc <TIM_Base_SetConfig+0x40>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a3f      	ldr	r2, [pc, #252]	@ (8002bb4 <TIM_Base_SetConfig+0x128>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d007      	beq.n	8002acc <TIM_Base_SetConfig+0x40>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	4a3e      	ldr	r2, [pc, #248]	@ (8002bb8 <TIM_Base_SetConfig+0x12c>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d003      	beq.n	8002acc <TIM_Base_SetConfig+0x40>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a3d      	ldr	r2, [pc, #244]	@ (8002bbc <TIM_Base_SetConfig+0x130>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d108      	bne.n	8002ade <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ad2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a32      	ldr	r2, [pc, #200]	@ (8002bac <TIM_Base_SetConfig+0x120>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d02b      	beq.n	8002b3e <TIM_Base_SetConfig+0xb2>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002aec:	d027      	beq.n	8002b3e <TIM_Base_SetConfig+0xb2>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a2f      	ldr	r2, [pc, #188]	@ (8002bb0 <TIM_Base_SetConfig+0x124>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d023      	beq.n	8002b3e <TIM_Base_SetConfig+0xb2>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a2e      	ldr	r2, [pc, #184]	@ (8002bb4 <TIM_Base_SetConfig+0x128>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d01f      	beq.n	8002b3e <TIM_Base_SetConfig+0xb2>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a2d      	ldr	r2, [pc, #180]	@ (8002bb8 <TIM_Base_SetConfig+0x12c>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d01b      	beq.n	8002b3e <TIM_Base_SetConfig+0xb2>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a2c      	ldr	r2, [pc, #176]	@ (8002bbc <TIM_Base_SetConfig+0x130>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d017      	beq.n	8002b3e <TIM_Base_SetConfig+0xb2>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a2b      	ldr	r2, [pc, #172]	@ (8002bc0 <TIM_Base_SetConfig+0x134>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d013      	beq.n	8002b3e <TIM_Base_SetConfig+0xb2>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a2a      	ldr	r2, [pc, #168]	@ (8002bc4 <TIM_Base_SetConfig+0x138>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d00f      	beq.n	8002b3e <TIM_Base_SetConfig+0xb2>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a29      	ldr	r2, [pc, #164]	@ (8002bc8 <TIM_Base_SetConfig+0x13c>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d00b      	beq.n	8002b3e <TIM_Base_SetConfig+0xb2>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a28      	ldr	r2, [pc, #160]	@ (8002bcc <TIM_Base_SetConfig+0x140>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d007      	beq.n	8002b3e <TIM_Base_SetConfig+0xb2>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a27      	ldr	r2, [pc, #156]	@ (8002bd0 <TIM_Base_SetConfig+0x144>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d003      	beq.n	8002b3e <TIM_Base_SetConfig+0xb2>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a26      	ldr	r2, [pc, #152]	@ (8002bd4 <TIM_Base_SetConfig+0x148>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d108      	bne.n	8002b50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	68fa      	ldr	r2, [r7, #12]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	689a      	ldr	r2, [r3, #8]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a0e      	ldr	r2, [pc, #56]	@ (8002bac <TIM_Base_SetConfig+0x120>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d003      	beq.n	8002b7e <TIM_Base_SetConfig+0xf2>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a10      	ldr	r2, [pc, #64]	@ (8002bbc <TIM_Base_SetConfig+0x130>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d103      	bne.n	8002b86 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	691a      	ldr	r2, [r3, #16]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f043 0204 	orr.w	r2, r3, #4
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2201      	movs	r2, #1
 8002b96:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	68fa      	ldr	r2, [r7, #12]
 8002b9c:	601a      	str	r2, [r3, #0]
}
 8002b9e:	bf00      	nop
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	40010000 	.word	0x40010000
 8002bb0:	40000400 	.word	0x40000400
 8002bb4:	40000800 	.word	0x40000800
 8002bb8:	40000c00 	.word	0x40000c00
 8002bbc:	40010400 	.word	0x40010400
 8002bc0:	40014000 	.word	0x40014000
 8002bc4:	40014400 	.word	0x40014400
 8002bc8:	40014800 	.word	0x40014800
 8002bcc:	40001800 	.word	0x40001800
 8002bd0:	40001c00 	.word	0x40001c00
 8002bd4:	40002000 	.word	0x40002000

08002bd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e042      	b.n	8002c98 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d106      	bne.n	8002c2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f7fe f8c0 	bl	8000dac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2224      	movs	r2, #36	@ 0x24
 8002c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68da      	ldr	r2, [r3, #12]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f000 f973 	bl	8002f30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	691a      	ldr	r2, [r3, #16]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	695a      	ldr	r2, [r3, #20]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68da      	ldr	r2, [r3, #12]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2220      	movs	r2, #32
 8002c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b08a      	sub	sp, #40	@ 0x28
 8002ca4:	af02      	add	r7, sp, #8
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	603b      	str	r3, [r7, #0]
 8002cac:	4613      	mov	r3, r2
 8002cae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	2b20      	cmp	r3, #32
 8002cbe:	d175      	bne.n	8002dac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d002      	beq.n	8002ccc <HAL_UART_Transmit+0x2c>
 8002cc6:	88fb      	ldrh	r3, [r7, #6]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d101      	bne.n	8002cd0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e06e      	b.n	8002dae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2221      	movs	r2, #33	@ 0x21
 8002cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cde:	f7fe f90d 	bl	8000efc <HAL_GetTick>
 8002ce2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	88fa      	ldrh	r2, [r7, #6]
 8002ce8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	88fa      	ldrh	r2, [r7, #6]
 8002cee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cf8:	d108      	bne.n	8002d0c <HAL_UART_Transmit+0x6c>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d104      	bne.n	8002d0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d02:	2300      	movs	r3, #0
 8002d04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	61bb      	str	r3, [r7, #24]
 8002d0a:	e003      	b.n	8002d14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d14:	e02e      	b.n	8002d74 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	9300      	str	r3, [sp, #0]
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	2180      	movs	r1, #128	@ 0x80
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f000 f848 	bl	8002db6 <UART_WaitOnFlagUntilTimeout>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d005      	beq.n	8002d38 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2220      	movs	r2, #32
 8002d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e03a      	b.n	8002dae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d10b      	bne.n	8002d56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	881b      	ldrh	r3, [r3, #0]
 8002d42:	461a      	mov	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	3302      	adds	r3, #2
 8002d52:	61bb      	str	r3, [r7, #24]
 8002d54:	e007      	b.n	8002d66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	781a      	ldrb	r2, [r3, #0]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	3301      	adds	r3, #1
 8002d64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1cb      	bne.n	8002d16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	9300      	str	r3, [sp, #0]
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	2200      	movs	r2, #0
 8002d86:	2140      	movs	r1, #64	@ 0x40
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 f814 	bl	8002db6 <UART_WaitOnFlagUntilTimeout>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d005      	beq.n	8002da0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2220      	movs	r2, #32
 8002d98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e006      	b.n	8002dae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2220      	movs	r2, #32
 8002da4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002da8:	2300      	movs	r3, #0
 8002daa:	e000      	b.n	8002dae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002dac:	2302      	movs	r3, #2
  }
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3720      	adds	r7, #32
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}

08002db6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002db6:	b580      	push	{r7, lr}
 8002db8:	b086      	sub	sp, #24
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	60f8      	str	r0, [r7, #12]
 8002dbe:	60b9      	str	r1, [r7, #8]
 8002dc0:	603b      	str	r3, [r7, #0]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dc6:	e03b      	b.n	8002e40 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dc8:	6a3b      	ldr	r3, [r7, #32]
 8002dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dce:	d037      	beq.n	8002e40 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dd0:	f7fe f894 	bl	8000efc <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	6a3a      	ldr	r2, [r7, #32]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d302      	bcc.n	8002de6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002de0:	6a3b      	ldr	r3, [r7, #32]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e03a      	b.n	8002e60 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	f003 0304 	and.w	r3, r3, #4
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d023      	beq.n	8002e40 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	2b80      	cmp	r3, #128	@ 0x80
 8002dfc:	d020      	beq.n	8002e40 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	2b40      	cmp	r3, #64	@ 0x40
 8002e02:	d01d      	beq.n	8002e40 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0308 	and.w	r3, r3, #8
 8002e0e:	2b08      	cmp	r3, #8
 8002e10:	d116      	bne.n	8002e40 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002e12:	2300      	movs	r3, #0
 8002e14:	617b      	str	r3, [r7, #20]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	617b      	str	r3, [r7, #20]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	617b      	str	r3, [r7, #20]
 8002e26:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f000 f81d 	bl	8002e68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2208      	movs	r2, #8
 8002e32:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e00f      	b.n	8002e60 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	68ba      	ldr	r2, [r7, #8]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	bf0c      	ite	eq
 8002e50:	2301      	moveq	r3, #1
 8002e52:	2300      	movne	r3, #0
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	461a      	mov	r2, r3
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d0b4      	beq.n	8002dc8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3718      	adds	r7, #24
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b095      	sub	sp, #84	@ 0x54
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	330c      	adds	r3, #12
 8002e76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e7a:	e853 3f00 	ldrex	r3, [r3]
 8002e7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	330c      	adds	r3, #12
 8002e8e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e90:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e98:	e841 2300 	strex	r3, r2, [r1]
 8002e9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1e5      	bne.n	8002e70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	3314      	adds	r3, #20
 8002eaa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eac:	6a3b      	ldr	r3, [r7, #32]
 8002eae:	e853 3f00 	ldrex	r3, [r3]
 8002eb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	f023 0301 	bic.w	r3, r3, #1
 8002eba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	3314      	adds	r3, #20
 8002ec2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ec4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ec8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002eca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ecc:	e841 2300 	strex	r3, r2, [r1]
 8002ed0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1e5      	bne.n	8002ea4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d119      	bne.n	8002f14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	330c      	adds	r3, #12
 8002ee6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	e853 3f00 	ldrex	r3, [r3]
 8002eee:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	f023 0310 	bic.w	r3, r3, #16
 8002ef6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	330c      	adds	r3, #12
 8002efe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f00:	61ba      	str	r2, [r7, #24]
 8002f02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f04:	6979      	ldr	r1, [r7, #20]
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	e841 2300 	strex	r3, r2, [r1]
 8002f0c:	613b      	str	r3, [r7, #16]
   return(result);
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1e5      	bne.n	8002ee0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2220      	movs	r2, #32
 8002f18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f22:	bf00      	nop
 8002f24:	3754      	adds	r7, #84	@ 0x54
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
	...

08002f30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f34:	b0c0      	sub	sp, #256	@ 0x100
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f4c:	68d9      	ldr	r1, [r3, #12]
 8002f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	ea40 0301 	orr.w	r3, r0, r1
 8002f58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	431a      	orrs	r2, r3
 8002f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f74:	69db      	ldr	r3, [r3, #28]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002f88:	f021 010c 	bic.w	r1, r1, #12
 8002f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002f96:	430b      	orrs	r3, r1
 8002f98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	695b      	ldr	r3, [r3, #20]
 8002fa2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002faa:	6999      	ldr	r1, [r3, #24]
 8002fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	ea40 0301 	orr.w	r3, r0, r1
 8002fb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	4b8f      	ldr	r3, [pc, #572]	@ (80031fc <UART_SetConfig+0x2cc>)
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d005      	beq.n	8002fd0 <UART_SetConfig+0xa0>
 8002fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	4b8d      	ldr	r3, [pc, #564]	@ (8003200 <UART_SetConfig+0x2d0>)
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d104      	bne.n	8002fda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002fd0:	f7fe fe62 	bl	8001c98 <HAL_RCC_GetPCLK2Freq>
 8002fd4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002fd8:	e003      	b.n	8002fe2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002fda:	f7fe fe49 	bl	8001c70 <HAL_RCC_GetPCLK1Freq>
 8002fde:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fe6:	69db      	ldr	r3, [r3, #28]
 8002fe8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fec:	f040 810c 	bne.w	8003208 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ff0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002ffa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002ffe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003002:	4622      	mov	r2, r4
 8003004:	462b      	mov	r3, r5
 8003006:	1891      	adds	r1, r2, r2
 8003008:	65b9      	str	r1, [r7, #88]	@ 0x58
 800300a:	415b      	adcs	r3, r3
 800300c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800300e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003012:	4621      	mov	r1, r4
 8003014:	eb12 0801 	adds.w	r8, r2, r1
 8003018:	4629      	mov	r1, r5
 800301a:	eb43 0901 	adc.w	r9, r3, r1
 800301e:	f04f 0200 	mov.w	r2, #0
 8003022:	f04f 0300 	mov.w	r3, #0
 8003026:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800302a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800302e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003032:	4690      	mov	r8, r2
 8003034:	4699      	mov	r9, r3
 8003036:	4623      	mov	r3, r4
 8003038:	eb18 0303 	adds.w	r3, r8, r3
 800303c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003040:	462b      	mov	r3, r5
 8003042:	eb49 0303 	adc.w	r3, r9, r3
 8003046:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800304a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003056:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800305a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800305e:	460b      	mov	r3, r1
 8003060:	18db      	adds	r3, r3, r3
 8003062:	653b      	str	r3, [r7, #80]	@ 0x50
 8003064:	4613      	mov	r3, r2
 8003066:	eb42 0303 	adc.w	r3, r2, r3
 800306a:	657b      	str	r3, [r7, #84]	@ 0x54
 800306c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003070:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003074:	f7fd f904 	bl	8000280 <__aeabi_uldivmod>
 8003078:	4602      	mov	r2, r0
 800307a:	460b      	mov	r3, r1
 800307c:	4b61      	ldr	r3, [pc, #388]	@ (8003204 <UART_SetConfig+0x2d4>)
 800307e:	fba3 2302 	umull	r2, r3, r3, r2
 8003082:	095b      	lsrs	r3, r3, #5
 8003084:	011c      	lsls	r4, r3, #4
 8003086:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800308a:	2200      	movs	r2, #0
 800308c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003090:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003094:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003098:	4642      	mov	r2, r8
 800309a:	464b      	mov	r3, r9
 800309c:	1891      	adds	r1, r2, r2
 800309e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80030a0:	415b      	adcs	r3, r3
 80030a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80030a8:	4641      	mov	r1, r8
 80030aa:	eb12 0a01 	adds.w	sl, r2, r1
 80030ae:	4649      	mov	r1, r9
 80030b0:	eb43 0b01 	adc.w	fp, r3, r1
 80030b4:	f04f 0200 	mov.w	r2, #0
 80030b8:	f04f 0300 	mov.w	r3, #0
 80030bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030c8:	4692      	mov	sl, r2
 80030ca:	469b      	mov	fp, r3
 80030cc:	4643      	mov	r3, r8
 80030ce:	eb1a 0303 	adds.w	r3, sl, r3
 80030d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030d6:	464b      	mov	r3, r9
 80030d8:	eb4b 0303 	adc.w	r3, fp, r3
 80030dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80030e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80030ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80030f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80030f4:	460b      	mov	r3, r1
 80030f6:	18db      	adds	r3, r3, r3
 80030f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80030fa:	4613      	mov	r3, r2
 80030fc:	eb42 0303 	adc.w	r3, r2, r3
 8003100:	647b      	str	r3, [r7, #68]	@ 0x44
 8003102:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003106:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800310a:	f7fd f8b9 	bl	8000280 <__aeabi_uldivmod>
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	4611      	mov	r1, r2
 8003114:	4b3b      	ldr	r3, [pc, #236]	@ (8003204 <UART_SetConfig+0x2d4>)
 8003116:	fba3 2301 	umull	r2, r3, r3, r1
 800311a:	095b      	lsrs	r3, r3, #5
 800311c:	2264      	movs	r2, #100	@ 0x64
 800311e:	fb02 f303 	mul.w	r3, r2, r3
 8003122:	1acb      	subs	r3, r1, r3
 8003124:	00db      	lsls	r3, r3, #3
 8003126:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800312a:	4b36      	ldr	r3, [pc, #216]	@ (8003204 <UART_SetConfig+0x2d4>)
 800312c:	fba3 2302 	umull	r2, r3, r3, r2
 8003130:	095b      	lsrs	r3, r3, #5
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003138:	441c      	add	r4, r3
 800313a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800313e:	2200      	movs	r2, #0
 8003140:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003144:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003148:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800314c:	4642      	mov	r2, r8
 800314e:	464b      	mov	r3, r9
 8003150:	1891      	adds	r1, r2, r2
 8003152:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003154:	415b      	adcs	r3, r3
 8003156:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003158:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800315c:	4641      	mov	r1, r8
 800315e:	1851      	adds	r1, r2, r1
 8003160:	6339      	str	r1, [r7, #48]	@ 0x30
 8003162:	4649      	mov	r1, r9
 8003164:	414b      	adcs	r3, r1
 8003166:	637b      	str	r3, [r7, #52]	@ 0x34
 8003168:	f04f 0200 	mov.w	r2, #0
 800316c:	f04f 0300 	mov.w	r3, #0
 8003170:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003174:	4659      	mov	r1, fp
 8003176:	00cb      	lsls	r3, r1, #3
 8003178:	4651      	mov	r1, sl
 800317a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800317e:	4651      	mov	r1, sl
 8003180:	00ca      	lsls	r2, r1, #3
 8003182:	4610      	mov	r0, r2
 8003184:	4619      	mov	r1, r3
 8003186:	4603      	mov	r3, r0
 8003188:	4642      	mov	r2, r8
 800318a:	189b      	adds	r3, r3, r2
 800318c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003190:	464b      	mov	r3, r9
 8003192:	460a      	mov	r2, r1
 8003194:	eb42 0303 	adc.w	r3, r2, r3
 8003198:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800319c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80031a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80031ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80031b0:	460b      	mov	r3, r1
 80031b2:	18db      	adds	r3, r3, r3
 80031b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031b6:	4613      	mov	r3, r2
 80031b8:	eb42 0303 	adc.w	r3, r2, r3
 80031bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80031be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80031c6:	f7fd f85b 	bl	8000280 <__aeabi_uldivmod>
 80031ca:	4602      	mov	r2, r0
 80031cc:	460b      	mov	r3, r1
 80031ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003204 <UART_SetConfig+0x2d4>)
 80031d0:	fba3 1302 	umull	r1, r3, r3, r2
 80031d4:	095b      	lsrs	r3, r3, #5
 80031d6:	2164      	movs	r1, #100	@ 0x64
 80031d8:	fb01 f303 	mul.w	r3, r1, r3
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	3332      	adds	r3, #50	@ 0x32
 80031e2:	4a08      	ldr	r2, [pc, #32]	@ (8003204 <UART_SetConfig+0x2d4>)
 80031e4:	fba2 2303 	umull	r2, r3, r2, r3
 80031e8:	095b      	lsrs	r3, r3, #5
 80031ea:	f003 0207 	and.w	r2, r3, #7
 80031ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4422      	add	r2, r4
 80031f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80031f8:	e106      	b.n	8003408 <UART_SetConfig+0x4d8>
 80031fa:	bf00      	nop
 80031fc:	40011000 	.word	0x40011000
 8003200:	40011400 	.word	0x40011400
 8003204:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003208:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800320c:	2200      	movs	r2, #0
 800320e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003212:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003216:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800321a:	4642      	mov	r2, r8
 800321c:	464b      	mov	r3, r9
 800321e:	1891      	adds	r1, r2, r2
 8003220:	6239      	str	r1, [r7, #32]
 8003222:	415b      	adcs	r3, r3
 8003224:	627b      	str	r3, [r7, #36]	@ 0x24
 8003226:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800322a:	4641      	mov	r1, r8
 800322c:	1854      	adds	r4, r2, r1
 800322e:	4649      	mov	r1, r9
 8003230:	eb43 0501 	adc.w	r5, r3, r1
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	f04f 0300 	mov.w	r3, #0
 800323c:	00eb      	lsls	r3, r5, #3
 800323e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003242:	00e2      	lsls	r2, r4, #3
 8003244:	4614      	mov	r4, r2
 8003246:	461d      	mov	r5, r3
 8003248:	4643      	mov	r3, r8
 800324a:	18e3      	adds	r3, r4, r3
 800324c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003250:	464b      	mov	r3, r9
 8003252:	eb45 0303 	adc.w	r3, r5, r3
 8003256:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800325a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003266:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	f04f 0300 	mov.w	r3, #0
 8003272:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003276:	4629      	mov	r1, r5
 8003278:	008b      	lsls	r3, r1, #2
 800327a:	4621      	mov	r1, r4
 800327c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003280:	4621      	mov	r1, r4
 8003282:	008a      	lsls	r2, r1, #2
 8003284:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003288:	f7fc fffa 	bl	8000280 <__aeabi_uldivmod>
 800328c:	4602      	mov	r2, r0
 800328e:	460b      	mov	r3, r1
 8003290:	4b60      	ldr	r3, [pc, #384]	@ (8003414 <UART_SetConfig+0x4e4>)
 8003292:	fba3 2302 	umull	r2, r3, r3, r2
 8003296:	095b      	lsrs	r3, r3, #5
 8003298:	011c      	lsls	r4, r3, #4
 800329a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800329e:	2200      	movs	r2, #0
 80032a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80032a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80032ac:	4642      	mov	r2, r8
 80032ae:	464b      	mov	r3, r9
 80032b0:	1891      	adds	r1, r2, r2
 80032b2:	61b9      	str	r1, [r7, #24]
 80032b4:	415b      	adcs	r3, r3
 80032b6:	61fb      	str	r3, [r7, #28]
 80032b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032bc:	4641      	mov	r1, r8
 80032be:	1851      	adds	r1, r2, r1
 80032c0:	6139      	str	r1, [r7, #16]
 80032c2:	4649      	mov	r1, r9
 80032c4:	414b      	adcs	r3, r1
 80032c6:	617b      	str	r3, [r7, #20]
 80032c8:	f04f 0200 	mov.w	r2, #0
 80032cc:	f04f 0300 	mov.w	r3, #0
 80032d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032d4:	4659      	mov	r1, fp
 80032d6:	00cb      	lsls	r3, r1, #3
 80032d8:	4651      	mov	r1, sl
 80032da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032de:	4651      	mov	r1, sl
 80032e0:	00ca      	lsls	r2, r1, #3
 80032e2:	4610      	mov	r0, r2
 80032e4:	4619      	mov	r1, r3
 80032e6:	4603      	mov	r3, r0
 80032e8:	4642      	mov	r2, r8
 80032ea:	189b      	adds	r3, r3, r2
 80032ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032f0:	464b      	mov	r3, r9
 80032f2:	460a      	mov	r2, r1
 80032f4:	eb42 0303 	adc.w	r3, r2, r3
 80032f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80032fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003306:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003308:	f04f 0200 	mov.w	r2, #0
 800330c:	f04f 0300 	mov.w	r3, #0
 8003310:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003314:	4649      	mov	r1, r9
 8003316:	008b      	lsls	r3, r1, #2
 8003318:	4641      	mov	r1, r8
 800331a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800331e:	4641      	mov	r1, r8
 8003320:	008a      	lsls	r2, r1, #2
 8003322:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003326:	f7fc ffab 	bl	8000280 <__aeabi_uldivmod>
 800332a:	4602      	mov	r2, r0
 800332c:	460b      	mov	r3, r1
 800332e:	4611      	mov	r1, r2
 8003330:	4b38      	ldr	r3, [pc, #224]	@ (8003414 <UART_SetConfig+0x4e4>)
 8003332:	fba3 2301 	umull	r2, r3, r3, r1
 8003336:	095b      	lsrs	r3, r3, #5
 8003338:	2264      	movs	r2, #100	@ 0x64
 800333a:	fb02 f303 	mul.w	r3, r2, r3
 800333e:	1acb      	subs	r3, r1, r3
 8003340:	011b      	lsls	r3, r3, #4
 8003342:	3332      	adds	r3, #50	@ 0x32
 8003344:	4a33      	ldr	r2, [pc, #204]	@ (8003414 <UART_SetConfig+0x4e4>)
 8003346:	fba2 2303 	umull	r2, r3, r2, r3
 800334a:	095b      	lsrs	r3, r3, #5
 800334c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003350:	441c      	add	r4, r3
 8003352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003356:	2200      	movs	r2, #0
 8003358:	673b      	str	r3, [r7, #112]	@ 0x70
 800335a:	677a      	str	r2, [r7, #116]	@ 0x74
 800335c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003360:	4642      	mov	r2, r8
 8003362:	464b      	mov	r3, r9
 8003364:	1891      	adds	r1, r2, r2
 8003366:	60b9      	str	r1, [r7, #8]
 8003368:	415b      	adcs	r3, r3
 800336a:	60fb      	str	r3, [r7, #12]
 800336c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003370:	4641      	mov	r1, r8
 8003372:	1851      	adds	r1, r2, r1
 8003374:	6039      	str	r1, [r7, #0]
 8003376:	4649      	mov	r1, r9
 8003378:	414b      	adcs	r3, r1
 800337a:	607b      	str	r3, [r7, #4]
 800337c:	f04f 0200 	mov.w	r2, #0
 8003380:	f04f 0300 	mov.w	r3, #0
 8003384:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003388:	4659      	mov	r1, fp
 800338a:	00cb      	lsls	r3, r1, #3
 800338c:	4651      	mov	r1, sl
 800338e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003392:	4651      	mov	r1, sl
 8003394:	00ca      	lsls	r2, r1, #3
 8003396:	4610      	mov	r0, r2
 8003398:	4619      	mov	r1, r3
 800339a:	4603      	mov	r3, r0
 800339c:	4642      	mov	r2, r8
 800339e:	189b      	adds	r3, r3, r2
 80033a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033a2:	464b      	mov	r3, r9
 80033a4:	460a      	mov	r2, r1
 80033a6:	eb42 0303 	adc.w	r3, r2, r3
 80033aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80033ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80033b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80033b8:	f04f 0200 	mov.w	r2, #0
 80033bc:	f04f 0300 	mov.w	r3, #0
 80033c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80033c4:	4649      	mov	r1, r9
 80033c6:	008b      	lsls	r3, r1, #2
 80033c8:	4641      	mov	r1, r8
 80033ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033ce:	4641      	mov	r1, r8
 80033d0:	008a      	lsls	r2, r1, #2
 80033d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80033d6:	f7fc ff53 	bl	8000280 <__aeabi_uldivmod>
 80033da:	4602      	mov	r2, r0
 80033dc:	460b      	mov	r3, r1
 80033de:	4b0d      	ldr	r3, [pc, #52]	@ (8003414 <UART_SetConfig+0x4e4>)
 80033e0:	fba3 1302 	umull	r1, r3, r3, r2
 80033e4:	095b      	lsrs	r3, r3, #5
 80033e6:	2164      	movs	r1, #100	@ 0x64
 80033e8:	fb01 f303 	mul.w	r3, r1, r3
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	011b      	lsls	r3, r3, #4
 80033f0:	3332      	adds	r3, #50	@ 0x32
 80033f2:	4a08      	ldr	r2, [pc, #32]	@ (8003414 <UART_SetConfig+0x4e4>)
 80033f4:	fba2 2303 	umull	r2, r3, r2, r3
 80033f8:	095b      	lsrs	r3, r3, #5
 80033fa:	f003 020f 	and.w	r2, r3, #15
 80033fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4422      	add	r2, r4
 8003406:	609a      	str	r2, [r3, #8]
}
 8003408:	bf00      	nop
 800340a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800340e:	46bd      	mov	sp, r7
 8003410:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003414:	51eb851f 	.word	0x51eb851f

08003418 <__NVIC_SetPriority>:
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	4603      	mov	r3, r0
 8003420:	6039      	str	r1, [r7, #0]
 8003422:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003424:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003428:	2b00      	cmp	r3, #0
 800342a:	db0a      	blt.n	8003442 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	b2da      	uxtb	r2, r3
 8003430:	490c      	ldr	r1, [pc, #48]	@ (8003464 <__NVIC_SetPriority+0x4c>)
 8003432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003436:	0112      	lsls	r2, r2, #4
 8003438:	b2d2      	uxtb	r2, r2
 800343a:	440b      	add	r3, r1
 800343c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003440:	e00a      	b.n	8003458 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	b2da      	uxtb	r2, r3
 8003446:	4908      	ldr	r1, [pc, #32]	@ (8003468 <__NVIC_SetPriority+0x50>)
 8003448:	79fb      	ldrb	r3, [r7, #7]
 800344a:	f003 030f 	and.w	r3, r3, #15
 800344e:	3b04      	subs	r3, #4
 8003450:	0112      	lsls	r2, r2, #4
 8003452:	b2d2      	uxtb	r2, r2
 8003454:	440b      	add	r3, r1
 8003456:	761a      	strb	r2, [r3, #24]
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr
 8003464:	e000e100 	.word	0xe000e100
 8003468:	e000ed00 	.word	0xe000ed00

0800346c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003470:	4b05      	ldr	r3, [pc, #20]	@ (8003488 <SysTick_Handler+0x1c>)
 8003472:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003474:	f002 f856 	bl	8005524 <xTaskGetSchedulerState>
 8003478:	4603      	mov	r3, r0
 800347a:	2b01      	cmp	r3, #1
 800347c:	d001      	beq.n	8003482 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800347e:	f003 f87b 	bl	8006578 <xPortSysTickHandler>
  }
}
 8003482:	bf00      	nop
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	e000e010 	.word	0xe000e010

0800348c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003490:	2100      	movs	r1, #0
 8003492:	f06f 0004 	mvn.w	r0, #4
 8003496:	f7ff ffbf 	bl	8003418 <__NVIC_SetPriority>
#endif
}
 800349a:	bf00      	nop
 800349c:	bd80      	pop	{r7, pc}
	...

080034a0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034a6:	f3ef 8305 	mrs	r3, IPSR
 80034aa:	603b      	str	r3, [r7, #0]
  return(result);
 80034ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d003      	beq.n	80034ba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80034b2:	f06f 0305 	mvn.w	r3, #5
 80034b6:	607b      	str	r3, [r7, #4]
 80034b8:	e00c      	b.n	80034d4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80034ba:	4b0a      	ldr	r3, [pc, #40]	@ (80034e4 <osKernelInitialize+0x44>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d105      	bne.n	80034ce <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80034c2:	4b08      	ldr	r3, [pc, #32]	@ (80034e4 <osKernelInitialize+0x44>)
 80034c4:	2201      	movs	r2, #1
 80034c6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80034c8:	2300      	movs	r3, #0
 80034ca:	607b      	str	r3, [r7, #4]
 80034cc:	e002      	b.n	80034d4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80034ce:	f04f 33ff 	mov.w	r3, #4294967295
 80034d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80034d4:	687b      	ldr	r3, [r7, #4]
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	20000148 	.word	0x20000148

080034e8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034ee:	f3ef 8305 	mrs	r3, IPSR
 80034f2:	603b      	str	r3, [r7, #0]
  return(result);
 80034f4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d003      	beq.n	8003502 <osKernelStart+0x1a>
    stat = osErrorISR;
 80034fa:	f06f 0305 	mvn.w	r3, #5
 80034fe:	607b      	str	r3, [r7, #4]
 8003500:	e010      	b.n	8003524 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003502:	4b0b      	ldr	r3, [pc, #44]	@ (8003530 <osKernelStart+0x48>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d109      	bne.n	800351e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800350a:	f7ff ffbf 	bl	800348c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800350e:	4b08      	ldr	r3, [pc, #32]	@ (8003530 <osKernelStart+0x48>)
 8003510:	2202      	movs	r2, #2
 8003512:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003514:	f001 fb92 	bl	8004c3c <vTaskStartScheduler>
      stat = osOK;
 8003518:	2300      	movs	r3, #0
 800351a:	607b      	str	r3, [r7, #4]
 800351c:	e002      	b.n	8003524 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800351e:	f04f 33ff 	mov.w	r3, #4294967295
 8003522:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003524:	687b      	ldr	r3, [r7, #4]
}
 8003526:	4618      	mov	r0, r3
 8003528:	3708      	adds	r7, #8
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	20000148 	.word	0x20000148

08003534 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003534:	b580      	push	{r7, lr}
 8003536:	b08e      	sub	sp, #56	@ 0x38
 8003538:	af04      	add	r7, sp, #16
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003540:	2300      	movs	r3, #0
 8003542:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003544:	f3ef 8305 	mrs	r3, IPSR
 8003548:	617b      	str	r3, [r7, #20]
  return(result);
 800354a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800354c:	2b00      	cmp	r3, #0
 800354e:	d17e      	bne.n	800364e <osThreadNew+0x11a>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d07b      	beq.n	800364e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003556:	2380      	movs	r3, #128	@ 0x80
 8003558:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800355a:	2318      	movs	r3, #24
 800355c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800355e:	2300      	movs	r3, #0
 8003560:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003562:	f04f 33ff 	mov.w	r3, #4294967295
 8003566:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d045      	beq.n	80035fa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d002      	beq.n	800357c <osThreadNew+0x48>
        name = attr->name;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d002      	beq.n	800358a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	699b      	ldr	r3, [r3, #24]
 8003588:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d008      	beq.n	80035a2 <osThreadNew+0x6e>
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	2b38      	cmp	r3, #56	@ 0x38
 8003594:	d805      	bhi.n	80035a2 <osThreadNew+0x6e>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <osThreadNew+0x72>
        return (NULL);
 80035a2:	2300      	movs	r3, #0
 80035a4:	e054      	b.n	8003650 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d003      	beq.n	80035b6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	089b      	lsrs	r3, r3, #2
 80035b4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d00e      	beq.n	80035dc <osThreadNew+0xa8>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	2ba7      	cmp	r3, #167	@ 0xa7
 80035c4:	d90a      	bls.n	80035dc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d006      	beq.n	80035dc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d002      	beq.n	80035dc <osThreadNew+0xa8>
        mem = 1;
 80035d6:	2301      	movs	r3, #1
 80035d8:	61bb      	str	r3, [r7, #24]
 80035da:	e010      	b.n	80035fe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10c      	bne.n	80035fe <osThreadNew+0xca>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d108      	bne.n	80035fe <osThreadNew+0xca>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	691b      	ldr	r3, [r3, #16]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d104      	bne.n	80035fe <osThreadNew+0xca>
          mem = 0;
 80035f4:	2300      	movs	r3, #0
 80035f6:	61bb      	str	r3, [r7, #24]
 80035f8:	e001      	b.n	80035fe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80035fa:	2300      	movs	r3, #0
 80035fc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	2b01      	cmp	r3, #1
 8003602:	d110      	bne.n	8003626 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800360c:	9202      	str	r2, [sp, #8]
 800360e:	9301      	str	r3, [sp, #4]
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	6a3a      	ldr	r2, [r7, #32]
 8003618:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f001 f950 	bl	80048c0 <xTaskCreateStatic>
 8003620:	4603      	mov	r3, r0
 8003622:	613b      	str	r3, [r7, #16]
 8003624:	e013      	b.n	800364e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d110      	bne.n	800364e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800362c:	6a3b      	ldr	r3, [r7, #32]
 800362e:	b29a      	uxth	r2, r3
 8003630:	f107 0310 	add.w	r3, r7, #16
 8003634:	9301      	str	r3, [sp, #4]
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	9300      	str	r3, [sp, #0]
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f001 f99e 	bl	8004980 <xTaskCreate>
 8003644:	4603      	mov	r3, r0
 8003646:	2b01      	cmp	r3, #1
 8003648:	d001      	beq.n	800364e <osThreadNew+0x11a>
            hTask = NULL;
 800364a:	2300      	movs	r3, #0
 800364c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800364e:	693b      	ldr	r3, [r7, #16]
}
 8003650:	4618      	mov	r0, r3
 8003652:	3728      	adds	r7, #40	@ 0x28
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4a07      	ldr	r2, [pc, #28]	@ (8003684 <vApplicationGetIdleTaskMemory+0x2c>)
 8003668:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	4a06      	ldr	r2, [pc, #24]	@ (8003688 <vApplicationGetIdleTaskMemory+0x30>)
 800366e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2280      	movs	r2, #128	@ 0x80
 8003674:	601a      	str	r2, [r3, #0]
}
 8003676:	bf00      	nop
 8003678:	3714      	adds	r7, #20
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	2000014c 	.word	0x2000014c
 8003688:	200001f4 	.word	0x200001f4

0800368c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	4a07      	ldr	r2, [pc, #28]	@ (80036b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800369c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	4a06      	ldr	r2, [pc, #24]	@ (80036bc <vApplicationGetTimerTaskMemory+0x30>)
 80036a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80036aa:	601a      	str	r2, [r3, #0]
}
 80036ac:	bf00      	nop
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	200003f4 	.word	0x200003f4
 80036bc:	2000049c 	.word	0x2000049c

080036c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f103 0208 	add.w	r2, r3, #8
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f04f 32ff 	mov.w	r2, #4294967295
 80036d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f103 0208 	add.w	r2, r3, #8
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f103 0208 	add.w	r2, r3, #8
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr

0800371a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800371a:	b480      	push	{r7}
 800371c:	b085      	sub	sp, #20
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
 8003722:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	68fa      	ldr	r2, [r7, #12]
 800372e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	683a      	ldr	r2, [r7, #0]
 800373e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	1c5a      	adds	r2, r3, #1
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	601a      	str	r2, [r3, #0]
}
 8003756:	bf00      	nop
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr

08003762 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003762:	b480      	push	{r7}
 8003764:	b085      	sub	sp, #20
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]
 800376a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003778:	d103      	bne.n	8003782 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	60fb      	str	r3, [r7, #12]
 8003780:	e00c      	b.n	800379c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	3308      	adds	r3, #8
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	e002      	b.n	8003790 <vListInsert+0x2e>
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	60fb      	str	r3, [r7, #12]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68ba      	ldr	r2, [r7, #8]
 8003798:	429a      	cmp	r2, r3
 800379a:	d2f6      	bcs.n	800378a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	683a      	ldr	r2, [r7, #0]
 80037b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	1c5a      	adds	r2, r3, #1
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	601a      	str	r2, [r3, #0]
}
 80037c8:	bf00      	nop
 80037ca:	3714      	adds	r7, #20
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	691b      	ldr	r3, [r3, #16]
 80037e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	6892      	ldr	r2, [r2, #8]
 80037ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	6852      	ldr	r2, [r2, #4]
 80037f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d103      	bne.n	8003808 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689a      	ldr	r2, [r3, #8]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	1e5a      	subs	r2, r3, #1
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
}
 800381c:	4618      	mov	r0, r3
 800381e:	3714      	adds	r7, #20
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d10b      	bne.n	8003854 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800383c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003840:	f383 8811 	msr	BASEPRI, r3
 8003844:	f3bf 8f6f 	isb	sy
 8003848:	f3bf 8f4f 	dsb	sy
 800384c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800384e:	bf00      	nop
 8003850:	bf00      	nop
 8003852:	e7fd      	b.n	8003850 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003854:	f002 fe00 	bl	8006458 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003860:	68f9      	ldr	r1, [r7, #12]
 8003862:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003864:	fb01 f303 	mul.w	r3, r1, r3
 8003868:	441a      	add	r2, r3
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003884:	3b01      	subs	r3, #1
 8003886:	68f9      	ldr	r1, [r7, #12]
 8003888:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800388a:	fb01 f303 	mul.w	r3, r1, r3
 800388e:	441a      	add	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	22ff      	movs	r2, #255	@ 0xff
 8003898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	22ff      	movs	r2, #255	@ 0xff
 80038a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d114      	bne.n	80038d4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	691b      	ldr	r3, [r3, #16]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d01a      	beq.n	80038e8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	3310      	adds	r3, #16
 80038b6:	4618      	mov	r0, r3
 80038b8:	f001 fc5e 	bl	8005178 <xTaskRemoveFromEventList>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d012      	beq.n	80038e8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80038c2:	4b0d      	ldr	r3, [pc, #52]	@ (80038f8 <xQueueGenericReset+0xd0>)
 80038c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038c8:	601a      	str	r2, [r3, #0]
 80038ca:	f3bf 8f4f 	dsb	sy
 80038ce:	f3bf 8f6f 	isb	sy
 80038d2:	e009      	b.n	80038e8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	3310      	adds	r3, #16
 80038d8:	4618      	mov	r0, r3
 80038da:	f7ff fef1 	bl	80036c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	3324      	adds	r3, #36	@ 0x24
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7ff feec 	bl	80036c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80038e8:	f002 fde8 	bl	80064bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80038ec:	2301      	movs	r3, #1
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	e000ed04 	.word	0xe000ed04

080038fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b08e      	sub	sp, #56	@ 0x38
 8003900:	af02      	add	r7, sp, #8
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	607a      	str	r2, [r7, #4]
 8003908:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d10b      	bne.n	8003928 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003914:	f383 8811 	msr	BASEPRI, r3
 8003918:	f3bf 8f6f 	isb	sy
 800391c:	f3bf 8f4f 	dsb	sy
 8003920:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003922:	bf00      	nop
 8003924:	bf00      	nop
 8003926:	e7fd      	b.n	8003924 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10b      	bne.n	8003946 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800392e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003932:	f383 8811 	msr	BASEPRI, r3
 8003936:	f3bf 8f6f 	isb	sy
 800393a:	f3bf 8f4f 	dsb	sy
 800393e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003940:	bf00      	nop
 8003942:	bf00      	nop
 8003944:	e7fd      	b.n	8003942 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d002      	beq.n	8003952 <xQueueGenericCreateStatic+0x56>
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <xQueueGenericCreateStatic+0x5a>
 8003952:	2301      	movs	r3, #1
 8003954:	e000      	b.n	8003958 <xQueueGenericCreateStatic+0x5c>
 8003956:	2300      	movs	r3, #0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d10b      	bne.n	8003974 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800395c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003960:	f383 8811 	msr	BASEPRI, r3
 8003964:	f3bf 8f6f 	isb	sy
 8003968:	f3bf 8f4f 	dsb	sy
 800396c:	623b      	str	r3, [r7, #32]
}
 800396e:	bf00      	nop
 8003970:	bf00      	nop
 8003972:	e7fd      	b.n	8003970 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d102      	bne.n	8003980 <xQueueGenericCreateStatic+0x84>
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d101      	bne.n	8003984 <xQueueGenericCreateStatic+0x88>
 8003980:	2301      	movs	r3, #1
 8003982:	e000      	b.n	8003986 <xQueueGenericCreateStatic+0x8a>
 8003984:	2300      	movs	r3, #0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d10b      	bne.n	80039a2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800398a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800398e:	f383 8811 	msr	BASEPRI, r3
 8003992:	f3bf 8f6f 	isb	sy
 8003996:	f3bf 8f4f 	dsb	sy
 800399a:	61fb      	str	r3, [r7, #28]
}
 800399c:	bf00      	nop
 800399e:	bf00      	nop
 80039a0:	e7fd      	b.n	800399e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80039a2:	2350      	movs	r3, #80	@ 0x50
 80039a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	2b50      	cmp	r3, #80	@ 0x50
 80039aa:	d00b      	beq.n	80039c4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80039ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039b0:	f383 8811 	msr	BASEPRI, r3
 80039b4:	f3bf 8f6f 	isb	sy
 80039b8:	f3bf 8f4f 	dsb	sy
 80039bc:	61bb      	str	r3, [r7, #24]
}
 80039be:	bf00      	nop
 80039c0:	bf00      	nop
 80039c2:	e7fd      	b.n	80039c0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80039c4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80039ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d00d      	beq.n	80039ec <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80039d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80039d8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80039dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039de:	9300      	str	r3, [sp, #0]
 80039e0:	4613      	mov	r3, r2
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	68b9      	ldr	r1, [r7, #8]
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 f805 	bl	80039f6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80039ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3730      	adds	r7, #48	@ 0x30
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b084      	sub	sp, #16
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	60f8      	str	r0, [r7, #12]
 80039fe:	60b9      	str	r1, [r7, #8]
 8003a00:	607a      	str	r2, [r7, #4]
 8003a02:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d103      	bne.n	8003a12 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	e002      	b.n	8003a18 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	68ba      	ldr	r2, [r7, #8]
 8003a22:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003a24:	2101      	movs	r1, #1
 8003a26:	69b8      	ldr	r0, [r7, #24]
 8003a28:	f7ff fefe 	bl	8003828 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	78fa      	ldrb	r2, [r7, #3]
 8003a30:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003a34:	bf00      	nop
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b08e      	sub	sp, #56	@ 0x38
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
 8003a48:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10b      	bne.n	8003a70 <xQueueGenericSend+0x34>
	__asm volatile
 8003a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a5c:	f383 8811 	msr	BASEPRI, r3
 8003a60:	f3bf 8f6f 	isb	sy
 8003a64:	f3bf 8f4f 	dsb	sy
 8003a68:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003a6a:	bf00      	nop
 8003a6c:	bf00      	nop
 8003a6e:	e7fd      	b.n	8003a6c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d103      	bne.n	8003a7e <xQueueGenericSend+0x42>
 8003a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <xQueueGenericSend+0x46>
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e000      	b.n	8003a84 <xQueueGenericSend+0x48>
 8003a82:	2300      	movs	r3, #0
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d10b      	bne.n	8003aa0 <xQueueGenericSend+0x64>
	__asm volatile
 8003a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a8c:	f383 8811 	msr	BASEPRI, r3
 8003a90:	f3bf 8f6f 	isb	sy
 8003a94:	f3bf 8f4f 	dsb	sy
 8003a98:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003a9a:	bf00      	nop
 8003a9c:	bf00      	nop
 8003a9e:	e7fd      	b.n	8003a9c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d103      	bne.n	8003aae <xQueueGenericSend+0x72>
 8003aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d101      	bne.n	8003ab2 <xQueueGenericSend+0x76>
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e000      	b.n	8003ab4 <xQueueGenericSend+0x78>
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d10b      	bne.n	8003ad0 <xQueueGenericSend+0x94>
	__asm volatile
 8003ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003abc:	f383 8811 	msr	BASEPRI, r3
 8003ac0:	f3bf 8f6f 	isb	sy
 8003ac4:	f3bf 8f4f 	dsb	sy
 8003ac8:	623b      	str	r3, [r7, #32]
}
 8003aca:	bf00      	nop
 8003acc:	bf00      	nop
 8003ace:	e7fd      	b.n	8003acc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ad0:	f001 fd28 	bl	8005524 <xTaskGetSchedulerState>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d102      	bne.n	8003ae0 <xQueueGenericSend+0xa4>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d101      	bne.n	8003ae4 <xQueueGenericSend+0xa8>
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e000      	b.n	8003ae6 <xQueueGenericSend+0xaa>
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10b      	bne.n	8003b02 <xQueueGenericSend+0xc6>
	__asm volatile
 8003aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aee:	f383 8811 	msr	BASEPRI, r3
 8003af2:	f3bf 8f6f 	isb	sy
 8003af6:	f3bf 8f4f 	dsb	sy
 8003afa:	61fb      	str	r3, [r7, #28]
}
 8003afc:	bf00      	nop
 8003afe:	bf00      	nop
 8003b00:	e7fd      	b.n	8003afe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003b02:	f002 fca9 	bl	8006458 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d302      	bcc.n	8003b18 <xQueueGenericSend+0xdc>
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d129      	bne.n	8003b6c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003b18:	683a      	ldr	r2, [r7, #0]
 8003b1a:	68b9      	ldr	r1, [r7, #8]
 8003b1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003b1e:	f000 fa0f 	bl	8003f40 <prvCopyDataToQueue>
 8003b22:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d010      	beq.n	8003b4e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b2e:	3324      	adds	r3, #36	@ 0x24
 8003b30:	4618      	mov	r0, r3
 8003b32:	f001 fb21 	bl	8005178 <xTaskRemoveFromEventList>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d013      	beq.n	8003b64 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003b3c:	4b3f      	ldr	r3, [pc, #252]	@ (8003c3c <xQueueGenericSend+0x200>)
 8003b3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b42:	601a      	str	r2, [r3, #0]
 8003b44:	f3bf 8f4f 	dsb	sy
 8003b48:	f3bf 8f6f 	isb	sy
 8003b4c:	e00a      	b.n	8003b64 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d007      	beq.n	8003b64 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003b54:	4b39      	ldr	r3, [pc, #228]	@ (8003c3c <xQueueGenericSend+0x200>)
 8003b56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b5a:	601a      	str	r2, [r3, #0]
 8003b5c:	f3bf 8f4f 	dsb	sy
 8003b60:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003b64:	f002 fcaa 	bl	80064bc <vPortExitCritical>
				return pdPASS;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e063      	b.n	8003c34 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d103      	bne.n	8003b7a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003b72:	f002 fca3 	bl	80064bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003b76:	2300      	movs	r3, #0
 8003b78:	e05c      	b.n	8003c34 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d106      	bne.n	8003b8e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003b80:	f107 0314 	add.w	r3, r7, #20
 8003b84:	4618      	mov	r0, r3
 8003b86:	f001 fb5b 	bl	8005240 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003b8e:	f002 fc95 	bl	80064bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003b92:	f001 f8c3 	bl	8004d1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003b96:	f002 fc5f 	bl	8006458 <vPortEnterCritical>
 8003b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003ba0:	b25b      	sxtb	r3, r3
 8003ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba6:	d103      	bne.n	8003bb0 <xQueueGenericSend+0x174>
 8003ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003bb6:	b25b      	sxtb	r3, r3
 8003bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bbc:	d103      	bne.n	8003bc6 <xQueueGenericSend+0x18a>
 8003bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003bc6:	f002 fc79 	bl	80064bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003bca:	1d3a      	adds	r2, r7, #4
 8003bcc:	f107 0314 	add.w	r3, r7, #20
 8003bd0:	4611      	mov	r1, r2
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f001 fb4a 	bl	800526c <xTaskCheckForTimeOut>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d124      	bne.n	8003c28 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003bde:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003be0:	f000 faa6 	bl	8004130 <prvIsQueueFull>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d018      	beq.n	8003c1c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bec:	3310      	adds	r3, #16
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	4611      	mov	r1, r2
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f001 fa6e 	bl	80050d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003bf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003bfa:	f000 fa31 	bl	8004060 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003bfe:	f001 f89b 	bl	8004d38 <xTaskResumeAll>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f47f af7c 	bne.w	8003b02 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8003c3c <xQueueGenericSend+0x200>)
 8003c0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c10:	601a      	str	r2, [r3, #0]
 8003c12:	f3bf 8f4f 	dsb	sy
 8003c16:	f3bf 8f6f 	isb	sy
 8003c1a:	e772      	b.n	8003b02 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003c1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003c1e:	f000 fa1f 	bl	8004060 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003c22:	f001 f889 	bl	8004d38 <xTaskResumeAll>
 8003c26:	e76c      	b.n	8003b02 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003c28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003c2a:	f000 fa19 	bl	8004060 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003c2e:	f001 f883 	bl	8004d38 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003c32:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3738      	adds	r7, #56	@ 0x38
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	e000ed04 	.word	0xe000ed04

08003c40 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b090      	sub	sp, #64	@ 0x40
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
 8003c4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d10b      	bne.n	8003c70 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c5c:	f383 8811 	msr	BASEPRI, r3
 8003c60:	f3bf 8f6f 	isb	sy
 8003c64:	f3bf 8f4f 	dsb	sy
 8003c68:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003c6a:	bf00      	nop
 8003c6c:	bf00      	nop
 8003c6e:	e7fd      	b.n	8003c6c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d103      	bne.n	8003c7e <xQueueGenericSendFromISR+0x3e>
 8003c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <xQueueGenericSendFromISR+0x42>
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e000      	b.n	8003c84 <xQueueGenericSendFromISR+0x44>
 8003c82:	2300      	movs	r3, #0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d10b      	bne.n	8003ca0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c8c:	f383 8811 	msr	BASEPRI, r3
 8003c90:	f3bf 8f6f 	isb	sy
 8003c94:	f3bf 8f4f 	dsb	sy
 8003c98:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003c9a:	bf00      	nop
 8003c9c:	bf00      	nop
 8003c9e:	e7fd      	b.n	8003c9c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d103      	bne.n	8003cae <xQueueGenericSendFromISR+0x6e>
 8003ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ca8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d101      	bne.n	8003cb2 <xQueueGenericSendFromISR+0x72>
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e000      	b.n	8003cb4 <xQueueGenericSendFromISR+0x74>
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d10b      	bne.n	8003cd0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cbc:	f383 8811 	msr	BASEPRI, r3
 8003cc0:	f3bf 8f6f 	isb	sy
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	623b      	str	r3, [r7, #32]
}
 8003cca:	bf00      	nop
 8003ccc:	bf00      	nop
 8003cce:	e7fd      	b.n	8003ccc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003cd0:	f002 fca2 	bl	8006618 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003cd4:	f3ef 8211 	mrs	r2, BASEPRI
 8003cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cdc:	f383 8811 	msr	BASEPRI, r3
 8003ce0:	f3bf 8f6f 	isb	sy
 8003ce4:	f3bf 8f4f 	dsb	sy
 8003ce8:	61fa      	str	r2, [r7, #28]
 8003cea:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003cec:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003cee:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cf2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d302      	bcc.n	8003d02 <xQueueGenericSendFromISR+0xc2>
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d12f      	bne.n	8003d62 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d08:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003d12:	683a      	ldr	r2, [r7, #0]
 8003d14:	68b9      	ldr	r1, [r7, #8]
 8003d16:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003d18:	f000 f912 	bl	8003f40 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003d1c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d24:	d112      	bne.n	8003d4c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d016      	beq.n	8003d5c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d30:	3324      	adds	r3, #36	@ 0x24
 8003d32:	4618      	mov	r0, r3
 8003d34:	f001 fa20 	bl	8005178 <xTaskRemoveFromEventList>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00e      	beq.n	8003d5c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00b      	beq.n	8003d5c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	601a      	str	r2, [r3, #0]
 8003d4a:	e007      	b.n	8003d5c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003d4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003d50:	3301      	adds	r3, #1
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	b25a      	sxtb	r2, r3
 8003d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003d60:	e001      	b.n	8003d66 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003d62:	2300      	movs	r3, #0
 8003d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d68:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003d70:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3740      	adds	r7, #64	@ 0x40
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b08c      	sub	sp, #48	@ 0x30
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d10b      	bne.n	8003dae <xQueueReceive+0x32>
	__asm volatile
 8003d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d9a:	f383 8811 	msr	BASEPRI, r3
 8003d9e:	f3bf 8f6f 	isb	sy
 8003da2:	f3bf 8f4f 	dsb	sy
 8003da6:	623b      	str	r3, [r7, #32]
}
 8003da8:	bf00      	nop
 8003daa:	bf00      	nop
 8003dac:	e7fd      	b.n	8003daa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d103      	bne.n	8003dbc <xQueueReceive+0x40>
 8003db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d101      	bne.n	8003dc0 <xQueueReceive+0x44>
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e000      	b.n	8003dc2 <xQueueReceive+0x46>
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10b      	bne.n	8003dde <xQueueReceive+0x62>
	__asm volatile
 8003dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dca:	f383 8811 	msr	BASEPRI, r3
 8003dce:	f3bf 8f6f 	isb	sy
 8003dd2:	f3bf 8f4f 	dsb	sy
 8003dd6:	61fb      	str	r3, [r7, #28]
}
 8003dd8:	bf00      	nop
 8003dda:	bf00      	nop
 8003ddc:	e7fd      	b.n	8003dda <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003dde:	f001 fba1 	bl	8005524 <xTaskGetSchedulerState>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d102      	bne.n	8003dee <xQueueReceive+0x72>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d101      	bne.n	8003df2 <xQueueReceive+0x76>
 8003dee:	2301      	movs	r3, #1
 8003df0:	e000      	b.n	8003df4 <xQueueReceive+0x78>
 8003df2:	2300      	movs	r3, #0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d10b      	bne.n	8003e10 <xQueueReceive+0x94>
	__asm volatile
 8003df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dfc:	f383 8811 	msr	BASEPRI, r3
 8003e00:	f3bf 8f6f 	isb	sy
 8003e04:	f3bf 8f4f 	dsb	sy
 8003e08:	61bb      	str	r3, [r7, #24]
}
 8003e0a:	bf00      	nop
 8003e0c:	bf00      	nop
 8003e0e:	e7fd      	b.n	8003e0c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003e10:	f002 fb22 	bl	8006458 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e18:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d01f      	beq.n	8003e60 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003e20:	68b9      	ldr	r1, [r7, #8]
 8003e22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e24:	f000 f8f6 	bl	8004014 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2a:	1e5a      	subs	r2, r3, #1
 8003e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e2e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e32:	691b      	ldr	r3, [r3, #16]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00f      	beq.n	8003e58 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e3a:	3310      	adds	r3, #16
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f001 f99b 	bl	8005178 <xTaskRemoveFromEventList>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d007      	beq.n	8003e58 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003e48:	4b3c      	ldr	r3, [pc, #240]	@ (8003f3c <xQueueReceive+0x1c0>)
 8003e4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	f3bf 8f4f 	dsb	sy
 8003e54:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003e58:	f002 fb30 	bl	80064bc <vPortExitCritical>
				return pdPASS;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e069      	b.n	8003f34 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d103      	bne.n	8003e6e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003e66:	f002 fb29 	bl	80064bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	e062      	b.n	8003f34 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d106      	bne.n	8003e82 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003e74:	f107 0310 	add.w	r3, r7, #16
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f001 f9e1 	bl	8005240 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003e82:	f002 fb1b 	bl	80064bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003e86:	f000 ff49 	bl	8004d1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003e8a:	f002 fae5 	bl	8006458 <vPortEnterCritical>
 8003e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e94:	b25b      	sxtb	r3, r3
 8003e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9a:	d103      	bne.n	8003ea4 <xQueueReceive+0x128>
 8003e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ea6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003eaa:	b25b      	sxtb	r3, r3
 8003eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb0:	d103      	bne.n	8003eba <xQueueReceive+0x13e>
 8003eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003eba:	f002 faff 	bl	80064bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ebe:	1d3a      	adds	r2, r7, #4
 8003ec0:	f107 0310 	add.w	r3, r7, #16
 8003ec4:	4611      	mov	r1, r2
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f001 f9d0 	bl	800526c <xTaskCheckForTimeOut>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d123      	bne.n	8003f1a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003ed2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ed4:	f000 f916 	bl	8004104 <prvIsQueueEmpty>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d017      	beq.n	8003f0e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ee0:	3324      	adds	r3, #36	@ 0x24
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	4611      	mov	r1, r2
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f001 f8f4 	bl	80050d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003eec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003eee:	f000 f8b7 	bl	8004060 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003ef2:	f000 ff21 	bl	8004d38 <xTaskResumeAll>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d189      	bne.n	8003e10 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003efc:	4b0f      	ldr	r3, [pc, #60]	@ (8003f3c <xQueueReceive+0x1c0>)
 8003efe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	f3bf 8f4f 	dsb	sy
 8003f08:	f3bf 8f6f 	isb	sy
 8003f0c:	e780      	b.n	8003e10 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003f0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f10:	f000 f8a6 	bl	8004060 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003f14:	f000 ff10 	bl	8004d38 <xTaskResumeAll>
 8003f18:	e77a      	b.n	8003e10 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003f1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f1c:	f000 f8a0 	bl	8004060 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f20:	f000 ff0a 	bl	8004d38 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f26:	f000 f8ed 	bl	8004104 <prvIsQueueEmpty>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f43f af6f 	beq.w	8003e10 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003f32:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3730      	adds	r7, #48	@ 0x30
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	e000ed04 	.word	0xe000ed04

08003f40 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b086      	sub	sp, #24
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f54:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10d      	bne.n	8003f7a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d14d      	bne.n	8004002 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f001 faf8 	bl	8005560 <xTaskPriorityDisinherit>
 8003f70:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	609a      	str	r2, [r3, #8]
 8003f78:	e043      	b.n	8004002 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d119      	bne.n	8003fb4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6858      	ldr	r0, [r3, #4]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f88:	461a      	mov	r2, r3
 8003f8a:	68b9      	ldr	r1, [r7, #8]
 8003f8c:	f002 ff87 	bl	8006e9e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f98:	441a      	add	r2, r3
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	685a      	ldr	r2, [r3, #4]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d32b      	bcc.n	8004002 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	605a      	str	r2, [r3, #4]
 8003fb2:	e026      	b.n	8004002 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	68d8      	ldr	r0, [r3, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	68b9      	ldr	r1, [r7, #8]
 8003fc0:	f002 ff6d 	bl	8006e9e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	68da      	ldr	r2, [r3, #12]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fcc:	425b      	negs	r3, r3
 8003fce:	441a      	add	r2, r3
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	68da      	ldr	r2, [r3, #12]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d207      	bcs.n	8003ff0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	689a      	ldr	r2, [r3, #8]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe8:	425b      	negs	r3, r3
 8003fea:	441a      	add	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d105      	bne.n	8004002 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d002      	beq.n	8004002 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	3b01      	subs	r3, #1
 8004000:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1c5a      	adds	r2, r3, #1
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800400a:	697b      	ldr	r3, [r7, #20]
}
 800400c:	4618      	mov	r0, r3
 800400e:	3718      	adds	r7, #24
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004022:	2b00      	cmp	r3, #0
 8004024:	d018      	beq.n	8004058 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68da      	ldr	r2, [r3, #12]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402e:	441a      	add	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	68da      	ldr	r2, [r3, #12]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	429a      	cmp	r2, r3
 800403e:	d303      	bcc.n	8004048 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	68d9      	ldr	r1, [r3, #12]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004050:	461a      	mov	r2, r3
 8004052:	6838      	ldr	r0, [r7, #0]
 8004054:	f002 ff23 	bl	8006e9e <memcpy>
	}
}
 8004058:	bf00      	nop
 800405a:	3708      	adds	r7, #8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004068:	f002 f9f6 	bl	8006458 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004072:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004074:	e011      	b.n	800409a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407a:	2b00      	cmp	r3, #0
 800407c:	d012      	beq.n	80040a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	3324      	adds	r3, #36	@ 0x24
 8004082:	4618      	mov	r0, r3
 8004084:	f001 f878 	bl	8005178 <xTaskRemoveFromEventList>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800408e:	f001 f951 	bl	8005334 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004092:	7bfb      	ldrb	r3, [r7, #15]
 8004094:	3b01      	subs	r3, #1
 8004096:	b2db      	uxtb	r3, r3
 8004098:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800409a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	dce9      	bgt.n	8004076 <prvUnlockQueue+0x16>
 80040a2:	e000      	b.n	80040a6 <prvUnlockQueue+0x46>
					break;
 80040a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	22ff      	movs	r2, #255	@ 0xff
 80040aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80040ae:	f002 fa05 	bl	80064bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80040b2:	f002 f9d1 	bl	8006458 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80040bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80040be:	e011      	b.n	80040e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d012      	beq.n	80040ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	3310      	adds	r3, #16
 80040cc:	4618      	mov	r0, r3
 80040ce:	f001 f853 	bl	8005178 <xTaskRemoveFromEventList>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d001      	beq.n	80040dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80040d8:	f001 f92c 	bl	8005334 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80040dc:	7bbb      	ldrb	r3, [r7, #14]
 80040de:	3b01      	subs	r3, #1
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80040e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	dce9      	bgt.n	80040c0 <prvUnlockQueue+0x60>
 80040ec:	e000      	b.n	80040f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80040ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	22ff      	movs	r2, #255	@ 0xff
 80040f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80040f8:	f002 f9e0 	bl	80064bc <vPortExitCritical>
}
 80040fc:	bf00      	nop
 80040fe:	3710      	adds	r7, #16
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}

08004104 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800410c:	f002 f9a4 	bl	8006458 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004114:	2b00      	cmp	r3, #0
 8004116:	d102      	bne.n	800411e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004118:	2301      	movs	r3, #1
 800411a:	60fb      	str	r3, [r7, #12]
 800411c:	e001      	b.n	8004122 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800411e:	2300      	movs	r3, #0
 8004120:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004122:	f002 f9cb 	bl	80064bc <vPortExitCritical>

	return xReturn;
 8004126:	68fb      	ldr	r3, [r7, #12]
}
 8004128:	4618      	mov	r0, r3
 800412a:	3710      	adds	r7, #16
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004138:	f002 f98e 	bl	8006458 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004144:	429a      	cmp	r2, r3
 8004146:	d102      	bne.n	800414e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004148:	2301      	movs	r3, #1
 800414a:	60fb      	str	r3, [r7, #12]
 800414c:	e001      	b.n	8004152 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800414e:	2300      	movs	r3, #0
 8004150:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004152:	f002 f9b3 	bl	80064bc <vPortExitCritical>

	return xReturn;
 8004156:	68fb      	ldr	r3, [r7, #12]
}
 8004158:	4618      	mov	r0, r3
 800415a:	3710      	adds	r7, #16
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800416a:	2300      	movs	r3, #0
 800416c:	60fb      	str	r3, [r7, #12]
 800416e:	e014      	b.n	800419a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004170:	4a0f      	ldr	r2, [pc, #60]	@ (80041b0 <vQueueAddToRegistry+0x50>)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10b      	bne.n	8004194 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800417c:	490c      	ldr	r1, [pc, #48]	@ (80041b0 <vQueueAddToRegistry+0x50>)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004186:	4a0a      	ldr	r2, [pc, #40]	@ (80041b0 <vQueueAddToRegistry+0x50>)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	4413      	add	r3, r2
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004192:	e006      	b.n	80041a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	3301      	adds	r3, #1
 8004198:	60fb      	str	r3, [r7, #12]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2b07      	cmp	r3, #7
 800419e:	d9e7      	bls.n	8004170 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80041a0:	bf00      	nop
 80041a2:	bf00      	nop
 80041a4:	3714      	adds	r7, #20
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	2000089c 	.word	0x2000089c

080041b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80041c4:	f002 f948 	bl	8006458 <vPortEnterCritical>
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80041ce:	b25b      	sxtb	r3, r3
 80041d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d4:	d103      	bne.n	80041de <vQueueWaitForMessageRestricted+0x2a>
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80041e4:	b25b      	sxtb	r3, r3
 80041e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ea:	d103      	bne.n	80041f4 <vQueueWaitForMessageRestricted+0x40>
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80041f4:	f002 f962 	bl	80064bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d106      	bne.n	800420e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	3324      	adds	r3, #36	@ 0x24
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	68b9      	ldr	r1, [r7, #8]
 8004208:	4618      	mov	r0, r3
 800420a:	f000 ff89 	bl	8005120 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800420e:	6978      	ldr	r0, [r7, #20]
 8004210:	f7ff ff26 	bl	8004060 <prvUnlockQueue>
	}
 8004214:	bf00      	nop
 8004216:	3718      	adds	r7, #24
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08c      	sub	sp, #48	@ 0x30
 8004220:	af02      	add	r7, sp, #8
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d111      	bne.n	8004252 <xStreamBufferGenericCreate+0x36>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 800422e:	2301      	movs	r3, #1
 8004230:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2b04      	cmp	r3, #4
 8004238:	d81d      	bhi.n	8004276 <xStreamBufferGenericCreate+0x5a>
	__asm volatile
 800423a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800423e:	f383 8811 	msr	BASEPRI, r3
 8004242:	f3bf 8f6f 	isb	sy
 8004246:	f3bf 8f4f 	dsb	sy
 800424a:	61fb      	str	r3, [r7, #28]
}
 800424c:	bf00      	nop
 800424e:	bf00      	nop
 8004250:	e7fd      	b.n	800424e <xStreamBufferGenericCreate+0x32>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 8004252:	2300      	movs	r3, #0
 8004254:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			configASSERT( xBufferSizeBytes > 0 );
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d10b      	bne.n	8004276 <xStreamBufferGenericCreate+0x5a>
	__asm volatile
 800425e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004262:	f383 8811 	msr	BASEPRI, r3
 8004266:	f3bf 8f6f 	isb	sy
 800426a:	f3bf 8f4f 	dsb	sy
 800426e:	61bb      	str	r3, [r7, #24]
}
 8004270:	bf00      	nop
 8004272:	bf00      	nop
 8004274:	e7fd      	b.n	8004272 <xStreamBufferGenericCreate+0x56>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8004276:	68ba      	ldr	r2, [r7, #8]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	429a      	cmp	r2, r3
 800427c:	d90b      	bls.n	8004296 <xStreamBufferGenericCreate+0x7a>
	__asm volatile
 800427e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004282:	f383 8811 	msr	BASEPRI, r3
 8004286:	f3bf 8f6f 	isb	sy
 800428a:	f3bf 8f4f 	dsb	sy
 800428e:	617b      	str	r3, [r7, #20]
}
 8004290:	bf00      	nop
 8004292:	bf00      	nop
 8004294:	e7fd      	b.n	8004292 <xStreamBufferGenericCreate+0x76>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d101      	bne.n	80042a0 <xStreamBufferGenericCreate+0x84>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 800429c:	2301      	movs	r3, #1
 800429e:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	3301      	adds	r3, #1
 80042a4:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	3324      	adds	r3, #36	@ 0x24
 80042aa:	4618      	mov	r0, r3
 80042ac:	f002 f9f6 	bl	800669c <pvPortMalloc>
 80042b0:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 80042b2:	6a3b      	ldr	r3, [r7, #32]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d00a      	beq.n	80042ce <xStreamBufferGenericCreate+0xb2>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 80042b8:	6a3b      	ldr	r3, [r7, #32]
 80042ba:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 80042be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80042c2:	9300      	str	r3, [sp, #0]
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	6a38      	ldr	r0, [r7, #32]
 80042ca:	f000 fac5 	bl	8004858 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 80042ce:	6a3b      	ldr	r3, [r7, #32]
	}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3728      	adds	r7, #40	@ 0x28
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 80042d8:	b480      	push	{r7}
 80042da:	b087      	sub	sp, #28
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10b      	bne.n	8004302 <xStreamBufferSpacesAvailable+0x2a>
	__asm volatile
 80042ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ee:	f383 8811 	msr	BASEPRI, r3
 80042f2:	f3bf 8f6f 	isb	sy
 80042f6:	f3bf 8f4f 	dsb	sy
 80042fa:	60fb      	str	r3, [r7, #12]
}
 80042fc:	bf00      	nop
 80042fe:	bf00      	nop
 8004300:	e7fd      	b.n	80042fe <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	689a      	ldr	r2, [r3, #8]
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4413      	add	r3, r2
 800430c:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	3b01      	subs	r3, #1
 800431c:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	697a      	ldr	r2, [r7, #20]
 8004324:	429a      	cmp	r2, r3
 8004326:	d304      	bcc.n	8004332 <xStreamBufferSpacesAvailable+0x5a>
	{
		xSpace -= pxStreamBuffer->xLength;
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	697a      	ldr	r2, [r7, #20]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 8004332:	697b      	ldr	r3, [r7, #20]
}
 8004334:	4618      	mov	r0, r3
 8004336:	371c      	adds	r7, #28
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b090      	sub	sp, #64	@ 0x40
 8004344:	af02      	add	r7, sp, #8
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
 800434c:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	633b      	str	r3, [r7, #48]	@ 0x30
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	637b      	str	r3, [r7, #52]	@ 0x34

	configASSERT( pvTxData );
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10b      	bne.n	8004374 <xStreamBufferSendFromISR+0x34>
	__asm volatile
 800435c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004360:	f383 8811 	msr	BASEPRI, r3
 8004364:	f3bf 8f6f 	isb	sy
 8004368:	f3bf 8f4f 	dsb	sy
 800436c:	623b      	str	r3, [r7, #32]
}
 800436e:	bf00      	nop
 8004370:	bf00      	nop
 8004372:	e7fd      	b.n	8004370 <xStreamBufferSendFromISR+0x30>
	configASSERT( pxStreamBuffer );
 8004374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10b      	bne.n	8004392 <xStreamBufferSendFromISR+0x52>
	__asm volatile
 800437a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800437e:	f383 8811 	msr	BASEPRI, r3
 8004382:	f3bf 8f6f 	isb	sy
 8004386:	f3bf 8f4f 	dsb	sy
 800438a:	61fb      	str	r3, [r7, #28]
}
 800438c:	bf00      	nop
 800438e:	bf00      	nop
 8004390:	e7fd      	b.n	800438e <xStreamBufferSendFromISR+0x4e>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8004392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004394:	7f1b      	ldrb	r3, [r3, #28]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b00      	cmp	r3, #0
 800439c:	d002      	beq.n	80043a4 <xStreamBufferSendFromISR+0x64>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800439e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043a0:	3304      	adds	r3, #4
 80043a2:	637b      	str	r3, [r7, #52]	@ 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 80043a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80043a6:	f7ff ff97 	bl	80042d8 <xStreamBufferSpacesAvailable>
 80043aa:	62f8      	str	r0, [r7, #44]	@ 0x2c
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 80043ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043ae:	9300      	str	r3, [sp, #0]
 80043b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	68b9      	ldr	r1, [r7, #8]
 80043b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80043b8:	f000 f835 	bl	8004426 <prvWriteMessageToBuffer>
 80043bc:	62b8      	str	r0, [r7, #40]	@ 0x28

	if( xReturn > ( size_t ) 0 )
 80043be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d02b      	beq.n	800441c <xStreamBufferSendFromISR+0xdc>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 80043c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80043c6:	f000 fa27 	bl	8004818 <prvBytesInBuffer>
 80043ca:	4602      	mov	r2, r0
 80043cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d323      	bcc.n	800441c <xStreamBufferSendFromISR+0xdc>
	__asm volatile
 80043d4:	f3ef 8211 	mrs	r2, BASEPRI
 80043d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043dc:	f383 8811 	msr	BASEPRI, r3
 80043e0:	f3bf 8f6f 	isb	sy
 80043e4:	f3bf 8f4f 	dsb	sy
 80043e8:	61ba      	str	r2, [r7, #24]
 80043ea:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80043ec:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 80043ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80043f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00b      	beq.n	8004410 <xStreamBufferSendFromISR+0xd0>
 80043f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fa:	6918      	ldr	r0, [r3, #16]
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	9300      	str	r3, [sp, #0]
 8004400:	2300      	movs	r3, #0
 8004402:	2200      	movs	r2, #0
 8004404:	2100      	movs	r1, #0
 8004406:	f001 fa3d 	bl	8005884 <xTaskGenericNotifyFromISR>
 800440a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800440c:	2200      	movs	r2, #0
 800440e:	611a      	str	r2, [r3, #16]
 8004410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004412:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	f383 8811 	msr	BASEPRI, r3
}
 800441a:	bf00      	nop
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
 800441c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800441e:	4618      	mov	r0, r3
 8004420:	3738      	adds	r7, #56	@ 0x38
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 8004426:	b580      	push	{r7, lr}
 8004428:	b086      	sub	sp, #24
 800442a:	af00      	add	r7, sp, #0
 800442c:	60f8      	str	r0, [r7, #12]
 800442e:	60b9      	str	r1, [r7, #8]
 8004430:	607a      	str	r2, [r7, #4]
 8004432:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d102      	bne.n	8004440 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 800443a:	2300      	movs	r3, #0
 800443c:	617b      	str	r3, [r7, #20]
 800443e:	e01d      	b.n	800447c <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	7f1b      	ldrb	r3, [r3, #28]
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b00      	cmp	r3, #0
 800444a:	d108      	bne.n	800445e <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 800444c:	2301      	movs	r3, #1
 800444e:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	4293      	cmp	r3, r2
 8004456:	bf28      	it	cs
 8004458:	4613      	movcs	r3, r2
 800445a:	607b      	str	r3, [r7, #4]
 800445c:	e00e      	b.n	800447c <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 800445e:	683a      	ldr	r2, [r7, #0]
 8004460:	6a3b      	ldr	r3, [r7, #32]
 8004462:	429a      	cmp	r2, r3
 8004464:	d308      	bcc.n	8004478 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 8004466:	2301      	movs	r3, #1
 8004468:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800446a:	1d3b      	adds	r3, r7, #4
 800446c:	2204      	movs	r2, #4
 800446e:	4619      	mov	r1, r3
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	f000 f8df 	bl	8004634 <prvWriteBytesToBuffer>
 8004476:	e001      	b.n	800447c <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 8004478:	2300      	movs	r3, #0
 800447a:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d007      	beq.n	8004492 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	461a      	mov	r2, r3
 8004486:	68b9      	ldr	r1, [r7, #8]
 8004488:	68f8      	ldr	r0, [r7, #12]
 800448a:	f000 f8d3 	bl	8004634 <prvWriteBytesToBuffer>
 800448e:	6138      	str	r0, [r7, #16]
 8004490:	e001      	b.n	8004496 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 8004492:	2300      	movs	r3, #0
 8004494:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 8004496:	693b      	ldr	r3, [r7, #16]
}
 8004498:	4618      	mov	r0, r3
 800449a:	3718      	adds	r7, #24
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b08e      	sub	sp, #56	@ 0x38
 80044a4:	af02      	add	r7, sp, #8
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
 80044ac:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 80044b2:	2300      	movs	r3, #0
 80044b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	configASSERT( pvRxData );
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d10b      	bne.n	80044d4 <xStreamBufferReceive+0x34>
	__asm volatile
 80044bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044c0:	f383 8811 	msr	BASEPRI, r3
 80044c4:	f3bf 8f6f 	isb	sy
 80044c8:	f3bf 8f4f 	dsb	sy
 80044cc:	61fb      	str	r3, [r7, #28]
}
 80044ce:	bf00      	nop
 80044d0:	bf00      	nop
 80044d2:	e7fd      	b.n	80044d0 <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 80044d4:	6a3b      	ldr	r3, [r7, #32]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d10b      	bne.n	80044f2 <xStreamBufferReceive+0x52>
	__asm volatile
 80044da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044de:	f383 8811 	msr	BASEPRI, r3
 80044e2:	f3bf 8f6f 	isb	sy
 80044e6:	f3bf 8f4f 	dsb	sy
 80044ea:	61bb      	str	r3, [r7, #24]
}
 80044ec:	bf00      	nop
 80044ee:	bf00      	nop
 80044f0:	e7fd      	b.n	80044ee <xStreamBufferReceive+0x4e>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 80044f2:	6a3b      	ldr	r3, [r7, #32]
 80044f4:	7f1b      	ldrb	r3, [r3, #28]
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d002      	beq.n	8004504 <xStreamBufferReceive+0x64>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 80044fe:	2304      	movs	r3, #4
 8004500:	627b      	str	r3, [r7, #36]	@ 0x24
 8004502:	e001      	b.n	8004508 <xStreamBufferReceive+0x68>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 8004504:	2300      	movs	r3, #0
 8004506:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d035      	beq.n	800457a <xStreamBufferReceive+0xda>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 800450e:	f001 ffa3 	bl	8006458 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8004512:	6a38      	ldr	r0, [r7, #32]
 8004514:	f000 f980 	bl	8004818 <prvBytesInBuffer>
 8004518:	62b8      	str	r0, [r7, #40]	@ 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 800451a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800451c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451e:	429a      	cmp	r2, r3
 8004520:	d817      	bhi.n	8004552 <xStreamBufferReceive+0xb2>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 8004522:	2000      	movs	r0, #0
 8004524:	f001 fa94 	bl	8005a50 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 8004528:	6a3b      	ldr	r3, [r7, #32]
 800452a:	691b      	ldr	r3, [r3, #16]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d00b      	beq.n	8004548 <xStreamBufferReceive+0xa8>
	__asm volatile
 8004530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004534:	f383 8811 	msr	BASEPRI, r3
 8004538:	f3bf 8f6f 	isb	sy
 800453c:	f3bf 8f4f 	dsb	sy
 8004540:	617b      	str	r3, [r7, #20]
}
 8004542:	bf00      	nop
 8004544:	bf00      	nop
 8004546:	e7fd      	b.n	8004544 <xStreamBufferReceive+0xa4>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 8004548:	f000 ffdc 	bl	8005504 <xTaskGetCurrentTaskHandle>
 800454c:	4602      	mov	r2, r0
 800454e:	6a3b      	ldr	r3, [r7, #32]
 8004550:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004552:	f001 ffb3 	bl	80064bc <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 8004556:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800455a:	429a      	cmp	r2, r3
 800455c:	d811      	bhi.n	8004582 <xStreamBufferReceive+0xe2>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	2200      	movs	r2, #0
 8004562:	2100      	movs	r1, #0
 8004564:	2000      	movs	r0, #0
 8004566:	f001 f86b 	bl	8005640 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 800456a:	6a3b      	ldr	r3, [r7, #32]
 800456c:	2200      	movs	r2, #0
 800456e:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8004570:	6a38      	ldr	r0, [r7, #32]
 8004572:	f000 f951 	bl	8004818 <prvBytesInBuffer>
 8004576:	62b8      	str	r0, [r7, #40]	@ 0x28
 8004578:	e003      	b.n	8004582 <xStreamBufferReceive+0xe2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800457a:	6a38      	ldr	r0, [r7, #32]
 800457c:	f000 f94c 	bl	8004818 <prvBytesInBuffer>
 8004580:	62b8      	str	r0, [r7, #40]	@ 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 8004582:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004586:	429a      	cmp	r2, r3
 8004588:	d91d      	bls.n	80045c6 <xStreamBufferReceive+0x126>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 800458a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800458c:	9300      	str	r3, [sp, #0]
 800458e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	68b9      	ldr	r1, [r7, #8]
 8004594:	6a38      	ldr	r0, [r7, #32]
 8004596:	f000 f81b 	bl	80045d0 <prvReadMessageFromBuffer>
 800459a:	62f8      	str	r0, [r7, #44]	@ 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 800459c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d011      	beq.n	80045c6 <xStreamBufferReceive+0x126>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 80045a2:	f000 fbbb 	bl	8004d1c <vTaskSuspendAll>
 80045a6:	6a3b      	ldr	r3, [r7, #32]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d009      	beq.n	80045c2 <xStreamBufferReceive+0x122>
 80045ae:	6a3b      	ldr	r3, [r7, #32]
 80045b0:	6958      	ldr	r0, [r3, #20]
 80045b2:	2300      	movs	r3, #0
 80045b4:	2200      	movs	r2, #0
 80045b6:	2100      	movs	r1, #0
 80045b8:	f001 f8a2 	bl	8005700 <xTaskGenericNotify>
 80045bc:	6a3b      	ldr	r3, [r7, #32]
 80045be:	2200      	movs	r2, #0
 80045c0:	615a      	str	r2, [r3, #20]
 80045c2:	f000 fbb9 	bl	8004d38 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 80045c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3730      	adds	r7, #48	@ 0x30
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b088      	sub	sp, #32
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	607a      	str	r2, [r7, #4]
 80045dc:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 80045de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d019      	beq.n	8004618 <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 80045ea:	f107 0110 	add.w	r1, r7, #16
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045f2:	68f8      	ldr	r0, [r7, #12]
 80045f4:	f000 f893 	bl	800471e <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 8004604:	69fa      	ldr	r2, [r7, #28]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	429a      	cmp	r2, r3
 800460a:	d907      	bls.n	800461c <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	69ba      	ldr	r2, [r7, #24]
 8004610:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 8004612:	2300      	movs	r3, #0
 8004614:	61fb      	str	r3, [r7, #28]
 8004616:	e001      	b.n	800461c <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	69fa      	ldr	r2, [r7, #28]
 8004620:	68b9      	ldr	r1, [r7, #8]
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f000 f87b 	bl	800471e <prvReadBytesFromBuffer>
 8004628:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 800462a:	697b      	ldr	r3, [r7, #20]
}
 800462c:	4618      	mov	r0, r3
 800462e:	3720      	adds	r7, #32
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b08a      	sub	sp, #40	@ 0x28
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10b      	bne.n	800465e <prvWriteBytesToBuffer+0x2a>
	__asm volatile
 8004646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800464a:	f383 8811 	msr	BASEPRI, r3
 800464e:	f3bf 8f6f 	isb	sy
 8004652:	f3bf 8f4f 	dsb	sy
 8004656:	61fb      	str	r3, [r7, #28]
}
 8004658:	bf00      	nop
 800465a:	bf00      	nop
 800465c:	e7fd      	b.n	800465a <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	689a      	ldr	r2, [r3, #8]
 8004668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	4293      	cmp	r3, r2
 8004670:	bf28      	it	cs
 8004672:	4613      	movcs	r3, r2
 8004674:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 8004676:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004678:	6a3b      	ldr	r3, [r7, #32]
 800467a:	441a      	add	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	429a      	cmp	r2, r3
 8004682:	d90b      	bls.n	800469c <prvWriteBytesToBuffer+0x68>
	__asm volatile
 8004684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004688:	f383 8811 	msr	BASEPRI, r3
 800468c:	f3bf 8f6f 	isb	sy
 8004690:	f3bf 8f4f 	dsb	sy
 8004694:	61bb      	str	r3, [r7, #24]
}
 8004696:	bf00      	nop
 8004698:	bf00      	nop
 800469a:	e7fd      	b.n	8004698 <prvWriteBytesToBuffer+0x64>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	699a      	ldr	r2, [r3, #24]
 80046a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a2:	4413      	add	r3, r2
 80046a4:	6a3a      	ldr	r2, [r7, #32]
 80046a6:	68b9      	ldr	r1, [r7, #8]
 80046a8:	4618      	mov	r0, r3
 80046aa:	f002 fbf8 	bl	8006e9e <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	6a3b      	ldr	r3, [r7, #32]
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d91d      	bls.n	80046f2 <prvWriteBytesToBuffer+0xbe>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	6a3b      	ldr	r3, [r7, #32]
 80046ba:	1ad2      	subs	r2, r2, r3
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d90b      	bls.n	80046dc <prvWriteBytesToBuffer+0xa8>
	__asm volatile
 80046c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046c8:	f383 8811 	msr	BASEPRI, r3
 80046cc:	f3bf 8f6f 	isb	sy
 80046d0:	f3bf 8f4f 	dsb	sy
 80046d4:	617b      	str	r3, [r7, #20]
}
 80046d6:	bf00      	nop
 80046d8:	bf00      	nop
 80046da:	e7fd      	b.n	80046d8 <prvWriteBytesToBuffer+0xa4>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6998      	ldr	r0, [r3, #24]
 80046e0:	68ba      	ldr	r2, [r7, #8]
 80046e2:	6a3b      	ldr	r3, [r7, #32]
 80046e4:	18d1      	adds	r1, r2, r3
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	6a3b      	ldr	r3, [r7, #32]
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	461a      	mov	r2, r3
 80046ee:	f002 fbd6 	bl	8006e9e <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 80046f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4413      	add	r3, r2
 80046f8:	627b      	str	r3, [r7, #36]	@ 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004700:	429a      	cmp	r2, r3
 8004702:	d304      	bcc.n	800470e <prvWriteBytesToBuffer+0xda>
	{
		xNextHead -= pxStreamBuffer->xLength;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004712:	605a      	str	r2, [r3, #4]

	return xCount;
 8004714:	687b      	ldr	r3, [r7, #4]
}
 8004716:	4618      	mov	r0, r3
 8004718:	3728      	adds	r7, #40	@ 0x28
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b08a      	sub	sp, #40	@ 0x28
 8004722:	af00      	add	r7, sp, #0
 8004724:	60f8      	str	r0, [r7, #12]
 8004726:	60b9      	str	r1, [r7, #8]
 8004728:	607a      	str	r2, [r7, #4]
 800472a:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	4293      	cmp	r3, r2
 8004732:	bf28      	it	cs
 8004734:	4613      	movcs	r3, r2
 8004736:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 8004738:	6a3b      	ldr	r3, [r7, #32]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d067      	beq.n	800480e <prvReadBytesFromBuffer+0xf0>
	{
		xNextTail = pxStreamBuffer->xTail;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	689a      	ldr	r2, [r3, #8]
 8004748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	6a3a      	ldr	r2, [r7, #32]
 800474e:	4293      	cmp	r3, r2
 8004750:	bf28      	it	cs
 8004752:	4613      	movcs	r3, r2
 8004754:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 8004756:	69fa      	ldr	r2, [r7, #28]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	429a      	cmp	r2, r3
 800475c:	d90b      	bls.n	8004776 <prvReadBytesFromBuffer+0x58>
	__asm volatile
 800475e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004762:	f383 8811 	msr	BASEPRI, r3
 8004766:	f3bf 8f6f 	isb	sy
 800476a:	f3bf 8f4f 	dsb	sy
 800476e:	61bb      	str	r3, [r7, #24]
}
 8004770:	bf00      	nop
 8004772:	bf00      	nop
 8004774:	e7fd      	b.n	8004772 <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 8004776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004778:	69fb      	ldr	r3, [r7, #28]
 800477a:	441a      	add	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	429a      	cmp	r2, r3
 8004782:	d90b      	bls.n	800479c <prvReadBytesFromBuffer+0x7e>
	__asm volatile
 8004784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004788:	f383 8811 	msr	BASEPRI, r3
 800478c:	f3bf 8f6f 	isb	sy
 8004790:	f3bf 8f4f 	dsb	sy
 8004794:	617b      	str	r3, [r7, #20]
}
 8004796:	bf00      	nop
 8004798:	bf00      	nop
 800479a:	e7fd      	b.n	8004798 <prvReadBytesFromBuffer+0x7a>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	699a      	ldr	r2, [r3, #24]
 80047a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a2:	4413      	add	r3, r2
 80047a4:	69fa      	ldr	r2, [r7, #28]
 80047a6:	4619      	mov	r1, r3
 80047a8:	68b8      	ldr	r0, [r7, #8]
 80047aa:	f002 fb78 	bl	8006e9e <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 80047ae:	6a3a      	ldr	r2, [r7, #32]
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d91a      	bls.n	80047ec <prvReadBytesFromBuffer+0xce>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 80047b6:	6a3a      	ldr	r2, [r7, #32]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d90b      	bls.n	80047d6 <prvReadBytesFromBuffer+0xb8>
	__asm volatile
 80047be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c2:	f383 8811 	msr	BASEPRI, r3
 80047c6:	f3bf 8f6f 	isb	sy
 80047ca:	f3bf 8f4f 	dsb	sy
 80047ce:	613b      	str	r3, [r7, #16]
}
 80047d0:	bf00      	nop
 80047d2:	bf00      	nop
 80047d4:	e7fd      	b.n	80047d2 <prvReadBytesFromBuffer+0xb4>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80047d6:	68ba      	ldr	r2, [r7, #8]
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	18d0      	adds	r0, r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6999      	ldr	r1, [r3, #24]
 80047e0:	6a3a      	ldr	r2, [r7, #32]
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	461a      	mov	r2, r3
 80047e8:	f002 fb59 	bl	8006e9e <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 80047ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ee:	6a3b      	ldr	r3, [r7, #32]
 80047f0:	4413      	add	r3, r2
 80047f2:	627b      	str	r3, [r7, #36]	@ 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d304      	bcc.n	8004808 <prvReadBytesFromBuffer+0xea>
		{
			xNextTail -= pxStreamBuffer->xLength;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	627b      	str	r3, [r7, #36]	@ 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800480c:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800480e:	6a3b      	ldr	r3, [r7, #32]
}
 8004810:	4618      	mov	r0, r3
 8004812:	3728      	adds	r7, #40	@ 0x28
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}

08004818 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689a      	ldr	r2, [r3, #8]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	4413      	add	r3, r2
 800482a:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	429a      	cmp	r2, r3
 800483e:	d304      	bcc.n	800484a <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	68fa      	ldr	r2, [r7, #12]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800484a:	68fb      	ldr	r3, [r7, #12]
}
 800484c:	4618      	mov	r0, r3
 800484e:	3714      	adds	r7, #20
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b086      	sub	sp, #24
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
 8004864:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 8004866:	2355      	movs	r3, #85	@ 0x55
 8004868:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	6979      	ldr	r1, [r7, #20]
 800486e:	68b8      	ldr	r0, [r7, #8]
 8004870:	f002 fa3b 	bl	8006cea <memset>
 8004874:	4602      	mov	r2, r0
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	4293      	cmp	r3, r2
 800487a:	d00b      	beq.n	8004894 <prvInitialiseNewStreamBuffer+0x3c>
	__asm volatile
 800487c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004880:	f383 8811 	msr	BASEPRI, r3
 8004884:	f3bf 8f6f 	isb	sy
 8004888:	f3bf 8f4f 	dsb	sy
 800488c:	613b      	str	r3, [r7, #16]
}
 800488e:	bf00      	nop
 8004890:	bf00      	nop
 8004892:	e7fd      	b.n	8004890 <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 8004894:	2224      	movs	r2, #36	@ 0x24
 8004896:	2100      	movs	r1, #0
 8004898:	68f8      	ldr	r0, [r7, #12]
 800489a:	f002 fa26 	bl	8006cea <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	683a      	ldr	r2, [r7, #0]
 80048ae:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80048b6:	771a      	strb	r2, [r3, #28]
}
 80048b8:	bf00      	nop
 80048ba:	3718      	adds	r7, #24
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b08e      	sub	sp, #56	@ 0x38
 80048c4:	af04      	add	r7, sp, #16
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
 80048cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80048ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d10b      	bne.n	80048ec <xTaskCreateStatic+0x2c>
	__asm volatile
 80048d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d8:	f383 8811 	msr	BASEPRI, r3
 80048dc:	f3bf 8f6f 	isb	sy
 80048e0:	f3bf 8f4f 	dsb	sy
 80048e4:	623b      	str	r3, [r7, #32]
}
 80048e6:	bf00      	nop
 80048e8:	bf00      	nop
 80048ea:	e7fd      	b.n	80048e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80048ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d10b      	bne.n	800490a <xTaskCreateStatic+0x4a>
	__asm volatile
 80048f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048f6:	f383 8811 	msr	BASEPRI, r3
 80048fa:	f3bf 8f6f 	isb	sy
 80048fe:	f3bf 8f4f 	dsb	sy
 8004902:	61fb      	str	r3, [r7, #28]
}
 8004904:	bf00      	nop
 8004906:	bf00      	nop
 8004908:	e7fd      	b.n	8004906 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800490a:	23a8      	movs	r3, #168	@ 0xa8
 800490c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	2ba8      	cmp	r3, #168	@ 0xa8
 8004912:	d00b      	beq.n	800492c <xTaskCreateStatic+0x6c>
	__asm volatile
 8004914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004918:	f383 8811 	msr	BASEPRI, r3
 800491c:	f3bf 8f6f 	isb	sy
 8004920:	f3bf 8f4f 	dsb	sy
 8004924:	61bb      	str	r3, [r7, #24]
}
 8004926:	bf00      	nop
 8004928:	bf00      	nop
 800492a:	e7fd      	b.n	8004928 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800492c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800492e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004930:	2b00      	cmp	r3, #0
 8004932:	d01e      	beq.n	8004972 <xTaskCreateStatic+0xb2>
 8004934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004936:	2b00      	cmp	r3, #0
 8004938:	d01b      	beq.n	8004972 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800493a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800493c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800493e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004940:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004942:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004946:	2202      	movs	r2, #2
 8004948:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800494c:	2300      	movs	r3, #0
 800494e:	9303      	str	r3, [sp, #12]
 8004950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004952:	9302      	str	r3, [sp, #8]
 8004954:	f107 0314 	add.w	r3, r7, #20
 8004958:	9301      	str	r3, [sp, #4]
 800495a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	68b9      	ldr	r1, [r7, #8]
 8004964:	68f8      	ldr	r0, [r7, #12]
 8004966:	f000 f851 	bl	8004a0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800496a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800496c:	f000 f8f6 	bl	8004b5c <prvAddNewTaskToReadyList>
 8004970:	e001      	b.n	8004976 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004972:	2300      	movs	r3, #0
 8004974:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004976:	697b      	ldr	r3, [r7, #20]
	}
 8004978:	4618      	mov	r0, r3
 800497a:	3728      	adds	r7, #40	@ 0x28
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}

08004980 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004980:	b580      	push	{r7, lr}
 8004982:	b08c      	sub	sp, #48	@ 0x30
 8004984:	af04      	add	r7, sp, #16
 8004986:	60f8      	str	r0, [r7, #12]
 8004988:	60b9      	str	r1, [r7, #8]
 800498a:	603b      	str	r3, [r7, #0]
 800498c:	4613      	mov	r3, r2
 800498e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004990:	88fb      	ldrh	r3, [r7, #6]
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	4618      	mov	r0, r3
 8004996:	f001 fe81 	bl	800669c <pvPortMalloc>
 800499a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d00e      	beq.n	80049c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80049a2:	20a8      	movs	r0, #168	@ 0xa8
 80049a4:	f001 fe7a 	bl	800669c <pvPortMalloc>
 80049a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d003      	beq.n	80049b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	697a      	ldr	r2, [r7, #20]
 80049b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80049b6:	e005      	b.n	80049c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80049b8:	6978      	ldr	r0, [r7, #20]
 80049ba:	f001 ff3d 	bl	8006838 <vPortFree>
 80049be:	e001      	b.n	80049c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80049c0:	2300      	movs	r3, #0
 80049c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d017      	beq.n	80049fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80049d2:	88fa      	ldrh	r2, [r7, #6]
 80049d4:	2300      	movs	r3, #0
 80049d6:	9303      	str	r3, [sp, #12]
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	9302      	str	r3, [sp, #8]
 80049dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049de:	9301      	str	r3, [sp, #4]
 80049e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049e2:	9300      	str	r3, [sp, #0]
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	68b9      	ldr	r1, [r7, #8]
 80049e8:	68f8      	ldr	r0, [r7, #12]
 80049ea:	f000 f80f 	bl	8004a0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80049ee:	69f8      	ldr	r0, [r7, #28]
 80049f0:	f000 f8b4 	bl	8004b5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80049f4:	2301      	movs	r3, #1
 80049f6:	61bb      	str	r3, [r7, #24]
 80049f8:	e002      	b.n	8004a00 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80049fa:	f04f 33ff 	mov.w	r3, #4294967295
 80049fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004a00:	69bb      	ldr	r3, [r7, #24]
	}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3720      	adds	r7, #32
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
	...

08004a0c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b088      	sub	sp, #32
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
 8004a18:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	461a      	mov	r2, r3
 8004a24:	21a5      	movs	r1, #165	@ 0xa5
 8004a26:	f002 f960 	bl	8006cea <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004a34:	3b01      	subs	r3, #1
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	4413      	add	r3, r2
 8004a3a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	f023 0307 	bic.w	r3, r3, #7
 8004a42:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	f003 0307 	and.w	r3, r3, #7
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00b      	beq.n	8004a66 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a52:	f383 8811 	msr	BASEPRI, r3
 8004a56:	f3bf 8f6f 	isb	sy
 8004a5a:	f3bf 8f4f 	dsb	sy
 8004a5e:	617b      	str	r3, [r7, #20]
}
 8004a60:	bf00      	nop
 8004a62:	bf00      	nop
 8004a64:	e7fd      	b.n	8004a62 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d01f      	beq.n	8004aac <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	61fb      	str	r3, [r7, #28]
 8004a70:	e012      	b.n	8004a98 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004a72:	68ba      	ldr	r2, [r7, #8]
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	4413      	add	r3, r2
 8004a78:	7819      	ldrb	r1, [r3, #0]
 8004a7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	4413      	add	r3, r2
 8004a80:	3334      	adds	r3, #52	@ 0x34
 8004a82:	460a      	mov	r2, r1
 8004a84:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004a86:	68ba      	ldr	r2, [r7, #8]
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d006      	beq.n	8004aa0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	3301      	adds	r3, #1
 8004a96:	61fb      	str	r3, [r7, #28]
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	2b0f      	cmp	r3, #15
 8004a9c:	d9e9      	bls.n	8004a72 <prvInitialiseNewTask+0x66>
 8004a9e:	e000      	b.n	8004aa2 <prvInitialiseNewTask+0x96>
			{
				break;
 8004aa0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004aaa:	e003      	b.n	8004ab4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab6:	2b37      	cmp	r3, #55	@ 0x37
 8004ab8:	d901      	bls.n	8004abe <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004aba:	2337      	movs	r3, #55	@ 0x37
 8004abc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ac2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ac8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004acc:	2200      	movs	r2, #0
 8004ace:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad2:	3304      	adds	r3, #4
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f7fe fe13 	bl	8003700 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004adc:	3318      	adds	r3, #24
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7fe fe0e 	bl	8003700 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ae8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004af2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004af6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004af8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afc:	2200      	movs	r2, #0
 8004afe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b0c:	3354      	adds	r3, #84	@ 0x54
 8004b0e:	224c      	movs	r2, #76	@ 0x4c
 8004b10:	2100      	movs	r1, #0
 8004b12:	4618      	mov	r0, r3
 8004b14:	f002 f8e9 	bl	8006cea <memset>
 8004b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8004b50 <prvInitialiseNewTask+0x144>)
 8004b1c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b20:	4a0c      	ldr	r2, [pc, #48]	@ (8004b54 <prvInitialiseNewTask+0x148>)
 8004b22:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b26:	4a0c      	ldr	r2, [pc, #48]	@ (8004b58 <prvInitialiseNewTask+0x14c>)
 8004b28:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004b2a:	683a      	ldr	r2, [r7, #0]
 8004b2c:	68f9      	ldr	r1, [r7, #12]
 8004b2e:	69b8      	ldr	r0, [r7, #24]
 8004b30:	f001 fb62 	bl	80061f8 <pxPortInitialiseStack>
 8004b34:	4602      	mov	r2, r0
 8004b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b38:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d002      	beq.n	8004b46 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b46:	bf00      	nop
 8004b48:	3720      	adds	r7, #32
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	20004b30 	.word	0x20004b30
 8004b54:	20004b98 	.word	0x20004b98
 8004b58:	20004c00 	.word	0x20004c00

08004b5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004b64:	f001 fc78 	bl	8006458 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004b68:	4b2d      	ldr	r3, [pc, #180]	@ (8004c20 <prvAddNewTaskToReadyList+0xc4>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	4a2c      	ldr	r2, [pc, #176]	@ (8004c20 <prvAddNewTaskToReadyList+0xc4>)
 8004b70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004b72:	4b2c      	ldr	r3, [pc, #176]	@ (8004c24 <prvAddNewTaskToReadyList+0xc8>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d109      	bne.n	8004b8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004b7a:	4a2a      	ldr	r2, [pc, #168]	@ (8004c24 <prvAddNewTaskToReadyList+0xc8>)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004b80:	4b27      	ldr	r3, [pc, #156]	@ (8004c20 <prvAddNewTaskToReadyList+0xc4>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d110      	bne.n	8004baa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004b88:	f000 fbf8 	bl	800537c <prvInitialiseTaskLists>
 8004b8c:	e00d      	b.n	8004baa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004b8e:	4b26      	ldr	r3, [pc, #152]	@ (8004c28 <prvAddNewTaskToReadyList+0xcc>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d109      	bne.n	8004baa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004b96:	4b23      	ldr	r3, [pc, #140]	@ (8004c24 <prvAddNewTaskToReadyList+0xc8>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d802      	bhi.n	8004baa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004ba4:	4a1f      	ldr	r2, [pc, #124]	@ (8004c24 <prvAddNewTaskToReadyList+0xc8>)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004baa:	4b20      	ldr	r3, [pc, #128]	@ (8004c2c <prvAddNewTaskToReadyList+0xd0>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	3301      	adds	r3, #1
 8004bb0:	4a1e      	ldr	r2, [pc, #120]	@ (8004c2c <prvAddNewTaskToReadyList+0xd0>)
 8004bb2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004bb4:	4b1d      	ldr	r3, [pc, #116]	@ (8004c2c <prvAddNewTaskToReadyList+0xd0>)
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8004c30 <prvAddNewTaskToReadyList+0xd4>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d903      	bls.n	8004bd0 <prvAddNewTaskToReadyList+0x74>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bcc:	4a18      	ldr	r2, [pc, #96]	@ (8004c30 <prvAddNewTaskToReadyList+0xd4>)
 8004bce:	6013      	str	r3, [r2, #0]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	4413      	add	r3, r2
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	4a15      	ldr	r2, [pc, #84]	@ (8004c34 <prvAddNewTaskToReadyList+0xd8>)
 8004bde:	441a      	add	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	3304      	adds	r3, #4
 8004be4:	4619      	mov	r1, r3
 8004be6:	4610      	mov	r0, r2
 8004be8:	f7fe fd97 	bl	800371a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004bec:	f001 fc66 	bl	80064bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004bf0:	4b0d      	ldr	r3, [pc, #52]	@ (8004c28 <prvAddNewTaskToReadyList+0xcc>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00e      	beq.n	8004c16 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8004c24 <prvAddNewTaskToReadyList+0xc8>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d207      	bcs.n	8004c16 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004c06:	4b0c      	ldr	r3, [pc, #48]	@ (8004c38 <prvAddNewTaskToReadyList+0xdc>)
 8004c08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c0c:	601a      	str	r2, [r3, #0]
 8004c0e:	f3bf 8f4f 	dsb	sy
 8004c12:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c16:	bf00      	nop
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	20000db0 	.word	0x20000db0
 8004c24:	200008dc 	.word	0x200008dc
 8004c28:	20000dbc 	.word	0x20000dbc
 8004c2c:	20000dcc 	.word	0x20000dcc
 8004c30:	20000db8 	.word	0x20000db8
 8004c34:	200008e0 	.word	0x200008e0
 8004c38:	e000ed04 	.word	0xe000ed04

08004c3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b08a      	sub	sp, #40	@ 0x28
 8004c40:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004c42:	2300      	movs	r3, #0
 8004c44:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004c46:	2300      	movs	r3, #0
 8004c48:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004c4a:	463a      	mov	r2, r7
 8004c4c:	1d39      	adds	r1, r7, #4
 8004c4e:	f107 0308 	add.w	r3, r7, #8
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7fe fd00 	bl	8003658 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004c58:	6839      	ldr	r1, [r7, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	68ba      	ldr	r2, [r7, #8]
 8004c5e:	9202      	str	r2, [sp, #8]
 8004c60:	9301      	str	r3, [sp, #4]
 8004c62:	2300      	movs	r3, #0
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	2300      	movs	r3, #0
 8004c68:	460a      	mov	r2, r1
 8004c6a:	4924      	ldr	r1, [pc, #144]	@ (8004cfc <vTaskStartScheduler+0xc0>)
 8004c6c:	4824      	ldr	r0, [pc, #144]	@ (8004d00 <vTaskStartScheduler+0xc4>)
 8004c6e:	f7ff fe27 	bl	80048c0 <xTaskCreateStatic>
 8004c72:	4603      	mov	r3, r0
 8004c74:	4a23      	ldr	r2, [pc, #140]	@ (8004d04 <vTaskStartScheduler+0xc8>)
 8004c76:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004c78:	4b22      	ldr	r3, [pc, #136]	@ (8004d04 <vTaskStartScheduler+0xc8>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d002      	beq.n	8004c86 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004c80:	2301      	movs	r3, #1
 8004c82:	617b      	str	r3, [r7, #20]
 8004c84:	e001      	b.n	8004c8a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004c86:	2300      	movs	r3, #0
 8004c88:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d102      	bne.n	8004c96 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004c90:	f000 ff58 	bl	8005b44 <xTimerCreateTimerTask>
 8004c94:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d11b      	bne.n	8004cd4 <vTaskStartScheduler+0x98>
	__asm volatile
 8004c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca0:	f383 8811 	msr	BASEPRI, r3
 8004ca4:	f3bf 8f6f 	isb	sy
 8004ca8:	f3bf 8f4f 	dsb	sy
 8004cac:	613b      	str	r3, [r7, #16]
}
 8004cae:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004cb0:	4b15      	ldr	r3, [pc, #84]	@ (8004d08 <vTaskStartScheduler+0xcc>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	3354      	adds	r3, #84	@ 0x54
 8004cb6:	4a15      	ldr	r2, [pc, #84]	@ (8004d0c <vTaskStartScheduler+0xd0>)
 8004cb8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004cba:	4b15      	ldr	r3, [pc, #84]	@ (8004d10 <vTaskStartScheduler+0xd4>)
 8004cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8004cc0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004cc2:	4b14      	ldr	r3, [pc, #80]	@ (8004d14 <vTaskStartScheduler+0xd8>)
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004cc8:	4b13      	ldr	r3, [pc, #76]	@ (8004d18 <vTaskStartScheduler+0xdc>)
 8004cca:	2200      	movs	r2, #0
 8004ccc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004cce:	f001 fb1f 	bl	8006310 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004cd2:	e00f      	b.n	8004cf4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cda:	d10b      	bne.n	8004cf4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce0:	f383 8811 	msr	BASEPRI, r3
 8004ce4:	f3bf 8f6f 	isb	sy
 8004ce8:	f3bf 8f4f 	dsb	sy
 8004cec:	60fb      	str	r3, [r7, #12]
}
 8004cee:	bf00      	nop
 8004cf0:	bf00      	nop
 8004cf2:	e7fd      	b.n	8004cf0 <vTaskStartScheduler+0xb4>
}
 8004cf4:	bf00      	nop
 8004cf6:	3718      	adds	r7, #24
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	08007df4 	.word	0x08007df4
 8004d00:	0800534d 	.word	0x0800534d
 8004d04:	20000dd4 	.word	0x20000dd4
 8004d08:	200008dc 	.word	0x200008dc
 8004d0c:	2000001c 	.word	0x2000001c
 8004d10:	20000dd0 	.word	0x20000dd0
 8004d14:	20000dbc 	.word	0x20000dbc
 8004d18:	20000db4 	.word	0x20000db4

08004d1c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004d20:	4b04      	ldr	r3, [pc, #16]	@ (8004d34 <vTaskSuspendAll+0x18>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	3301      	adds	r3, #1
 8004d26:	4a03      	ldr	r2, [pc, #12]	@ (8004d34 <vTaskSuspendAll+0x18>)
 8004d28:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004d2a:	bf00      	nop
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr
 8004d34:	20000dd8 	.word	0x20000dd8

08004d38 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004d42:	2300      	movs	r3, #0
 8004d44:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004d46:	4b42      	ldr	r3, [pc, #264]	@ (8004e50 <xTaskResumeAll+0x118>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10b      	bne.n	8004d66 <xTaskResumeAll+0x2e>
	__asm volatile
 8004d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d52:	f383 8811 	msr	BASEPRI, r3
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	f3bf 8f4f 	dsb	sy
 8004d5e:	603b      	str	r3, [r7, #0]
}
 8004d60:	bf00      	nop
 8004d62:	bf00      	nop
 8004d64:	e7fd      	b.n	8004d62 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004d66:	f001 fb77 	bl	8006458 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004d6a:	4b39      	ldr	r3, [pc, #228]	@ (8004e50 <xTaskResumeAll+0x118>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	4a37      	ldr	r2, [pc, #220]	@ (8004e50 <xTaskResumeAll+0x118>)
 8004d72:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d74:	4b36      	ldr	r3, [pc, #216]	@ (8004e50 <xTaskResumeAll+0x118>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d162      	bne.n	8004e42 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004d7c:	4b35      	ldr	r3, [pc, #212]	@ (8004e54 <xTaskResumeAll+0x11c>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d05e      	beq.n	8004e42 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d84:	e02f      	b.n	8004de6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d86:	4b34      	ldr	r3, [pc, #208]	@ (8004e58 <xTaskResumeAll+0x120>)
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	3318      	adds	r3, #24
 8004d92:	4618      	mov	r0, r3
 8004d94:	f7fe fd1e 	bl	80037d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	3304      	adds	r3, #4
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f7fe fd19 	bl	80037d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004da6:	4b2d      	ldr	r3, [pc, #180]	@ (8004e5c <xTaskResumeAll+0x124>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d903      	bls.n	8004db6 <xTaskResumeAll+0x7e>
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db2:	4a2a      	ldr	r2, [pc, #168]	@ (8004e5c <xTaskResumeAll+0x124>)
 8004db4:	6013      	str	r3, [r2, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dba:	4613      	mov	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	4413      	add	r3, r2
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	4a27      	ldr	r2, [pc, #156]	@ (8004e60 <xTaskResumeAll+0x128>)
 8004dc4:	441a      	add	r2, r3
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	3304      	adds	r3, #4
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4610      	mov	r0, r2
 8004dce:	f7fe fca4 	bl	800371a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dd6:	4b23      	ldr	r3, [pc, #140]	@ (8004e64 <xTaskResumeAll+0x12c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d302      	bcc.n	8004de6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004de0:	4b21      	ldr	r3, [pc, #132]	@ (8004e68 <xTaskResumeAll+0x130>)
 8004de2:	2201      	movs	r2, #1
 8004de4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004de6:	4b1c      	ldr	r3, [pc, #112]	@ (8004e58 <xTaskResumeAll+0x120>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1cb      	bne.n	8004d86 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004df4:	f000 fb66 	bl	80054c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004df8:	4b1c      	ldr	r3, [pc, #112]	@ (8004e6c <xTaskResumeAll+0x134>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d010      	beq.n	8004e26 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004e04:	f000 f846 	bl	8004e94 <xTaskIncrementTick>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d002      	beq.n	8004e14 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004e0e:	4b16      	ldr	r3, [pc, #88]	@ (8004e68 <xTaskResumeAll+0x130>)
 8004e10:	2201      	movs	r2, #1
 8004e12:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	3b01      	subs	r3, #1
 8004e18:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d1f1      	bne.n	8004e04 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004e20:	4b12      	ldr	r3, [pc, #72]	@ (8004e6c <xTaskResumeAll+0x134>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004e26:	4b10      	ldr	r3, [pc, #64]	@ (8004e68 <xTaskResumeAll+0x130>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d009      	beq.n	8004e42 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004e32:	4b0f      	ldr	r3, [pc, #60]	@ (8004e70 <xTaskResumeAll+0x138>)
 8004e34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e38:	601a      	str	r2, [r3, #0]
 8004e3a:	f3bf 8f4f 	dsb	sy
 8004e3e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e42:	f001 fb3b 	bl	80064bc <vPortExitCritical>

	return xAlreadyYielded;
 8004e46:	68bb      	ldr	r3, [r7, #8]
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3710      	adds	r7, #16
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	20000dd8 	.word	0x20000dd8
 8004e54:	20000db0 	.word	0x20000db0
 8004e58:	20000d70 	.word	0x20000d70
 8004e5c:	20000db8 	.word	0x20000db8
 8004e60:	200008e0 	.word	0x200008e0
 8004e64:	200008dc 	.word	0x200008dc
 8004e68:	20000dc4 	.word	0x20000dc4
 8004e6c:	20000dc0 	.word	0x20000dc0
 8004e70:	e000ed04 	.word	0xe000ed04

08004e74 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004e7a:	4b05      	ldr	r3, [pc, #20]	@ (8004e90 <xTaskGetTickCount+0x1c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004e80:	687b      	ldr	r3, [r7, #4]
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	20000db4 	.word	0x20000db4

08004e94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b086      	sub	sp, #24
 8004e98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e9e:	4b4f      	ldr	r3, [pc, #316]	@ (8004fdc <xTaskIncrementTick+0x148>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	f040 8090 	bne.w	8004fc8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ea8:	4b4d      	ldr	r3, [pc, #308]	@ (8004fe0 <xTaskIncrementTick+0x14c>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	3301      	adds	r3, #1
 8004eae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004eb0:	4a4b      	ldr	r2, [pc, #300]	@ (8004fe0 <xTaskIncrementTick+0x14c>)
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d121      	bne.n	8004f00 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004ebc:	4b49      	ldr	r3, [pc, #292]	@ (8004fe4 <xTaskIncrementTick+0x150>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00b      	beq.n	8004ede <xTaskIncrementTick+0x4a>
	__asm volatile
 8004ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eca:	f383 8811 	msr	BASEPRI, r3
 8004ece:	f3bf 8f6f 	isb	sy
 8004ed2:	f3bf 8f4f 	dsb	sy
 8004ed6:	603b      	str	r3, [r7, #0]
}
 8004ed8:	bf00      	nop
 8004eda:	bf00      	nop
 8004edc:	e7fd      	b.n	8004eda <xTaskIncrementTick+0x46>
 8004ede:	4b41      	ldr	r3, [pc, #260]	@ (8004fe4 <xTaskIncrementTick+0x150>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	60fb      	str	r3, [r7, #12]
 8004ee4:	4b40      	ldr	r3, [pc, #256]	@ (8004fe8 <xTaskIncrementTick+0x154>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a3e      	ldr	r2, [pc, #248]	@ (8004fe4 <xTaskIncrementTick+0x150>)
 8004eea:	6013      	str	r3, [r2, #0]
 8004eec:	4a3e      	ldr	r2, [pc, #248]	@ (8004fe8 <xTaskIncrementTick+0x154>)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6013      	str	r3, [r2, #0]
 8004ef2:	4b3e      	ldr	r3, [pc, #248]	@ (8004fec <xTaskIncrementTick+0x158>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	4a3c      	ldr	r2, [pc, #240]	@ (8004fec <xTaskIncrementTick+0x158>)
 8004efa:	6013      	str	r3, [r2, #0]
 8004efc:	f000 fae2 	bl	80054c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004f00:	4b3b      	ldr	r3, [pc, #236]	@ (8004ff0 <xTaskIncrementTick+0x15c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	693a      	ldr	r2, [r7, #16]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d349      	bcc.n	8004f9e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f0a:	4b36      	ldr	r3, [pc, #216]	@ (8004fe4 <xTaskIncrementTick+0x150>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d104      	bne.n	8004f1e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f14:	4b36      	ldr	r3, [pc, #216]	@ (8004ff0 <xTaskIncrementTick+0x15c>)
 8004f16:	f04f 32ff 	mov.w	r2, #4294967295
 8004f1a:	601a      	str	r2, [r3, #0]
					break;
 8004f1c:	e03f      	b.n	8004f9e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f1e:	4b31      	ldr	r3, [pc, #196]	@ (8004fe4 <xTaskIncrementTick+0x150>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004f2e:	693a      	ldr	r2, [r7, #16]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d203      	bcs.n	8004f3e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004f36:	4a2e      	ldr	r2, [pc, #184]	@ (8004ff0 <xTaskIncrementTick+0x15c>)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004f3c:	e02f      	b.n	8004f9e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	3304      	adds	r3, #4
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7fe fc46 	bl	80037d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d004      	beq.n	8004f5a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	3318      	adds	r3, #24
 8004f54:	4618      	mov	r0, r3
 8004f56:	f7fe fc3d 	bl	80037d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f5e:	4b25      	ldr	r3, [pc, #148]	@ (8004ff4 <xTaskIncrementTick+0x160>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d903      	bls.n	8004f6e <xTaskIncrementTick+0xda>
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f6a:	4a22      	ldr	r2, [pc, #136]	@ (8004ff4 <xTaskIncrementTick+0x160>)
 8004f6c:	6013      	str	r3, [r2, #0]
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f72:	4613      	mov	r3, r2
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	4413      	add	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	4a1f      	ldr	r2, [pc, #124]	@ (8004ff8 <xTaskIncrementTick+0x164>)
 8004f7c:	441a      	add	r2, r3
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	3304      	adds	r3, #4
 8004f82:	4619      	mov	r1, r3
 8004f84:	4610      	mov	r0, r2
 8004f86:	f7fe fbc8 	bl	800371a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8004ffc <xTaskIncrementTick+0x168>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d3b8      	bcc.n	8004f0a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f9c:	e7b5      	b.n	8004f0a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004f9e:	4b17      	ldr	r3, [pc, #92]	@ (8004ffc <xTaskIncrementTick+0x168>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fa4:	4914      	ldr	r1, [pc, #80]	@ (8004ff8 <xTaskIncrementTick+0x164>)
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	4413      	add	r3, r2
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	440b      	add	r3, r1
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d901      	bls.n	8004fba <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004fba:	4b11      	ldr	r3, [pc, #68]	@ (8005000 <xTaskIncrementTick+0x16c>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d007      	beq.n	8004fd2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	617b      	str	r3, [r7, #20]
 8004fc6:	e004      	b.n	8004fd2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8005004 <xTaskIncrementTick+0x170>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	3301      	adds	r3, #1
 8004fce:	4a0d      	ldr	r2, [pc, #52]	@ (8005004 <xTaskIncrementTick+0x170>)
 8004fd0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004fd2:	697b      	ldr	r3, [r7, #20]
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3718      	adds	r7, #24
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	20000dd8 	.word	0x20000dd8
 8004fe0:	20000db4 	.word	0x20000db4
 8004fe4:	20000d68 	.word	0x20000d68
 8004fe8:	20000d6c 	.word	0x20000d6c
 8004fec:	20000dc8 	.word	0x20000dc8
 8004ff0:	20000dd0 	.word	0x20000dd0
 8004ff4:	20000db8 	.word	0x20000db8
 8004ff8:	200008e0 	.word	0x200008e0
 8004ffc:	200008dc 	.word	0x200008dc
 8005000:	20000dc4 	.word	0x20000dc4
 8005004:	20000dc0 	.word	0x20000dc0

08005008 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800500e:	4b2b      	ldr	r3, [pc, #172]	@ (80050bc <vTaskSwitchContext+0xb4>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d003      	beq.n	800501e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005016:	4b2a      	ldr	r3, [pc, #168]	@ (80050c0 <vTaskSwitchContext+0xb8>)
 8005018:	2201      	movs	r2, #1
 800501a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800501c:	e047      	b.n	80050ae <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800501e:	4b28      	ldr	r3, [pc, #160]	@ (80050c0 <vTaskSwitchContext+0xb8>)
 8005020:	2200      	movs	r2, #0
 8005022:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005024:	4b27      	ldr	r3, [pc, #156]	@ (80050c4 <vTaskSwitchContext+0xbc>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	e011      	b.n	8005050 <vTaskSwitchContext+0x48>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d10b      	bne.n	800504a <vTaskSwitchContext+0x42>
	__asm volatile
 8005032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005036:	f383 8811 	msr	BASEPRI, r3
 800503a:	f3bf 8f6f 	isb	sy
 800503e:	f3bf 8f4f 	dsb	sy
 8005042:	607b      	str	r3, [r7, #4]
}
 8005044:	bf00      	nop
 8005046:	bf00      	nop
 8005048:	e7fd      	b.n	8005046 <vTaskSwitchContext+0x3e>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	3b01      	subs	r3, #1
 800504e:	60fb      	str	r3, [r7, #12]
 8005050:	491d      	ldr	r1, [pc, #116]	@ (80050c8 <vTaskSwitchContext+0xc0>)
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	4613      	mov	r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	4413      	add	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	440b      	add	r3, r1
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d0e3      	beq.n	800502c <vTaskSwitchContext+0x24>
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	4613      	mov	r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	4413      	add	r3, r2
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	4a16      	ldr	r2, [pc, #88]	@ (80050c8 <vTaskSwitchContext+0xc0>)
 8005070:	4413      	add	r3, r2
 8005072:	60bb      	str	r3, [r7, #8]
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	605a      	str	r2, [r3, #4]
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	685a      	ldr	r2, [r3, #4]
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	3308      	adds	r3, #8
 8005086:	429a      	cmp	r2, r3
 8005088:	d104      	bne.n	8005094 <vTaskSwitchContext+0x8c>
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	685a      	ldr	r2, [r3, #4]
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	605a      	str	r2, [r3, #4]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	4a0c      	ldr	r2, [pc, #48]	@ (80050cc <vTaskSwitchContext+0xc4>)
 800509c:	6013      	str	r3, [r2, #0]
 800509e:	4a09      	ldr	r2, [pc, #36]	@ (80050c4 <vTaskSwitchContext+0xbc>)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80050a4:	4b09      	ldr	r3, [pc, #36]	@ (80050cc <vTaskSwitchContext+0xc4>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	3354      	adds	r3, #84	@ 0x54
 80050aa:	4a09      	ldr	r2, [pc, #36]	@ (80050d0 <vTaskSwitchContext+0xc8>)
 80050ac:	6013      	str	r3, [r2, #0]
}
 80050ae:	bf00      	nop
 80050b0:	3714      	adds	r7, #20
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	20000dd8 	.word	0x20000dd8
 80050c0:	20000dc4 	.word	0x20000dc4
 80050c4:	20000db8 	.word	0x20000db8
 80050c8:	200008e0 	.word	0x200008e0
 80050cc:	200008dc 	.word	0x200008dc
 80050d0:	2000001c 	.word	0x2000001c

080050d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10b      	bne.n	80050fc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80050e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e8:	f383 8811 	msr	BASEPRI, r3
 80050ec:	f3bf 8f6f 	isb	sy
 80050f0:	f3bf 8f4f 	dsb	sy
 80050f4:	60fb      	str	r3, [r7, #12]
}
 80050f6:	bf00      	nop
 80050f8:	bf00      	nop
 80050fa:	e7fd      	b.n	80050f8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80050fc:	4b07      	ldr	r3, [pc, #28]	@ (800511c <vTaskPlaceOnEventList+0x48>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	3318      	adds	r3, #24
 8005102:	4619      	mov	r1, r3
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f7fe fb2c 	bl	8003762 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800510a:	2101      	movs	r1, #1
 800510c:	6838      	ldr	r0, [r7, #0]
 800510e:	f000 fcc5 	bl	8005a9c <prvAddCurrentTaskToDelayedList>
}
 8005112:	bf00      	nop
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	200008dc 	.word	0x200008dc

08005120 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005120:	b580      	push	{r7, lr}
 8005122:	b086      	sub	sp, #24
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10b      	bne.n	800514a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005136:	f383 8811 	msr	BASEPRI, r3
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	f3bf 8f4f 	dsb	sy
 8005142:	617b      	str	r3, [r7, #20]
}
 8005144:	bf00      	nop
 8005146:	bf00      	nop
 8005148:	e7fd      	b.n	8005146 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800514a:	4b0a      	ldr	r3, [pc, #40]	@ (8005174 <vTaskPlaceOnEventListRestricted+0x54>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	3318      	adds	r3, #24
 8005150:	4619      	mov	r1, r3
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f7fe fae1 	bl	800371a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d002      	beq.n	8005164 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800515e:	f04f 33ff 	mov.w	r3, #4294967295
 8005162:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005164:	6879      	ldr	r1, [r7, #4]
 8005166:	68b8      	ldr	r0, [r7, #8]
 8005168:	f000 fc98 	bl	8005a9c <prvAddCurrentTaskToDelayedList>
	}
 800516c:	bf00      	nop
 800516e:	3718      	adds	r7, #24
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}
 8005174:	200008dc 	.word	0x200008dc

08005178 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b086      	sub	sp, #24
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d10b      	bne.n	80051a6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800518e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005192:	f383 8811 	msr	BASEPRI, r3
 8005196:	f3bf 8f6f 	isb	sy
 800519a:	f3bf 8f4f 	dsb	sy
 800519e:	60fb      	str	r3, [r7, #12]
}
 80051a0:	bf00      	nop
 80051a2:	bf00      	nop
 80051a4:	e7fd      	b.n	80051a2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	3318      	adds	r3, #24
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7fe fb12 	bl	80037d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005228 <xTaskRemoveFromEventList+0xb0>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d11d      	bne.n	80051f4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	3304      	adds	r3, #4
 80051bc:	4618      	mov	r0, r3
 80051be:	f7fe fb09 	bl	80037d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051c6:	4b19      	ldr	r3, [pc, #100]	@ (800522c <xTaskRemoveFromEventList+0xb4>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	429a      	cmp	r2, r3
 80051cc:	d903      	bls.n	80051d6 <xTaskRemoveFromEventList+0x5e>
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d2:	4a16      	ldr	r2, [pc, #88]	@ (800522c <xTaskRemoveFromEventList+0xb4>)
 80051d4:	6013      	str	r3, [r2, #0]
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051da:	4613      	mov	r3, r2
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	4413      	add	r3, r2
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	4a13      	ldr	r2, [pc, #76]	@ (8005230 <xTaskRemoveFromEventList+0xb8>)
 80051e4:	441a      	add	r2, r3
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	3304      	adds	r3, #4
 80051ea:	4619      	mov	r1, r3
 80051ec:	4610      	mov	r0, r2
 80051ee:	f7fe fa94 	bl	800371a <vListInsertEnd>
 80051f2:	e005      	b.n	8005200 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	3318      	adds	r3, #24
 80051f8:	4619      	mov	r1, r3
 80051fa:	480e      	ldr	r0, [pc, #56]	@ (8005234 <xTaskRemoveFromEventList+0xbc>)
 80051fc:	f7fe fa8d 	bl	800371a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005204:	4b0c      	ldr	r3, [pc, #48]	@ (8005238 <xTaskRemoveFromEventList+0xc0>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800520a:	429a      	cmp	r2, r3
 800520c:	d905      	bls.n	800521a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800520e:	2301      	movs	r3, #1
 8005210:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005212:	4b0a      	ldr	r3, [pc, #40]	@ (800523c <xTaskRemoveFromEventList+0xc4>)
 8005214:	2201      	movs	r2, #1
 8005216:	601a      	str	r2, [r3, #0]
 8005218:	e001      	b.n	800521e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800521a:	2300      	movs	r3, #0
 800521c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800521e:	697b      	ldr	r3, [r7, #20]
}
 8005220:	4618      	mov	r0, r3
 8005222:	3718      	adds	r7, #24
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}
 8005228:	20000dd8 	.word	0x20000dd8
 800522c:	20000db8 	.word	0x20000db8
 8005230:	200008e0 	.word	0x200008e0
 8005234:	20000d70 	.word	0x20000d70
 8005238:	200008dc 	.word	0x200008dc
 800523c:	20000dc4 	.word	0x20000dc4

08005240 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005248:	4b06      	ldr	r3, [pc, #24]	@ (8005264 <vTaskInternalSetTimeOutState+0x24>)
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005250:	4b05      	ldr	r3, [pc, #20]	@ (8005268 <vTaskInternalSetTimeOutState+0x28>)
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	605a      	str	r2, [r3, #4]
}
 8005258:	bf00      	nop
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr
 8005264:	20000dc8 	.word	0x20000dc8
 8005268:	20000db4 	.word	0x20000db4

0800526c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b088      	sub	sp, #32
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10b      	bne.n	8005294 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800527c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005280:	f383 8811 	msr	BASEPRI, r3
 8005284:	f3bf 8f6f 	isb	sy
 8005288:	f3bf 8f4f 	dsb	sy
 800528c:	613b      	str	r3, [r7, #16]
}
 800528e:	bf00      	nop
 8005290:	bf00      	nop
 8005292:	e7fd      	b.n	8005290 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d10b      	bne.n	80052b2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800529a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800529e:	f383 8811 	msr	BASEPRI, r3
 80052a2:	f3bf 8f6f 	isb	sy
 80052a6:	f3bf 8f4f 	dsb	sy
 80052aa:	60fb      	str	r3, [r7, #12]
}
 80052ac:	bf00      	nop
 80052ae:	bf00      	nop
 80052b0:	e7fd      	b.n	80052ae <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80052b2:	f001 f8d1 	bl	8006458 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80052b6:	4b1d      	ldr	r3, [pc, #116]	@ (800532c <xTaskCheckForTimeOut+0xc0>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	69ba      	ldr	r2, [r7, #24]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ce:	d102      	bne.n	80052d6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80052d0:	2300      	movs	r3, #0
 80052d2:	61fb      	str	r3, [r7, #28]
 80052d4:	e023      	b.n	800531e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	4b15      	ldr	r3, [pc, #84]	@ (8005330 <xTaskCheckForTimeOut+0xc4>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d007      	beq.n	80052f2 <xTaskCheckForTimeOut+0x86>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	69ba      	ldr	r2, [r7, #24]
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d302      	bcc.n	80052f2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80052ec:	2301      	movs	r3, #1
 80052ee:	61fb      	str	r3, [r7, #28]
 80052f0:	e015      	b.n	800531e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	697a      	ldr	r2, [r7, #20]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d20b      	bcs.n	8005314 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	1ad2      	subs	r2, r2, r3
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f7ff ff99 	bl	8005240 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800530e:	2300      	movs	r3, #0
 8005310:	61fb      	str	r3, [r7, #28]
 8005312:	e004      	b.n	800531e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	2200      	movs	r2, #0
 8005318:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800531a:	2301      	movs	r3, #1
 800531c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800531e:	f001 f8cd 	bl	80064bc <vPortExitCritical>

	return xReturn;
 8005322:	69fb      	ldr	r3, [r7, #28]
}
 8005324:	4618      	mov	r0, r3
 8005326:	3720      	adds	r7, #32
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}
 800532c:	20000db4 	.word	0x20000db4
 8005330:	20000dc8 	.word	0x20000dc8

08005334 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005334:	b480      	push	{r7}
 8005336:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005338:	4b03      	ldr	r3, [pc, #12]	@ (8005348 <vTaskMissedYield+0x14>)
 800533a:	2201      	movs	r2, #1
 800533c:	601a      	str	r2, [r3, #0]
}
 800533e:	bf00      	nop
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr
 8005348:	20000dc4 	.word	0x20000dc4

0800534c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005354:	f000 f852 	bl	80053fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005358:	4b06      	ldr	r3, [pc, #24]	@ (8005374 <prvIdleTask+0x28>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d9f9      	bls.n	8005354 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005360:	4b05      	ldr	r3, [pc, #20]	@ (8005378 <prvIdleTask+0x2c>)
 8005362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005366:	601a      	str	r2, [r3, #0]
 8005368:	f3bf 8f4f 	dsb	sy
 800536c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005370:	e7f0      	b.n	8005354 <prvIdleTask+0x8>
 8005372:	bf00      	nop
 8005374:	200008e0 	.word	0x200008e0
 8005378:	e000ed04 	.word	0xe000ed04

0800537c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b082      	sub	sp, #8
 8005380:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005382:	2300      	movs	r3, #0
 8005384:	607b      	str	r3, [r7, #4]
 8005386:	e00c      	b.n	80053a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	4613      	mov	r3, r2
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	4413      	add	r3, r2
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	4a12      	ldr	r2, [pc, #72]	@ (80053dc <prvInitialiseTaskLists+0x60>)
 8005394:	4413      	add	r3, r2
 8005396:	4618      	mov	r0, r3
 8005398:	f7fe f992 	bl	80036c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	3301      	adds	r3, #1
 80053a0:	607b      	str	r3, [r7, #4]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b37      	cmp	r3, #55	@ 0x37
 80053a6:	d9ef      	bls.n	8005388 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80053a8:	480d      	ldr	r0, [pc, #52]	@ (80053e0 <prvInitialiseTaskLists+0x64>)
 80053aa:	f7fe f989 	bl	80036c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80053ae:	480d      	ldr	r0, [pc, #52]	@ (80053e4 <prvInitialiseTaskLists+0x68>)
 80053b0:	f7fe f986 	bl	80036c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80053b4:	480c      	ldr	r0, [pc, #48]	@ (80053e8 <prvInitialiseTaskLists+0x6c>)
 80053b6:	f7fe f983 	bl	80036c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80053ba:	480c      	ldr	r0, [pc, #48]	@ (80053ec <prvInitialiseTaskLists+0x70>)
 80053bc:	f7fe f980 	bl	80036c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80053c0:	480b      	ldr	r0, [pc, #44]	@ (80053f0 <prvInitialiseTaskLists+0x74>)
 80053c2:	f7fe f97d 	bl	80036c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80053c6:	4b0b      	ldr	r3, [pc, #44]	@ (80053f4 <prvInitialiseTaskLists+0x78>)
 80053c8:	4a05      	ldr	r2, [pc, #20]	@ (80053e0 <prvInitialiseTaskLists+0x64>)
 80053ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80053cc:	4b0a      	ldr	r3, [pc, #40]	@ (80053f8 <prvInitialiseTaskLists+0x7c>)
 80053ce:	4a05      	ldr	r2, [pc, #20]	@ (80053e4 <prvInitialiseTaskLists+0x68>)
 80053d0:	601a      	str	r2, [r3, #0]
}
 80053d2:	bf00      	nop
 80053d4:	3708      	adds	r7, #8
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	200008e0 	.word	0x200008e0
 80053e0:	20000d40 	.word	0x20000d40
 80053e4:	20000d54 	.word	0x20000d54
 80053e8:	20000d70 	.word	0x20000d70
 80053ec:	20000d84 	.word	0x20000d84
 80053f0:	20000d9c 	.word	0x20000d9c
 80053f4:	20000d68 	.word	0x20000d68
 80053f8:	20000d6c 	.word	0x20000d6c

080053fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005402:	e019      	b.n	8005438 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005404:	f001 f828 	bl	8006458 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005408:	4b10      	ldr	r3, [pc, #64]	@ (800544c <prvCheckTasksWaitingTermination+0x50>)
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	3304      	adds	r3, #4
 8005414:	4618      	mov	r0, r3
 8005416:	f7fe f9dd 	bl	80037d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800541a:	4b0d      	ldr	r3, [pc, #52]	@ (8005450 <prvCheckTasksWaitingTermination+0x54>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	3b01      	subs	r3, #1
 8005420:	4a0b      	ldr	r2, [pc, #44]	@ (8005450 <prvCheckTasksWaitingTermination+0x54>)
 8005422:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005424:	4b0b      	ldr	r3, [pc, #44]	@ (8005454 <prvCheckTasksWaitingTermination+0x58>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	3b01      	subs	r3, #1
 800542a:	4a0a      	ldr	r2, [pc, #40]	@ (8005454 <prvCheckTasksWaitingTermination+0x58>)
 800542c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800542e:	f001 f845 	bl	80064bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f000 f810 	bl	8005458 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005438:	4b06      	ldr	r3, [pc, #24]	@ (8005454 <prvCheckTasksWaitingTermination+0x58>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d1e1      	bne.n	8005404 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005440:	bf00      	nop
 8005442:	bf00      	nop
 8005444:	3708      	adds	r7, #8
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	20000d84 	.word	0x20000d84
 8005450:	20000db0 	.word	0x20000db0
 8005454:	20000d98 	.word	0x20000d98

08005458 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	3354      	adds	r3, #84	@ 0x54
 8005464:	4618      	mov	r0, r3
 8005466:	f001 fc59 	bl	8006d1c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005470:	2b00      	cmp	r3, #0
 8005472:	d108      	bne.n	8005486 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005478:	4618      	mov	r0, r3
 800547a:	f001 f9dd 	bl	8006838 <vPortFree>
				vPortFree( pxTCB );
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f001 f9da 	bl	8006838 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005484:	e019      	b.n	80054ba <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800548c:	2b01      	cmp	r3, #1
 800548e:	d103      	bne.n	8005498 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f001 f9d1 	bl	8006838 <vPortFree>
	}
 8005496:	e010      	b.n	80054ba <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d00b      	beq.n	80054ba <prvDeleteTCB+0x62>
	__asm volatile
 80054a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a6:	f383 8811 	msr	BASEPRI, r3
 80054aa:	f3bf 8f6f 	isb	sy
 80054ae:	f3bf 8f4f 	dsb	sy
 80054b2:	60fb      	str	r3, [r7, #12]
}
 80054b4:	bf00      	nop
 80054b6:	bf00      	nop
 80054b8:	e7fd      	b.n	80054b6 <prvDeleteTCB+0x5e>
	}
 80054ba:	bf00      	nop
 80054bc:	3710      	adds	r7, #16
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
	...

080054c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054ca:	4b0c      	ldr	r3, [pc, #48]	@ (80054fc <prvResetNextTaskUnblockTime+0x38>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d104      	bne.n	80054de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80054d4:	4b0a      	ldr	r3, [pc, #40]	@ (8005500 <prvResetNextTaskUnblockTime+0x3c>)
 80054d6:	f04f 32ff 	mov.w	r2, #4294967295
 80054da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80054dc:	e008      	b.n	80054f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054de:	4b07      	ldr	r3, [pc, #28]	@ (80054fc <prvResetNextTaskUnblockTime+0x38>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	4a04      	ldr	r2, [pc, #16]	@ (8005500 <prvResetNextTaskUnblockTime+0x3c>)
 80054ee:	6013      	str	r3, [r2, #0]
}
 80054f0:	bf00      	nop
 80054f2:	370c      	adds	r7, #12
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr
 80054fc:	20000d68 	.word	0x20000d68
 8005500:	20000dd0 	.word	0x20000dd0

08005504 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800550a:	4b05      	ldr	r3, [pc, #20]	@ (8005520 <xTaskGetCurrentTaskHandle+0x1c>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8005510:	687b      	ldr	r3, [r7, #4]
	}
 8005512:	4618      	mov	r0, r3
 8005514:	370c      	adds	r7, #12
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	200008dc 	.word	0x200008dc

08005524 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800552a:	4b0b      	ldr	r3, [pc, #44]	@ (8005558 <xTaskGetSchedulerState+0x34>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d102      	bne.n	8005538 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005532:	2301      	movs	r3, #1
 8005534:	607b      	str	r3, [r7, #4]
 8005536:	e008      	b.n	800554a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005538:	4b08      	ldr	r3, [pc, #32]	@ (800555c <xTaskGetSchedulerState+0x38>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d102      	bne.n	8005546 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005540:	2302      	movs	r3, #2
 8005542:	607b      	str	r3, [r7, #4]
 8005544:	e001      	b.n	800554a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005546:	2300      	movs	r3, #0
 8005548:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800554a:	687b      	ldr	r3, [r7, #4]
	}
 800554c:	4618      	mov	r0, r3
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr
 8005558:	20000dbc 	.word	0x20000dbc
 800555c:	20000dd8 	.word	0x20000dd8

08005560 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800556c:	2300      	movs	r3, #0
 800556e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d058      	beq.n	8005628 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005576:	4b2f      	ldr	r3, [pc, #188]	@ (8005634 <xTaskPriorityDisinherit+0xd4>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	429a      	cmp	r2, r3
 800557e:	d00b      	beq.n	8005598 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005584:	f383 8811 	msr	BASEPRI, r3
 8005588:	f3bf 8f6f 	isb	sy
 800558c:	f3bf 8f4f 	dsb	sy
 8005590:	60fb      	str	r3, [r7, #12]
}
 8005592:	bf00      	nop
 8005594:	bf00      	nop
 8005596:	e7fd      	b.n	8005594 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800559c:	2b00      	cmp	r3, #0
 800559e:	d10b      	bne.n	80055b8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80055a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a4:	f383 8811 	msr	BASEPRI, r3
 80055a8:	f3bf 8f6f 	isb	sy
 80055ac:	f3bf 8f4f 	dsb	sy
 80055b0:	60bb      	str	r3, [r7, #8]
}
 80055b2:	bf00      	nop
 80055b4:	bf00      	nop
 80055b6:	e7fd      	b.n	80055b4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055bc:	1e5a      	subs	r2, r3, #1
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d02c      	beq.n	8005628 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d128      	bne.n	8005628 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	3304      	adds	r3, #4
 80055da:	4618      	mov	r0, r3
 80055dc:	f7fe f8fa 	bl	80037d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005638 <xTaskPriorityDisinherit+0xd8>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d903      	bls.n	8005608 <xTaskPriorityDisinherit+0xa8>
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005604:	4a0c      	ldr	r2, [pc, #48]	@ (8005638 <xTaskPriorityDisinherit+0xd8>)
 8005606:	6013      	str	r3, [r2, #0]
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800560c:	4613      	mov	r3, r2
 800560e:	009b      	lsls	r3, r3, #2
 8005610:	4413      	add	r3, r2
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	4a09      	ldr	r2, [pc, #36]	@ (800563c <xTaskPriorityDisinherit+0xdc>)
 8005616:	441a      	add	r2, r3
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	3304      	adds	r3, #4
 800561c:	4619      	mov	r1, r3
 800561e:	4610      	mov	r0, r2
 8005620:	f7fe f87b 	bl	800371a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005624:	2301      	movs	r3, #1
 8005626:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005628:	697b      	ldr	r3, [r7, #20]
	}
 800562a:	4618      	mov	r0, r3
 800562c:	3718      	adds	r7, #24
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	200008dc 	.word	0x200008dc
 8005638:	20000db8 	.word	0x20000db8
 800563c:	200008e0 	.word	0x200008e0

08005640 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8005640:	b580      	push	{r7, lr}
 8005642:	b086      	sub	sp, #24
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	607a      	str	r2, [r7, #4]
 800564c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800564e:	f000 ff03 	bl	8006458 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005652:	4b29      	ldr	r3, [pc, #164]	@ (80056f8 <xTaskNotifyWait+0xb8>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800565a:	b2db      	uxtb	r3, r3
 800565c:	2b02      	cmp	r3, #2
 800565e:	d01c      	beq.n	800569a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8005660:	4b25      	ldr	r3, [pc, #148]	@ (80056f8 <xTaskNotifyWait+0xb8>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	43d2      	mvns	r2, r2
 800566c:	400a      	ands	r2, r1
 800566e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8005672:	4b21      	ldr	r3, [pc, #132]	@ (80056f8 <xTaskNotifyWait+0xb8>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00b      	beq.n	800569a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005682:	2101      	movs	r1, #1
 8005684:	6838      	ldr	r0, [r7, #0]
 8005686:	f000 fa09 	bl	8005a9c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800568a:	4b1c      	ldr	r3, [pc, #112]	@ (80056fc <xTaskNotifyWait+0xbc>)
 800568c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005690:	601a      	str	r2, [r3, #0]
 8005692:	f3bf 8f4f 	dsb	sy
 8005696:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800569a:	f000 ff0f 	bl	80064bc <vPortExitCritical>

		taskENTER_CRITICAL();
 800569e:	f000 fedb 	bl	8006458 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d005      	beq.n	80056b4 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80056a8:	4b13      	ldr	r3, [pc, #76]	@ (80056f8 <xTaskNotifyWait+0xb8>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80056b4:	4b10      	ldr	r3, [pc, #64]	@ (80056f8 <xTaskNotifyWait+0xb8>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b02      	cmp	r3, #2
 80056c0:	d002      	beq.n	80056c8 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80056c2:	2300      	movs	r3, #0
 80056c4:	617b      	str	r3, [r7, #20]
 80056c6:	e00a      	b.n	80056de <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80056c8:	4b0b      	ldr	r3, [pc, #44]	@ (80056f8 <xTaskNotifyWait+0xb8>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	43d2      	mvns	r2, r2
 80056d4:	400a      	ands	r2, r1
 80056d6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 80056da:	2301      	movs	r3, #1
 80056dc:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80056de:	4b06      	ldr	r3, [pc, #24]	@ (80056f8 <xTaskNotifyWait+0xb8>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80056e8:	f000 fee8 	bl	80064bc <vPortExitCritical>

		return xReturn;
 80056ec:	697b      	ldr	r3, [r7, #20]
	}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3718      	adds	r7, #24
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	200008dc 	.word	0x200008dc
 80056fc:	e000ed04 	.word	0xe000ed04

08005700 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8005700:	b580      	push	{r7, lr}
 8005702:	b08a      	sub	sp, #40	@ 0x28
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	603b      	str	r3, [r7, #0]
 800570c:	4613      	mov	r3, r2
 800570e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8005710:	2301      	movs	r3, #1
 8005712:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d10b      	bne.n	8005732 <xTaskGenericNotify+0x32>
	__asm volatile
 800571a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800571e:	f383 8811 	msr	BASEPRI, r3
 8005722:	f3bf 8f6f 	isb	sy
 8005726:	f3bf 8f4f 	dsb	sy
 800572a:	61bb      	str	r3, [r7, #24]
}
 800572c:	bf00      	nop
 800572e:	bf00      	nop
 8005730:	e7fd      	b.n	800572e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8005736:	f000 fe8f 	bl	8006458 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d004      	beq.n	800574a <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005740:	6a3b      	ldr	r3, [r7, #32]
 8005742:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800574a:	6a3b      	ldr	r3, [r7, #32]
 800574c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005750:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	2202      	movs	r2, #2
 8005756:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800575a:	79fb      	ldrb	r3, [r7, #7]
 800575c:	2b04      	cmp	r3, #4
 800575e:	d82e      	bhi.n	80057be <xTaskGenericNotify+0xbe>
 8005760:	a201      	add	r2, pc, #4	@ (adr r2, 8005768 <xTaskGenericNotify+0x68>)
 8005762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005766:	bf00      	nop
 8005768:	080057e3 	.word	0x080057e3
 800576c:	0800577d 	.word	0x0800577d
 8005770:	0800578f 	.word	0x0800578f
 8005774:	0800579f 	.word	0x0800579f
 8005778:	080057a9 	.word	0x080057a9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800577c:	6a3b      	ldr	r3, [r7, #32]
 800577e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	431a      	orrs	r2, r3
 8005786:	6a3b      	ldr	r3, [r7, #32]
 8005788:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800578c:	e02c      	b.n	80057e8 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800578e:	6a3b      	ldr	r3, [r7, #32]
 8005790:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005794:	1c5a      	adds	r2, r3, #1
 8005796:	6a3b      	ldr	r3, [r7, #32]
 8005798:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800579c:	e024      	b.n	80057e8 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800579e:	6a3b      	ldr	r3, [r7, #32]
 80057a0:	68ba      	ldr	r2, [r7, #8]
 80057a2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80057a6:	e01f      	b.n	80057e8 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80057a8:	7ffb      	ldrb	r3, [r7, #31]
 80057aa:	2b02      	cmp	r3, #2
 80057ac:	d004      	beq.n	80057b8 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80057ae:	6a3b      	ldr	r3, [r7, #32]
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80057b6:	e017      	b.n	80057e8 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 80057b8:	2300      	movs	r3, #0
 80057ba:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80057bc:	e014      	b.n	80057e8 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80057be:	6a3b      	ldr	r3, [r7, #32]
 80057c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80057c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c8:	d00d      	beq.n	80057e6 <xTaskGenericNotify+0xe6>
	__asm volatile
 80057ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ce:	f383 8811 	msr	BASEPRI, r3
 80057d2:	f3bf 8f6f 	isb	sy
 80057d6:	f3bf 8f4f 	dsb	sy
 80057da:	617b      	str	r3, [r7, #20]
}
 80057dc:	bf00      	nop
 80057de:	bf00      	nop
 80057e0:	e7fd      	b.n	80057de <xTaskGenericNotify+0xde>
					break;
 80057e2:	bf00      	nop
 80057e4:	e000      	b.n	80057e8 <xTaskGenericNotify+0xe8>

					break;
 80057e6:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80057e8:	7ffb      	ldrb	r3, [r7, #31]
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d13b      	bne.n	8005866 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057ee:	6a3b      	ldr	r3, [r7, #32]
 80057f0:	3304      	adds	r3, #4
 80057f2:	4618      	mov	r0, r3
 80057f4:	f7fd ffee 	bl	80037d4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80057f8:	6a3b      	ldr	r3, [r7, #32]
 80057fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005874 <xTaskGenericNotify+0x174>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	429a      	cmp	r2, r3
 8005802:	d903      	bls.n	800580c <xTaskGenericNotify+0x10c>
 8005804:	6a3b      	ldr	r3, [r7, #32]
 8005806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005808:	4a1a      	ldr	r2, [pc, #104]	@ (8005874 <xTaskGenericNotify+0x174>)
 800580a:	6013      	str	r3, [r2, #0]
 800580c:	6a3b      	ldr	r3, [r7, #32]
 800580e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005810:	4613      	mov	r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	4413      	add	r3, r2
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	4a17      	ldr	r2, [pc, #92]	@ (8005878 <xTaskGenericNotify+0x178>)
 800581a:	441a      	add	r2, r3
 800581c:	6a3b      	ldr	r3, [r7, #32]
 800581e:	3304      	adds	r3, #4
 8005820:	4619      	mov	r1, r3
 8005822:	4610      	mov	r0, r2
 8005824:	f7fd ff79 	bl	800371a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005828:	6a3b      	ldr	r3, [r7, #32]
 800582a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00b      	beq.n	8005848 <xTaskGenericNotify+0x148>
	__asm volatile
 8005830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005834:	f383 8811 	msr	BASEPRI, r3
 8005838:	f3bf 8f6f 	isb	sy
 800583c:	f3bf 8f4f 	dsb	sy
 8005840:	613b      	str	r3, [r7, #16]
}
 8005842:	bf00      	nop
 8005844:	bf00      	nop
 8005846:	e7fd      	b.n	8005844 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005848:	6a3b      	ldr	r3, [r7, #32]
 800584a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800584c:	4b0b      	ldr	r3, [pc, #44]	@ (800587c <xTaskGenericNotify+0x17c>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005852:	429a      	cmp	r2, r3
 8005854:	d907      	bls.n	8005866 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8005856:	4b0a      	ldr	r3, [pc, #40]	@ (8005880 <xTaskGenericNotify+0x180>)
 8005858:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800585c:	601a      	str	r2, [r3, #0]
 800585e:	f3bf 8f4f 	dsb	sy
 8005862:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8005866:	f000 fe29 	bl	80064bc <vPortExitCritical>

		return xReturn;
 800586a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800586c:	4618      	mov	r0, r3
 800586e:	3728      	adds	r7, #40	@ 0x28
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}
 8005874:	20000db8 	.word	0x20000db8
 8005878:	200008e0 	.word	0x200008e0
 800587c:	200008dc 	.word	0x200008dc
 8005880:	e000ed04 	.word	0xe000ed04

08005884 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005884:	b580      	push	{r7, lr}
 8005886:	b08e      	sub	sp, #56	@ 0x38
 8005888:	af00      	add	r7, sp, #0
 800588a:	60f8      	str	r0, [r7, #12]
 800588c:	60b9      	str	r1, [r7, #8]
 800588e:	603b      	str	r3, [r7, #0]
 8005890:	4613      	mov	r3, r2
 8005892:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8005894:	2301      	movs	r3, #1
 8005896:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10b      	bne.n	80058b6 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800589e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058a2:	f383 8811 	msr	BASEPRI, r3
 80058a6:	f3bf 8f6f 	isb	sy
 80058aa:	f3bf 8f4f 	dsb	sy
 80058ae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80058b0:	bf00      	nop
 80058b2:	bf00      	nop
 80058b4:	e7fd      	b.n	80058b2 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80058b6:	f000 feaf 	bl	8006618 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80058be:	f3ef 8211 	mrs	r2, BASEPRI
 80058c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c6:	f383 8811 	msr	BASEPRI, r3
 80058ca:	f3bf 8f6f 	isb	sy
 80058ce:	f3bf 8f4f 	dsb	sy
 80058d2:	623a      	str	r2, [r7, #32]
 80058d4:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80058d6:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80058d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d004      	beq.n	80058ea <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80058e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80058ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ec:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80058f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80058f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f6:	2202      	movs	r2, #2
 80058f8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80058fc:	79fb      	ldrb	r3, [r7, #7]
 80058fe:	2b04      	cmp	r3, #4
 8005900:	d82e      	bhi.n	8005960 <xTaskGenericNotifyFromISR+0xdc>
 8005902:	a201      	add	r2, pc, #4	@ (adr r2, 8005908 <xTaskGenericNotifyFromISR+0x84>)
 8005904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005908:	08005985 	.word	0x08005985
 800590c:	0800591d 	.word	0x0800591d
 8005910:	0800592f 	.word	0x0800592f
 8005914:	0800593f 	.word	0x0800593f
 8005918:	08005949 	.word	0x08005949
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800591c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800591e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	431a      	orrs	r2, r3
 8005926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005928:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800592c:	e02d      	b.n	800598a <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800592e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005930:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005934:	1c5a      	adds	r2, r3, #1
 8005936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005938:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800593c:	e025      	b.n	800598a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800593e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005940:	68ba      	ldr	r2, [r7, #8]
 8005942:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005946:	e020      	b.n	800598a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005948:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800594c:	2b02      	cmp	r3, #2
 800594e:	d004      	beq.n	800595a <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8005950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8005958:	e017      	b.n	800598a <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800595a:	2300      	movs	r3, #0
 800595c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800595e:	e014      	b.n	800598a <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005962:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800596a:	d00d      	beq.n	8005988 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800596c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005970:	f383 8811 	msr	BASEPRI, r3
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	f3bf 8f4f 	dsb	sy
 800597c:	61bb      	str	r3, [r7, #24]
}
 800597e:	bf00      	nop
 8005980:	bf00      	nop
 8005982:	e7fd      	b.n	8005980 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8005984:	bf00      	nop
 8005986:	e000      	b.n	800598a <xTaskGenericNotifyFromISR+0x106>
					break;
 8005988:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800598a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800598e:	2b01      	cmp	r3, #1
 8005990:	d147      	bne.n	8005a22 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005996:	2b00      	cmp	r3, #0
 8005998:	d00b      	beq.n	80059b2 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800599a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800599e:	f383 8811 	msr	BASEPRI, r3
 80059a2:	f3bf 8f6f 	isb	sy
 80059a6:	f3bf 8f4f 	dsb	sy
 80059aa:	617b      	str	r3, [r7, #20]
}
 80059ac:	bf00      	nop
 80059ae:	bf00      	nop
 80059b0:	e7fd      	b.n	80059ae <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059b2:	4b21      	ldr	r3, [pc, #132]	@ (8005a38 <xTaskGenericNotifyFromISR+0x1b4>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d11d      	bne.n	80059f6 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059bc:	3304      	adds	r3, #4
 80059be:	4618      	mov	r0, r3
 80059c0:	f7fd ff08 	bl	80037d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80059c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059c8:	4b1c      	ldr	r3, [pc, #112]	@ (8005a3c <xTaskGenericNotifyFromISR+0x1b8>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d903      	bls.n	80059d8 <xTaskGenericNotifyFromISR+0x154>
 80059d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d4:	4a19      	ldr	r2, [pc, #100]	@ (8005a3c <xTaskGenericNotifyFromISR+0x1b8>)
 80059d6:	6013      	str	r3, [r2, #0]
 80059d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059dc:	4613      	mov	r3, r2
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	4413      	add	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	4a16      	ldr	r2, [pc, #88]	@ (8005a40 <xTaskGenericNotifyFromISR+0x1bc>)
 80059e6:	441a      	add	r2, r3
 80059e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ea:	3304      	adds	r3, #4
 80059ec:	4619      	mov	r1, r3
 80059ee:	4610      	mov	r0, r2
 80059f0:	f7fd fe93 	bl	800371a <vListInsertEnd>
 80059f4:	e005      	b.n	8005a02 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80059f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f8:	3318      	adds	r3, #24
 80059fa:	4619      	mov	r1, r3
 80059fc:	4811      	ldr	r0, [pc, #68]	@ (8005a44 <xTaskGenericNotifyFromISR+0x1c0>)
 80059fe:	f7fd fe8c 	bl	800371a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a06:	4b10      	ldr	r3, [pc, #64]	@ (8005a48 <xTaskGenericNotifyFromISR+0x1c4>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d908      	bls.n	8005a22 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8005a10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d002      	beq.n	8005a1c <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8005a16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a18:	2201      	movs	r2, #1
 8005a1a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8005a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8005a4c <xTaskGenericNotifyFromISR+0x1c8>)
 8005a1e:	2201      	movs	r2, #1
 8005a20:	601a      	str	r2, [r3, #0]
 8005a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a24:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	f383 8811 	msr	BASEPRI, r3
}
 8005a2c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8005a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3738      	adds	r7, #56	@ 0x38
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	20000dd8 	.word	0x20000dd8
 8005a3c:	20000db8 	.word	0x20000db8
 8005a40:	200008e0 	.word	0x200008e0
 8005a44:	20000d70 	.word	0x20000d70
 8005a48:	200008dc 	.word	0x200008dc
 8005a4c:	20000dc4 	.word	0x20000dc4

08005a50 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d102      	bne.n	8005a64 <xTaskNotifyStateClear+0x14>
 8005a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a98 <xTaskNotifyStateClear+0x48>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	e000      	b.n	8005a66 <xTaskNotifyStateClear+0x16>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 8005a68:	f000 fcf6 	bl	8006458 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	d106      	bne.n	8005a86 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				xReturn = pdPASS;
 8005a80:	2301      	movs	r3, #1
 8005a82:	60fb      	str	r3, [r7, #12]
 8005a84:	e001      	b.n	8005a8a <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 8005a86:	2300      	movs	r3, #0
 8005a88:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 8005a8a:	f000 fd17 	bl	80064bc <vPortExitCritical>

		return xReturn;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
	}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3710      	adds	r7, #16
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	200008dc 	.word	0x200008dc

08005a9c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005aa6:	4b21      	ldr	r3, [pc, #132]	@ (8005b2c <prvAddCurrentTaskToDelayedList+0x90>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005aac:	4b20      	ldr	r3, [pc, #128]	@ (8005b30 <prvAddCurrentTaskToDelayedList+0x94>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	3304      	adds	r3, #4
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7fd fe8e 	bl	80037d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005abe:	d10a      	bne.n	8005ad6 <prvAddCurrentTaskToDelayedList+0x3a>
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d007      	beq.n	8005ad6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ac6:	4b1a      	ldr	r3, [pc, #104]	@ (8005b30 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	3304      	adds	r3, #4
 8005acc:	4619      	mov	r1, r3
 8005ace:	4819      	ldr	r0, [pc, #100]	@ (8005b34 <prvAddCurrentTaskToDelayedList+0x98>)
 8005ad0:	f7fd fe23 	bl	800371a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ad4:	e026      	b.n	8005b24 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4413      	add	r3, r2
 8005adc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ade:	4b14      	ldr	r3, [pc, #80]	@ (8005b30 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68ba      	ldr	r2, [r7, #8]
 8005ae4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005ae6:	68ba      	ldr	r2, [r7, #8]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d209      	bcs.n	8005b02 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005aee:	4b12      	ldr	r3, [pc, #72]	@ (8005b38 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	4b0f      	ldr	r3, [pc, #60]	@ (8005b30 <prvAddCurrentTaskToDelayedList+0x94>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	3304      	adds	r3, #4
 8005af8:	4619      	mov	r1, r3
 8005afa:	4610      	mov	r0, r2
 8005afc:	f7fd fe31 	bl	8003762 <vListInsert>
}
 8005b00:	e010      	b.n	8005b24 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b02:	4b0e      	ldr	r3, [pc, #56]	@ (8005b3c <prvAddCurrentTaskToDelayedList+0xa0>)
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	4b0a      	ldr	r3, [pc, #40]	@ (8005b30 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	3304      	adds	r3, #4
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	4610      	mov	r0, r2
 8005b10:	f7fd fe27 	bl	8003762 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005b14:	4b0a      	ldr	r3, [pc, #40]	@ (8005b40 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d202      	bcs.n	8005b24 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005b1e:	4a08      	ldr	r2, [pc, #32]	@ (8005b40 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	6013      	str	r3, [r2, #0]
}
 8005b24:	bf00      	nop
 8005b26:	3710      	adds	r7, #16
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	20000db4 	.word	0x20000db4
 8005b30:	200008dc 	.word	0x200008dc
 8005b34:	20000d9c 	.word	0x20000d9c
 8005b38:	20000d6c 	.word	0x20000d6c
 8005b3c:	20000d68 	.word	0x20000d68
 8005b40:	20000dd0 	.word	0x20000dd0

08005b44 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b08a      	sub	sp, #40	@ 0x28
 8005b48:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005b4e:	f000 fb13 	bl	8006178 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005b52:	4b1d      	ldr	r3, [pc, #116]	@ (8005bc8 <xTimerCreateTimerTask+0x84>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d021      	beq.n	8005b9e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005b62:	1d3a      	adds	r2, r7, #4
 8005b64:	f107 0108 	add.w	r1, r7, #8
 8005b68:	f107 030c 	add.w	r3, r7, #12
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f7fd fd8d 	bl	800368c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005b72:	6879      	ldr	r1, [r7, #4]
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	9202      	str	r2, [sp, #8]
 8005b7a:	9301      	str	r3, [sp, #4]
 8005b7c:	2302      	movs	r3, #2
 8005b7e:	9300      	str	r3, [sp, #0]
 8005b80:	2300      	movs	r3, #0
 8005b82:	460a      	mov	r2, r1
 8005b84:	4911      	ldr	r1, [pc, #68]	@ (8005bcc <xTimerCreateTimerTask+0x88>)
 8005b86:	4812      	ldr	r0, [pc, #72]	@ (8005bd0 <xTimerCreateTimerTask+0x8c>)
 8005b88:	f7fe fe9a 	bl	80048c0 <xTaskCreateStatic>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	4a11      	ldr	r2, [pc, #68]	@ (8005bd4 <xTimerCreateTimerTask+0x90>)
 8005b90:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005b92:	4b10      	ldr	r3, [pc, #64]	@ (8005bd4 <xTimerCreateTimerTask+0x90>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d001      	beq.n	8005b9e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d10b      	bne.n	8005bbc <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba8:	f383 8811 	msr	BASEPRI, r3
 8005bac:	f3bf 8f6f 	isb	sy
 8005bb0:	f3bf 8f4f 	dsb	sy
 8005bb4:	613b      	str	r3, [r7, #16]
}
 8005bb6:	bf00      	nop
 8005bb8:	bf00      	nop
 8005bba:	e7fd      	b.n	8005bb8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005bbc:	697b      	ldr	r3, [r7, #20]
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3718      	adds	r7, #24
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	20000e0c 	.word	0x20000e0c
 8005bcc:	08007dfc 	.word	0x08007dfc
 8005bd0:	08005d11 	.word	0x08005d11
 8005bd4:	20000e10 	.word	0x20000e10

08005bd8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b08a      	sub	sp, #40	@ 0x28
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	607a      	str	r2, [r7, #4]
 8005be4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005be6:	2300      	movs	r3, #0
 8005be8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d10b      	bne.n	8005c08 <xTimerGenericCommand+0x30>
	__asm volatile
 8005bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf4:	f383 8811 	msr	BASEPRI, r3
 8005bf8:	f3bf 8f6f 	isb	sy
 8005bfc:	f3bf 8f4f 	dsb	sy
 8005c00:	623b      	str	r3, [r7, #32]
}
 8005c02:	bf00      	nop
 8005c04:	bf00      	nop
 8005c06:	e7fd      	b.n	8005c04 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005c08:	4b19      	ldr	r3, [pc, #100]	@ (8005c70 <xTimerGenericCommand+0x98>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d02a      	beq.n	8005c66 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	2b05      	cmp	r3, #5
 8005c20:	dc18      	bgt.n	8005c54 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005c22:	f7ff fc7f 	bl	8005524 <xTaskGetSchedulerState>
 8005c26:	4603      	mov	r3, r0
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d109      	bne.n	8005c40 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005c2c:	4b10      	ldr	r3, [pc, #64]	@ (8005c70 <xTimerGenericCommand+0x98>)
 8005c2e:	6818      	ldr	r0, [r3, #0]
 8005c30:	f107 0110 	add.w	r1, r7, #16
 8005c34:	2300      	movs	r3, #0
 8005c36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c38:	f7fd ff00 	bl	8003a3c <xQueueGenericSend>
 8005c3c:	6278      	str	r0, [r7, #36]	@ 0x24
 8005c3e:	e012      	b.n	8005c66 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005c40:	4b0b      	ldr	r3, [pc, #44]	@ (8005c70 <xTimerGenericCommand+0x98>)
 8005c42:	6818      	ldr	r0, [r3, #0]
 8005c44:	f107 0110 	add.w	r1, r7, #16
 8005c48:	2300      	movs	r3, #0
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f7fd fef6 	bl	8003a3c <xQueueGenericSend>
 8005c50:	6278      	str	r0, [r7, #36]	@ 0x24
 8005c52:	e008      	b.n	8005c66 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005c54:	4b06      	ldr	r3, [pc, #24]	@ (8005c70 <xTimerGenericCommand+0x98>)
 8005c56:	6818      	ldr	r0, [r3, #0]
 8005c58:	f107 0110 	add.w	r1, r7, #16
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	683a      	ldr	r2, [r7, #0]
 8005c60:	f7fd ffee 	bl	8003c40 <xQueueGenericSendFromISR>
 8005c64:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3728      	adds	r7, #40	@ 0x28
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}
 8005c70:	20000e0c 	.word	0x20000e0c

08005c74 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b088      	sub	sp, #32
 8005c78:	af02      	add	r7, sp, #8
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c7e:	4b23      	ldr	r3, [pc, #140]	@ (8005d0c <prvProcessExpiredTimer+0x98>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	3304      	adds	r3, #4
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f7fd fda1 	bl	80037d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c98:	f003 0304 	and.w	r3, r3, #4
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d023      	beq.n	8005ce8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	699a      	ldr	r2, [r3, #24]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	18d1      	adds	r1, r2, r3
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	683a      	ldr	r2, [r7, #0]
 8005cac:	6978      	ldr	r0, [r7, #20]
 8005cae:	f000 f8d5 	bl	8005e5c <prvInsertTimerInActiveList>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d020      	beq.n	8005cfa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005cb8:	2300      	movs	r3, #0
 8005cba:	9300      	str	r3, [sp, #0]
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	2100      	movs	r1, #0
 8005cc2:	6978      	ldr	r0, [r7, #20]
 8005cc4:	f7ff ff88 	bl	8005bd8 <xTimerGenericCommand>
 8005cc8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d114      	bne.n	8005cfa <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cd4:	f383 8811 	msr	BASEPRI, r3
 8005cd8:	f3bf 8f6f 	isb	sy
 8005cdc:	f3bf 8f4f 	dsb	sy
 8005ce0:	60fb      	str	r3, [r7, #12]
}
 8005ce2:	bf00      	nop
 8005ce4:	bf00      	nop
 8005ce6:	e7fd      	b.n	8005ce4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005cee:	f023 0301 	bic.w	r3, r3, #1
 8005cf2:	b2da      	uxtb	r2, r3
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	6a1b      	ldr	r3, [r3, #32]
 8005cfe:	6978      	ldr	r0, [r7, #20]
 8005d00:	4798      	blx	r3
}
 8005d02:	bf00      	nop
 8005d04:	3718      	adds	r7, #24
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	20000e04 	.word	0x20000e04

08005d10 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d18:	f107 0308 	add.w	r3, r7, #8
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f000 f859 	bl	8005dd4 <prvGetNextExpireTime>
 8005d22:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	4619      	mov	r1, r3
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f000 f805 	bl	8005d38 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005d2e:	f000 f8d7 	bl	8005ee0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d32:	bf00      	nop
 8005d34:	e7f0      	b.n	8005d18 <prvTimerTask+0x8>
	...

08005d38 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005d42:	f7fe ffeb 	bl	8004d1c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005d46:	f107 0308 	add.w	r3, r7, #8
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f000 f866 	bl	8005e1c <prvSampleTimeNow>
 8005d50:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d130      	bne.n	8005dba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d10a      	bne.n	8005d74 <prvProcessTimerOrBlockTask+0x3c>
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d806      	bhi.n	8005d74 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005d66:	f7fe ffe7 	bl	8004d38 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005d6a:	68f9      	ldr	r1, [r7, #12]
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f7ff ff81 	bl	8005c74 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005d72:	e024      	b.n	8005dbe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d008      	beq.n	8005d8c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005d7a:	4b13      	ldr	r3, [pc, #76]	@ (8005dc8 <prvProcessTimerOrBlockTask+0x90>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d101      	bne.n	8005d88 <prvProcessTimerOrBlockTask+0x50>
 8005d84:	2301      	movs	r3, #1
 8005d86:	e000      	b.n	8005d8a <prvProcessTimerOrBlockTask+0x52>
 8005d88:	2300      	movs	r3, #0
 8005d8a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005d8c:	4b0f      	ldr	r3, [pc, #60]	@ (8005dcc <prvProcessTimerOrBlockTask+0x94>)
 8005d8e:	6818      	ldr	r0, [r3, #0]
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	683a      	ldr	r2, [r7, #0]
 8005d98:	4619      	mov	r1, r3
 8005d9a:	f7fe fa0b 	bl	80041b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005d9e:	f7fe ffcb 	bl	8004d38 <xTaskResumeAll>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10a      	bne.n	8005dbe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005da8:	4b09      	ldr	r3, [pc, #36]	@ (8005dd0 <prvProcessTimerOrBlockTask+0x98>)
 8005daa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dae:	601a      	str	r2, [r3, #0]
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	f3bf 8f6f 	isb	sy
}
 8005db8:	e001      	b.n	8005dbe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005dba:	f7fe ffbd 	bl	8004d38 <xTaskResumeAll>
}
 8005dbe:	bf00      	nop
 8005dc0:	3710      	adds	r7, #16
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	20000e08 	.word	0x20000e08
 8005dcc:	20000e0c 	.word	0x20000e0c
 8005dd0:	e000ed04 	.word	0xe000ed04

08005dd4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b085      	sub	sp, #20
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005ddc:	4b0e      	ldr	r3, [pc, #56]	@ (8005e18 <prvGetNextExpireTime+0x44>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <prvGetNextExpireTime+0x16>
 8005de6:	2201      	movs	r2, #1
 8005de8:	e000      	b.n	8005dec <prvGetNextExpireTime+0x18>
 8005dea:	2200      	movs	r2, #0
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d105      	bne.n	8005e04 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005df8:	4b07      	ldr	r3, [pc, #28]	@ (8005e18 <prvGetNextExpireTime+0x44>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	60fb      	str	r3, [r7, #12]
 8005e02:	e001      	b.n	8005e08 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005e04:	2300      	movs	r3, #0
 8005e06:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005e08:	68fb      	ldr	r3, [r7, #12]
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3714      	adds	r7, #20
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr
 8005e16:	bf00      	nop
 8005e18:	20000e04 	.word	0x20000e04

08005e1c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005e24:	f7ff f826 	bl	8004e74 <xTaskGetTickCount>
 8005e28:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8005e58 <prvSampleTimeNow+0x3c>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d205      	bcs.n	8005e40 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005e34:	f000 f93a 	bl	80060ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	e002      	b.n	8005e46 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005e46:	4a04      	ldr	r2, [pc, #16]	@ (8005e58 <prvSampleTimeNow+0x3c>)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3710      	adds	r7, #16
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	20000e14 	.word	0x20000e14

08005e5c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	68ba      	ldr	r2, [r7, #8]
 8005e72:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005e7a:	68ba      	ldr	r2, [r7, #8]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d812      	bhi.n	8005ea8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	1ad2      	subs	r2, r2, r3
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	699b      	ldr	r3, [r3, #24]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d302      	bcc.n	8005e96 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005e90:	2301      	movs	r3, #1
 8005e92:	617b      	str	r3, [r7, #20]
 8005e94:	e01b      	b.n	8005ece <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005e96:	4b10      	ldr	r3, [pc, #64]	@ (8005ed8 <prvInsertTimerInActiveList+0x7c>)
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	3304      	adds	r3, #4
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	4610      	mov	r0, r2
 8005ea2:	f7fd fc5e 	bl	8003762 <vListInsert>
 8005ea6:	e012      	b.n	8005ece <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d206      	bcs.n	8005ebe <prvInsertTimerInActiveList+0x62>
 8005eb0:	68ba      	ldr	r2, [r7, #8]
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d302      	bcc.n	8005ebe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	617b      	str	r3, [r7, #20]
 8005ebc:	e007      	b.n	8005ece <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005ebe:	4b07      	ldr	r3, [pc, #28]	@ (8005edc <prvInsertTimerInActiveList+0x80>)
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	4610      	mov	r0, r2
 8005eca:	f7fd fc4a 	bl	8003762 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005ece:	697b      	ldr	r3, [r7, #20]
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3718      	adds	r7, #24
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	20000e08 	.word	0x20000e08
 8005edc:	20000e04 	.word	0x20000e04

08005ee0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b08e      	sub	sp, #56	@ 0x38
 8005ee4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005ee6:	e0ce      	b.n	8006086 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	da19      	bge.n	8005f22 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005eee:	1d3b      	adds	r3, r7, #4
 8005ef0:	3304      	adds	r3, #4
 8005ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10b      	bne.n	8005f12 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efe:	f383 8811 	msr	BASEPRI, r3
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	61fb      	str	r3, [r7, #28]
}
 8005f0c:	bf00      	nop
 8005f0e:	bf00      	nop
 8005f10:	e7fd      	b.n	8005f0e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f18:	6850      	ldr	r0, [r2, #4]
 8005f1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f1c:	6892      	ldr	r2, [r2, #8]
 8005f1e:	4611      	mov	r1, r2
 8005f20:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	f2c0 80ae 	blt.w	8006086 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d004      	beq.n	8005f40 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f38:	3304      	adds	r3, #4
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7fd fc4a 	bl	80037d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f40:	463b      	mov	r3, r7
 8005f42:	4618      	mov	r0, r3
 8005f44:	f7ff ff6a 	bl	8005e1c <prvSampleTimeNow>
 8005f48:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2b09      	cmp	r3, #9
 8005f4e:	f200 8097 	bhi.w	8006080 <prvProcessReceivedCommands+0x1a0>
 8005f52:	a201      	add	r2, pc, #4	@ (adr r2, 8005f58 <prvProcessReceivedCommands+0x78>)
 8005f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f58:	08005f81 	.word	0x08005f81
 8005f5c:	08005f81 	.word	0x08005f81
 8005f60:	08005f81 	.word	0x08005f81
 8005f64:	08005ff7 	.word	0x08005ff7
 8005f68:	0800600b 	.word	0x0800600b
 8005f6c:	08006057 	.word	0x08006057
 8005f70:	08005f81 	.word	0x08005f81
 8005f74:	08005f81 	.word	0x08005f81
 8005f78:	08005ff7 	.word	0x08005ff7
 8005f7c:	0800600b 	.word	0x0800600b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f82:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f86:	f043 0301 	orr.w	r3, r3, #1
 8005f8a:	b2da      	uxtb	r2, r3
 8005f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005f92:	68ba      	ldr	r2, [r7, #8]
 8005f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	18d1      	adds	r1, r2, r3
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005fa0:	f7ff ff5c 	bl	8005e5c <prvInsertTimerInActiveList>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d06c      	beq.n	8006084 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005fb0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005fb8:	f003 0304 	and.w	r3, r3, #4
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d061      	beq.n	8006084 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005fc0:	68ba      	ldr	r2, [r7, #8]
 8005fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fc4:	699b      	ldr	r3, [r3, #24]
 8005fc6:	441a      	add	r2, r3
 8005fc8:	2300      	movs	r3, #0
 8005fca:	9300      	str	r3, [sp, #0]
 8005fcc:	2300      	movs	r3, #0
 8005fce:	2100      	movs	r1, #0
 8005fd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005fd2:	f7ff fe01 	bl	8005bd8 <xTimerGenericCommand>
 8005fd6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005fd8:	6a3b      	ldr	r3, [r7, #32]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d152      	bne.n	8006084 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe2:	f383 8811 	msr	BASEPRI, r3
 8005fe6:	f3bf 8f6f 	isb	sy
 8005fea:	f3bf 8f4f 	dsb	sy
 8005fee:	61bb      	str	r3, [r7, #24]
}
 8005ff0:	bf00      	nop
 8005ff2:	bf00      	nop
 8005ff4:	e7fd      	b.n	8005ff2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ffc:	f023 0301 	bic.w	r3, r3, #1
 8006000:	b2da      	uxtb	r2, r3
 8006002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006004:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006008:	e03d      	b.n	8006086 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800600a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006010:	f043 0301 	orr.w	r3, r3, #1
 8006014:	b2da      	uxtb	r2, r3
 8006016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006018:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006020:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d10b      	bne.n	8006042 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800602a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800602e:	f383 8811 	msr	BASEPRI, r3
 8006032:	f3bf 8f6f 	isb	sy
 8006036:	f3bf 8f4f 	dsb	sy
 800603a:	617b      	str	r3, [r7, #20]
}
 800603c:	bf00      	nop
 800603e:	bf00      	nop
 8006040:	e7fd      	b.n	800603e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006044:	699a      	ldr	r2, [r3, #24]
 8006046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006048:	18d1      	adds	r1, r2, r3
 800604a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800604c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800604e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006050:	f7ff ff04 	bl	8005e5c <prvInsertTimerInActiveList>
					break;
 8006054:	e017      	b.n	8006086 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006058:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800605c:	f003 0302 	and.w	r3, r3, #2
 8006060:	2b00      	cmp	r3, #0
 8006062:	d103      	bne.n	800606c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006064:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006066:	f000 fbe7 	bl	8006838 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800606a:	e00c      	b.n	8006086 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800606c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800606e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006072:	f023 0301 	bic.w	r3, r3, #1
 8006076:	b2da      	uxtb	r2, r3
 8006078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800607a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800607e:	e002      	b.n	8006086 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006080:	bf00      	nop
 8006082:	e000      	b.n	8006086 <prvProcessReceivedCommands+0x1a6>
					break;
 8006084:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006086:	4b08      	ldr	r3, [pc, #32]	@ (80060a8 <prvProcessReceivedCommands+0x1c8>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	1d39      	adds	r1, r7, #4
 800608c:	2200      	movs	r2, #0
 800608e:	4618      	mov	r0, r3
 8006090:	f7fd fe74 	bl	8003d7c <xQueueReceive>
 8006094:	4603      	mov	r3, r0
 8006096:	2b00      	cmp	r3, #0
 8006098:	f47f af26 	bne.w	8005ee8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800609c:	bf00      	nop
 800609e:	bf00      	nop
 80060a0:	3730      	adds	r7, #48	@ 0x30
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	20000e0c 	.word	0x20000e0c

080060ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b088      	sub	sp, #32
 80060b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060b2:	e049      	b.n	8006148 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060b4:	4b2e      	ldr	r3, [pc, #184]	@ (8006170 <prvSwitchTimerLists+0xc4>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060be:	4b2c      	ldr	r3, [pc, #176]	@ (8006170 <prvSwitchTimerLists+0xc4>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	68db      	ldr	r3, [r3, #12]
 80060c4:	68db      	ldr	r3, [r3, #12]
 80060c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	3304      	adds	r3, #4
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7fd fb81 	bl	80037d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80060e0:	f003 0304 	and.w	r3, r3, #4
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d02f      	beq.n	8006148 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	693a      	ldr	r2, [r7, #16]
 80060ee:	4413      	add	r3, r2
 80060f0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80060f2:	68ba      	ldr	r2, [r7, #8]
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d90e      	bls.n	8006118 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	68ba      	ldr	r2, [r7, #8]
 80060fe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006106:	4b1a      	ldr	r3, [pc, #104]	@ (8006170 <prvSwitchTimerLists+0xc4>)
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	3304      	adds	r3, #4
 800610e:	4619      	mov	r1, r3
 8006110:	4610      	mov	r0, r2
 8006112:	f7fd fb26 	bl	8003762 <vListInsert>
 8006116:	e017      	b.n	8006148 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006118:	2300      	movs	r3, #0
 800611a:	9300      	str	r3, [sp, #0]
 800611c:	2300      	movs	r3, #0
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	2100      	movs	r1, #0
 8006122:	68f8      	ldr	r0, [r7, #12]
 8006124:	f7ff fd58 	bl	8005bd8 <xTimerGenericCommand>
 8006128:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d10b      	bne.n	8006148 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006134:	f383 8811 	msr	BASEPRI, r3
 8006138:	f3bf 8f6f 	isb	sy
 800613c:	f3bf 8f4f 	dsb	sy
 8006140:	603b      	str	r3, [r7, #0]
}
 8006142:	bf00      	nop
 8006144:	bf00      	nop
 8006146:	e7fd      	b.n	8006144 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006148:	4b09      	ldr	r3, [pc, #36]	@ (8006170 <prvSwitchTimerLists+0xc4>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d1b0      	bne.n	80060b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006152:	4b07      	ldr	r3, [pc, #28]	@ (8006170 <prvSwitchTimerLists+0xc4>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006158:	4b06      	ldr	r3, [pc, #24]	@ (8006174 <prvSwitchTimerLists+0xc8>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a04      	ldr	r2, [pc, #16]	@ (8006170 <prvSwitchTimerLists+0xc4>)
 800615e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006160:	4a04      	ldr	r2, [pc, #16]	@ (8006174 <prvSwitchTimerLists+0xc8>)
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	6013      	str	r3, [r2, #0]
}
 8006166:	bf00      	nop
 8006168:	3718      	adds	r7, #24
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
 800616e:	bf00      	nop
 8006170:	20000e04 	.word	0x20000e04
 8006174:	20000e08 	.word	0x20000e08

08006178 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800617e:	f000 f96b 	bl	8006458 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006182:	4b15      	ldr	r3, [pc, #84]	@ (80061d8 <prvCheckForValidListAndQueue+0x60>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d120      	bne.n	80061cc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800618a:	4814      	ldr	r0, [pc, #80]	@ (80061dc <prvCheckForValidListAndQueue+0x64>)
 800618c:	f7fd fa98 	bl	80036c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006190:	4813      	ldr	r0, [pc, #76]	@ (80061e0 <prvCheckForValidListAndQueue+0x68>)
 8006192:	f7fd fa95 	bl	80036c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006196:	4b13      	ldr	r3, [pc, #76]	@ (80061e4 <prvCheckForValidListAndQueue+0x6c>)
 8006198:	4a10      	ldr	r2, [pc, #64]	@ (80061dc <prvCheckForValidListAndQueue+0x64>)
 800619a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800619c:	4b12      	ldr	r3, [pc, #72]	@ (80061e8 <prvCheckForValidListAndQueue+0x70>)
 800619e:	4a10      	ldr	r2, [pc, #64]	@ (80061e0 <prvCheckForValidListAndQueue+0x68>)
 80061a0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80061a2:	2300      	movs	r3, #0
 80061a4:	9300      	str	r3, [sp, #0]
 80061a6:	4b11      	ldr	r3, [pc, #68]	@ (80061ec <prvCheckForValidListAndQueue+0x74>)
 80061a8:	4a11      	ldr	r2, [pc, #68]	@ (80061f0 <prvCheckForValidListAndQueue+0x78>)
 80061aa:	2110      	movs	r1, #16
 80061ac:	200a      	movs	r0, #10
 80061ae:	f7fd fba5 	bl	80038fc <xQueueGenericCreateStatic>
 80061b2:	4603      	mov	r3, r0
 80061b4:	4a08      	ldr	r2, [pc, #32]	@ (80061d8 <prvCheckForValidListAndQueue+0x60>)
 80061b6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80061b8:	4b07      	ldr	r3, [pc, #28]	@ (80061d8 <prvCheckForValidListAndQueue+0x60>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d005      	beq.n	80061cc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80061c0:	4b05      	ldr	r3, [pc, #20]	@ (80061d8 <prvCheckForValidListAndQueue+0x60>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	490b      	ldr	r1, [pc, #44]	@ (80061f4 <prvCheckForValidListAndQueue+0x7c>)
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7fd ffca 	bl	8004160 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80061cc:	f000 f976 	bl	80064bc <vPortExitCritical>
}
 80061d0:	bf00      	nop
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop
 80061d8:	20000e0c 	.word	0x20000e0c
 80061dc:	20000ddc 	.word	0x20000ddc
 80061e0:	20000df0 	.word	0x20000df0
 80061e4:	20000e04 	.word	0x20000e04
 80061e8:	20000e08 	.word	0x20000e08
 80061ec:	20000eb8 	.word	0x20000eb8
 80061f0:	20000e18 	.word	0x20000e18
 80061f4:	08007e04 	.word	0x08007e04

080061f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80061f8:	b480      	push	{r7}
 80061fa:	b085      	sub	sp, #20
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	3b04      	subs	r3, #4
 8006208:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006210:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	3b04      	subs	r3, #4
 8006216:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	f023 0201 	bic.w	r2, r3, #1
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	3b04      	subs	r3, #4
 8006226:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006228:	4a0c      	ldr	r2, [pc, #48]	@ (800625c <pxPortInitialiseStack+0x64>)
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	3b14      	subs	r3, #20
 8006232:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	3b04      	subs	r3, #4
 800623e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f06f 0202 	mvn.w	r2, #2
 8006246:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	3b20      	subs	r3, #32
 800624c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800624e:	68fb      	ldr	r3, [r7, #12]
}
 8006250:	4618      	mov	r0, r3
 8006252:	3714      	adds	r7, #20
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr
 800625c:	08006261 	.word	0x08006261

08006260 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006260:	b480      	push	{r7}
 8006262:	b085      	sub	sp, #20
 8006264:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006266:	2300      	movs	r3, #0
 8006268:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800626a:	4b13      	ldr	r3, [pc, #76]	@ (80062b8 <prvTaskExitError+0x58>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006272:	d00b      	beq.n	800628c <prvTaskExitError+0x2c>
	__asm volatile
 8006274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006278:	f383 8811 	msr	BASEPRI, r3
 800627c:	f3bf 8f6f 	isb	sy
 8006280:	f3bf 8f4f 	dsb	sy
 8006284:	60fb      	str	r3, [r7, #12]
}
 8006286:	bf00      	nop
 8006288:	bf00      	nop
 800628a:	e7fd      	b.n	8006288 <prvTaskExitError+0x28>
	__asm volatile
 800628c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006290:	f383 8811 	msr	BASEPRI, r3
 8006294:	f3bf 8f6f 	isb	sy
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	60bb      	str	r3, [r7, #8]
}
 800629e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80062a0:	bf00      	nop
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d0fc      	beq.n	80062a2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80062a8:	bf00      	nop
 80062aa:	bf00      	nop
 80062ac:	3714      	adds	r7, #20
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	2000000c 	.word	0x2000000c
 80062bc:	00000000 	.word	0x00000000

080062c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80062c0:	4b07      	ldr	r3, [pc, #28]	@ (80062e0 <pxCurrentTCBConst2>)
 80062c2:	6819      	ldr	r1, [r3, #0]
 80062c4:	6808      	ldr	r0, [r1, #0]
 80062c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ca:	f380 8809 	msr	PSP, r0
 80062ce:	f3bf 8f6f 	isb	sy
 80062d2:	f04f 0000 	mov.w	r0, #0
 80062d6:	f380 8811 	msr	BASEPRI, r0
 80062da:	4770      	bx	lr
 80062dc:	f3af 8000 	nop.w

080062e0 <pxCurrentTCBConst2>:
 80062e0:	200008dc 	.word	0x200008dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80062e4:	bf00      	nop
 80062e6:	bf00      	nop

080062e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80062e8:	4808      	ldr	r0, [pc, #32]	@ (800630c <prvPortStartFirstTask+0x24>)
 80062ea:	6800      	ldr	r0, [r0, #0]
 80062ec:	6800      	ldr	r0, [r0, #0]
 80062ee:	f380 8808 	msr	MSP, r0
 80062f2:	f04f 0000 	mov.w	r0, #0
 80062f6:	f380 8814 	msr	CONTROL, r0
 80062fa:	b662      	cpsie	i
 80062fc:	b661      	cpsie	f
 80062fe:	f3bf 8f4f 	dsb	sy
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	df00      	svc	0
 8006308:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800630a:	bf00      	nop
 800630c:	e000ed08 	.word	0xe000ed08

08006310 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b086      	sub	sp, #24
 8006314:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006316:	4b47      	ldr	r3, [pc, #284]	@ (8006434 <xPortStartScheduler+0x124>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a47      	ldr	r2, [pc, #284]	@ (8006438 <xPortStartScheduler+0x128>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d10b      	bne.n	8006338 <xPortStartScheduler+0x28>
	__asm volatile
 8006320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006324:	f383 8811 	msr	BASEPRI, r3
 8006328:	f3bf 8f6f 	isb	sy
 800632c:	f3bf 8f4f 	dsb	sy
 8006330:	60fb      	str	r3, [r7, #12]
}
 8006332:	bf00      	nop
 8006334:	bf00      	nop
 8006336:	e7fd      	b.n	8006334 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006338:	4b3e      	ldr	r3, [pc, #248]	@ (8006434 <xPortStartScheduler+0x124>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a3f      	ldr	r2, [pc, #252]	@ (800643c <xPortStartScheduler+0x12c>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d10b      	bne.n	800635a <xPortStartScheduler+0x4a>
	__asm volatile
 8006342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006346:	f383 8811 	msr	BASEPRI, r3
 800634a:	f3bf 8f6f 	isb	sy
 800634e:	f3bf 8f4f 	dsb	sy
 8006352:	613b      	str	r3, [r7, #16]
}
 8006354:	bf00      	nop
 8006356:	bf00      	nop
 8006358:	e7fd      	b.n	8006356 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800635a:	4b39      	ldr	r3, [pc, #228]	@ (8006440 <xPortStartScheduler+0x130>)
 800635c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	781b      	ldrb	r3, [r3, #0]
 8006362:	b2db      	uxtb	r3, r3
 8006364:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	22ff      	movs	r2, #255	@ 0xff
 800636a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	781b      	ldrb	r3, [r3, #0]
 8006370:	b2db      	uxtb	r3, r3
 8006372:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006374:	78fb      	ldrb	r3, [r7, #3]
 8006376:	b2db      	uxtb	r3, r3
 8006378:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800637c:	b2da      	uxtb	r2, r3
 800637e:	4b31      	ldr	r3, [pc, #196]	@ (8006444 <xPortStartScheduler+0x134>)
 8006380:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006382:	4b31      	ldr	r3, [pc, #196]	@ (8006448 <xPortStartScheduler+0x138>)
 8006384:	2207      	movs	r2, #7
 8006386:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006388:	e009      	b.n	800639e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800638a:	4b2f      	ldr	r3, [pc, #188]	@ (8006448 <xPortStartScheduler+0x138>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	3b01      	subs	r3, #1
 8006390:	4a2d      	ldr	r2, [pc, #180]	@ (8006448 <xPortStartScheduler+0x138>)
 8006392:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006394:	78fb      	ldrb	r3, [r7, #3]
 8006396:	b2db      	uxtb	r3, r3
 8006398:	005b      	lsls	r3, r3, #1
 800639a:	b2db      	uxtb	r3, r3
 800639c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800639e:	78fb      	ldrb	r3, [r7, #3]
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063a6:	2b80      	cmp	r3, #128	@ 0x80
 80063a8:	d0ef      	beq.n	800638a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80063aa:	4b27      	ldr	r3, [pc, #156]	@ (8006448 <xPortStartScheduler+0x138>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f1c3 0307 	rsb	r3, r3, #7
 80063b2:	2b04      	cmp	r3, #4
 80063b4:	d00b      	beq.n	80063ce <xPortStartScheduler+0xbe>
	__asm volatile
 80063b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ba:	f383 8811 	msr	BASEPRI, r3
 80063be:	f3bf 8f6f 	isb	sy
 80063c2:	f3bf 8f4f 	dsb	sy
 80063c6:	60bb      	str	r3, [r7, #8]
}
 80063c8:	bf00      	nop
 80063ca:	bf00      	nop
 80063cc:	e7fd      	b.n	80063ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80063ce:	4b1e      	ldr	r3, [pc, #120]	@ (8006448 <xPortStartScheduler+0x138>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	021b      	lsls	r3, r3, #8
 80063d4:	4a1c      	ldr	r2, [pc, #112]	@ (8006448 <xPortStartScheduler+0x138>)
 80063d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80063d8:	4b1b      	ldr	r3, [pc, #108]	@ (8006448 <xPortStartScheduler+0x138>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80063e0:	4a19      	ldr	r2, [pc, #100]	@ (8006448 <xPortStartScheduler+0x138>)
 80063e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	b2da      	uxtb	r2, r3
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80063ec:	4b17      	ldr	r3, [pc, #92]	@ (800644c <xPortStartScheduler+0x13c>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a16      	ldr	r2, [pc, #88]	@ (800644c <xPortStartScheduler+0x13c>)
 80063f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80063f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80063f8:	4b14      	ldr	r3, [pc, #80]	@ (800644c <xPortStartScheduler+0x13c>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a13      	ldr	r2, [pc, #76]	@ (800644c <xPortStartScheduler+0x13c>)
 80063fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006402:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006404:	f000 f8da 	bl	80065bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006408:	4b11      	ldr	r3, [pc, #68]	@ (8006450 <xPortStartScheduler+0x140>)
 800640a:	2200      	movs	r2, #0
 800640c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800640e:	f000 f8f9 	bl	8006604 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006412:	4b10      	ldr	r3, [pc, #64]	@ (8006454 <xPortStartScheduler+0x144>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a0f      	ldr	r2, [pc, #60]	@ (8006454 <xPortStartScheduler+0x144>)
 8006418:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800641c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800641e:	f7ff ff63 	bl	80062e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006422:	f7fe fdf1 	bl	8005008 <vTaskSwitchContext>
	prvTaskExitError();
 8006426:	f7ff ff1b 	bl	8006260 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800642a:	2300      	movs	r3, #0
}
 800642c:	4618      	mov	r0, r3
 800642e:	3718      	adds	r7, #24
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}
 8006434:	e000ed00 	.word	0xe000ed00
 8006438:	410fc271 	.word	0x410fc271
 800643c:	410fc270 	.word	0x410fc270
 8006440:	e000e400 	.word	0xe000e400
 8006444:	20000f08 	.word	0x20000f08
 8006448:	20000f0c 	.word	0x20000f0c
 800644c:	e000ed20 	.word	0xe000ed20
 8006450:	2000000c 	.word	0x2000000c
 8006454:	e000ef34 	.word	0xe000ef34

08006458 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006458:	b480      	push	{r7}
 800645a:	b083      	sub	sp, #12
 800645c:	af00      	add	r7, sp, #0
	__asm volatile
 800645e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006462:	f383 8811 	msr	BASEPRI, r3
 8006466:	f3bf 8f6f 	isb	sy
 800646a:	f3bf 8f4f 	dsb	sy
 800646e:	607b      	str	r3, [r7, #4]
}
 8006470:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006472:	4b10      	ldr	r3, [pc, #64]	@ (80064b4 <vPortEnterCritical+0x5c>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	3301      	adds	r3, #1
 8006478:	4a0e      	ldr	r2, [pc, #56]	@ (80064b4 <vPortEnterCritical+0x5c>)
 800647a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800647c:	4b0d      	ldr	r3, [pc, #52]	@ (80064b4 <vPortEnterCritical+0x5c>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2b01      	cmp	r3, #1
 8006482:	d110      	bne.n	80064a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006484:	4b0c      	ldr	r3, [pc, #48]	@ (80064b8 <vPortEnterCritical+0x60>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	b2db      	uxtb	r3, r3
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00b      	beq.n	80064a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800648e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006492:	f383 8811 	msr	BASEPRI, r3
 8006496:	f3bf 8f6f 	isb	sy
 800649a:	f3bf 8f4f 	dsb	sy
 800649e:	603b      	str	r3, [r7, #0]
}
 80064a0:	bf00      	nop
 80064a2:	bf00      	nop
 80064a4:	e7fd      	b.n	80064a2 <vPortEnterCritical+0x4a>
	}
}
 80064a6:	bf00      	nop
 80064a8:	370c      	adds	r7, #12
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	2000000c 	.word	0x2000000c
 80064b8:	e000ed04 	.word	0xe000ed04

080064bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80064c2:	4b12      	ldr	r3, [pc, #72]	@ (800650c <vPortExitCritical+0x50>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d10b      	bne.n	80064e2 <vPortExitCritical+0x26>
	__asm volatile
 80064ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ce:	f383 8811 	msr	BASEPRI, r3
 80064d2:	f3bf 8f6f 	isb	sy
 80064d6:	f3bf 8f4f 	dsb	sy
 80064da:	607b      	str	r3, [r7, #4]
}
 80064dc:	bf00      	nop
 80064de:	bf00      	nop
 80064e0:	e7fd      	b.n	80064de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80064e2:	4b0a      	ldr	r3, [pc, #40]	@ (800650c <vPortExitCritical+0x50>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	3b01      	subs	r3, #1
 80064e8:	4a08      	ldr	r2, [pc, #32]	@ (800650c <vPortExitCritical+0x50>)
 80064ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80064ec:	4b07      	ldr	r3, [pc, #28]	@ (800650c <vPortExitCritical+0x50>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d105      	bne.n	8006500 <vPortExitCritical+0x44>
 80064f4:	2300      	movs	r3, #0
 80064f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	f383 8811 	msr	BASEPRI, r3
}
 80064fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr
 800650c:	2000000c 	.word	0x2000000c

08006510 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006510:	f3ef 8009 	mrs	r0, PSP
 8006514:	f3bf 8f6f 	isb	sy
 8006518:	4b15      	ldr	r3, [pc, #84]	@ (8006570 <pxCurrentTCBConst>)
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	f01e 0f10 	tst.w	lr, #16
 8006520:	bf08      	it	eq
 8006522:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006526:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800652a:	6010      	str	r0, [r2, #0]
 800652c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006530:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006534:	f380 8811 	msr	BASEPRI, r0
 8006538:	f3bf 8f4f 	dsb	sy
 800653c:	f3bf 8f6f 	isb	sy
 8006540:	f7fe fd62 	bl	8005008 <vTaskSwitchContext>
 8006544:	f04f 0000 	mov.w	r0, #0
 8006548:	f380 8811 	msr	BASEPRI, r0
 800654c:	bc09      	pop	{r0, r3}
 800654e:	6819      	ldr	r1, [r3, #0]
 8006550:	6808      	ldr	r0, [r1, #0]
 8006552:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006556:	f01e 0f10 	tst.w	lr, #16
 800655a:	bf08      	it	eq
 800655c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006560:	f380 8809 	msr	PSP, r0
 8006564:	f3bf 8f6f 	isb	sy
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	f3af 8000 	nop.w

08006570 <pxCurrentTCBConst>:
 8006570:	200008dc 	.word	0x200008dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006574:	bf00      	nop
 8006576:	bf00      	nop

08006578 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
	__asm volatile
 800657e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006582:	f383 8811 	msr	BASEPRI, r3
 8006586:	f3bf 8f6f 	isb	sy
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	607b      	str	r3, [r7, #4]
}
 8006590:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006592:	f7fe fc7f 	bl	8004e94 <xTaskIncrementTick>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d003      	beq.n	80065a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800659c:	4b06      	ldr	r3, [pc, #24]	@ (80065b8 <xPortSysTickHandler+0x40>)
 800659e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065a2:	601a      	str	r2, [r3, #0]
 80065a4:	2300      	movs	r3, #0
 80065a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	f383 8811 	msr	BASEPRI, r3
}
 80065ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80065b0:	bf00      	nop
 80065b2:	3708      	adds	r7, #8
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	e000ed04 	.word	0xe000ed04

080065bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80065bc:	b480      	push	{r7}
 80065be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80065c0:	4b0b      	ldr	r3, [pc, #44]	@ (80065f0 <vPortSetupTimerInterrupt+0x34>)
 80065c2:	2200      	movs	r2, #0
 80065c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80065c6:	4b0b      	ldr	r3, [pc, #44]	@ (80065f4 <vPortSetupTimerInterrupt+0x38>)
 80065c8:	2200      	movs	r2, #0
 80065ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80065cc:	4b0a      	ldr	r3, [pc, #40]	@ (80065f8 <vPortSetupTimerInterrupt+0x3c>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a0a      	ldr	r2, [pc, #40]	@ (80065fc <vPortSetupTimerInterrupt+0x40>)
 80065d2:	fba2 2303 	umull	r2, r3, r2, r3
 80065d6:	099b      	lsrs	r3, r3, #6
 80065d8:	4a09      	ldr	r2, [pc, #36]	@ (8006600 <vPortSetupTimerInterrupt+0x44>)
 80065da:	3b01      	subs	r3, #1
 80065dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80065de:	4b04      	ldr	r3, [pc, #16]	@ (80065f0 <vPortSetupTimerInterrupt+0x34>)
 80065e0:	2207      	movs	r2, #7
 80065e2:	601a      	str	r2, [r3, #0]
}
 80065e4:	bf00      	nop
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
 80065ee:	bf00      	nop
 80065f0:	e000e010 	.word	0xe000e010
 80065f4:	e000e018 	.word	0xe000e018
 80065f8:	20000000 	.word	0x20000000
 80065fc:	10624dd3 	.word	0x10624dd3
 8006600:	e000e014 	.word	0xe000e014

08006604 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006604:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006614 <vPortEnableVFP+0x10>
 8006608:	6801      	ldr	r1, [r0, #0]
 800660a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800660e:	6001      	str	r1, [r0, #0]
 8006610:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006612:	bf00      	nop
 8006614:	e000ed88 	.word	0xe000ed88

08006618 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006618:	b480      	push	{r7}
 800661a:	b085      	sub	sp, #20
 800661c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800661e:	f3ef 8305 	mrs	r3, IPSR
 8006622:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2b0f      	cmp	r3, #15
 8006628:	d915      	bls.n	8006656 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800662a:	4a18      	ldr	r2, [pc, #96]	@ (800668c <vPortValidateInterruptPriority+0x74>)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	4413      	add	r3, r2
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006634:	4b16      	ldr	r3, [pc, #88]	@ (8006690 <vPortValidateInterruptPriority+0x78>)
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	7afa      	ldrb	r2, [r7, #11]
 800663a:	429a      	cmp	r2, r3
 800663c:	d20b      	bcs.n	8006656 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800663e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006642:	f383 8811 	msr	BASEPRI, r3
 8006646:	f3bf 8f6f 	isb	sy
 800664a:	f3bf 8f4f 	dsb	sy
 800664e:	607b      	str	r3, [r7, #4]
}
 8006650:	bf00      	nop
 8006652:	bf00      	nop
 8006654:	e7fd      	b.n	8006652 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006656:	4b0f      	ldr	r3, [pc, #60]	@ (8006694 <vPortValidateInterruptPriority+0x7c>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800665e:	4b0e      	ldr	r3, [pc, #56]	@ (8006698 <vPortValidateInterruptPriority+0x80>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	429a      	cmp	r2, r3
 8006664:	d90b      	bls.n	800667e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800666a:	f383 8811 	msr	BASEPRI, r3
 800666e:	f3bf 8f6f 	isb	sy
 8006672:	f3bf 8f4f 	dsb	sy
 8006676:	603b      	str	r3, [r7, #0]
}
 8006678:	bf00      	nop
 800667a:	bf00      	nop
 800667c:	e7fd      	b.n	800667a <vPortValidateInterruptPriority+0x62>
	}
 800667e:	bf00      	nop
 8006680:	3714      	adds	r7, #20
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr
 800668a:	bf00      	nop
 800668c:	e000e3f0 	.word	0xe000e3f0
 8006690:	20000f08 	.word	0x20000f08
 8006694:	e000ed0c 	.word	0xe000ed0c
 8006698:	20000f0c 	.word	0x20000f0c

0800669c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b08a      	sub	sp, #40	@ 0x28
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80066a4:	2300      	movs	r3, #0
 80066a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80066a8:	f7fe fb38 	bl	8004d1c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80066ac:	4b5c      	ldr	r3, [pc, #368]	@ (8006820 <pvPortMalloc+0x184>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d101      	bne.n	80066b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80066b4:	f000 f924 	bl	8006900 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80066b8:	4b5a      	ldr	r3, [pc, #360]	@ (8006824 <pvPortMalloc+0x188>)
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4013      	ands	r3, r2
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f040 8095 	bne.w	80067f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d01e      	beq.n	800670a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80066cc:	2208      	movs	r2, #8
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	4413      	add	r3, r2
 80066d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f003 0307 	and.w	r3, r3, #7
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d015      	beq.n	800670a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f023 0307 	bic.w	r3, r3, #7
 80066e4:	3308      	adds	r3, #8
 80066e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f003 0307 	and.w	r3, r3, #7
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d00b      	beq.n	800670a <pvPortMalloc+0x6e>
	__asm volatile
 80066f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f6:	f383 8811 	msr	BASEPRI, r3
 80066fa:	f3bf 8f6f 	isb	sy
 80066fe:	f3bf 8f4f 	dsb	sy
 8006702:	617b      	str	r3, [r7, #20]
}
 8006704:	bf00      	nop
 8006706:	bf00      	nop
 8006708:	e7fd      	b.n	8006706 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d06f      	beq.n	80067f0 <pvPortMalloc+0x154>
 8006710:	4b45      	ldr	r3, [pc, #276]	@ (8006828 <pvPortMalloc+0x18c>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	429a      	cmp	r2, r3
 8006718:	d86a      	bhi.n	80067f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800671a:	4b44      	ldr	r3, [pc, #272]	@ (800682c <pvPortMalloc+0x190>)
 800671c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800671e:	4b43      	ldr	r3, [pc, #268]	@ (800682c <pvPortMalloc+0x190>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006724:	e004      	b.n	8006730 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006728:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800672a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	429a      	cmp	r2, r3
 8006738:	d903      	bls.n	8006742 <pvPortMalloc+0xa6>
 800673a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1f1      	bne.n	8006726 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006742:	4b37      	ldr	r3, [pc, #220]	@ (8006820 <pvPortMalloc+0x184>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006748:	429a      	cmp	r2, r3
 800674a:	d051      	beq.n	80067f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800674c:	6a3b      	ldr	r3, [r7, #32]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	2208      	movs	r2, #8
 8006752:	4413      	add	r3, r2
 8006754:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	6a3b      	ldr	r3, [r7, #32]
 800675c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800675e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006760:	685a      	ldr	r2, [r3, #4]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	1ad2      	subs	r2, r2, r3
 8006766:	2308      	movs	r3, #8
 8006768:	005b      	lsls	r3, r3, #1
 800676a:	429a      	cmp	r2, r3
 800676c:	d920      	bls.n	80067b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800676e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4413      	add	r3, r2
 8006774:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	f003 0307 	and.w	r3, r3, #7
 800677c:	2b00      	cmp	r3, #0
 800677e:	d00b      	beq.n	8006798 <pvPortMalloc+0xfc>
	__asm volatile
 8006780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006784:	f383 8811 	msr	BASEPRI, r3
 8006788:	f3bf 8f6f 	isb	sy
 800678c:	f3bf 8f4f 	dsb	sy
 8006790:	613b      	str	r3, [r7, #16]
}
 8006792:	bf00      	nop
 8006794:	bf00      	nop
 8006796:	e7fd      	b.n	8006794 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800679a:	685a      	ldr	r2, [r3, #4]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	1ad2      	subs	r2, r2, r3
 80067a0:	69bb      	ldr	r3, [r7, #24]
 80067a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80067a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a6:	687a      	ldr	r2, [r7, #4]
 80067a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80067aa:	69b8      	ldr	r0, [r7, #24]
 80067ac:	f000 f90a 	bl	80069c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80067b0:	4b1d      	ldr	r3, [pc, #116]	@ (8006828 <pvPortMalloc+0x18c>)
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	4a1b      	ldr	r2, [pc, #108]	@ (8006828 <pvPortMalloc+0x18c>)
 80067bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80067be:	4b1a      	ldr	r3, [pc, #104]	@ (8006828 <pvPortMalloc+0x18c>)
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	4b1b      	ldr	r3, [pc, #108]	@ (8006830 <pvPortMalloc+0x194>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d203      	bcs.n	80067d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80067ca:	4b17      	ldr	r3, [pc, #92]	@ (8006828 <pvPortMalloc+0x18c>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a18      	ldr	r2, [pc, #96]	@ (8006830 <pvPortMalloc+0x194>)
 80067d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80067d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d4:	685a      	ldr	r2, [r3, #4]
 80067d6:	4b13      	ldr	r3, [pc, #76]	@ (8006824 <pvPortMalloc+0x188>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	431a      	orrs	r2, r3
 80067dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80067e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e2:	2200      	movs	r2, #0
 80067e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80067e6:	4b13      	ldr	r3, [pc, #76]	@ (8006834 <pvPortMalloc+0x198>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	3301      	adds	r3, #1
 80067ec:	4a11      	ldr	r2, [pc, #68]	@ (8006834 <pvPortMalloc+0x198>)
 80067ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80067f0:	f7fe faa2 	bl	8004d38 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80067f4:	69fb      	ldr	r3, [r7, #28]
 80067f6:	f003 0307 	and.w	r3, r3, #7
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00b      	beq.n	8006816 <pvPortMalloc+0x17a>
	__asm volatile
 80067fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006802:	f383 8811 	msr	BASEPRI, r3
 8006806:	f3bf 8f6f 	isb	sy
 800680a:	f3bf 8f4f 	dsb	sy
 800680e:	60fb      	str	r3, [r7, #12]
}
 8006810:	bf00      	nop
 8006812:	bf00      	nop
 8006814:	e7fd      	b.n	8006812 <pvPortMalloc+0x176>
	return pvReturn;
 8006816:	69fb      	ldr	r3, [r7, #28]
}
 8006818:	4618      	mov	r0, r3
 800681a:	3728      	adds	r7, #40	@ 0x28
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}
 8006820:	20004b18 	.word	0x20004b18
 8006824:	20004b2c 	.word	0x20004b2c
 8006828:	20004b1c 	.word	0x20004b1c
 800682c:	20004b10 	.word	0x20004b10
 8006830:	20004b20 	.word	0x20004b20
 8006834:	20004b24 	.word	0x20004b24

08006838 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b086      	sub	sp, #24
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d04f      	beq.n	80068ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800684a:	2308      	movs	r3, #8
 800684c:	425b      	negs	r3, r3
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	4413      	add	r3, r2
 8006852:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	685a      	ldr	r2, [r3, #4]
 800685c:	4b25      	ldr	r3, [pc, #148]	@ (80068f4 <vPortFree+0xbc>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4013      	ands	r3, r2
 8006862:	2b00      	cmp	r3, #0
 8006864:	d10b      	bne.n	800687e <vPortFree+0x46>
	__asm volatile
 8006866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800686a:	f383 8811 	msr	BASEPRI, r3
 800686e:	f3bf 8f6f 	isb	sy
 8006872:	f3bf 8f4f 	dsb	sy
 8006876:	60fb      	str	r3, [r7, #12]
}
 8006878:	bf00      	nop
 800687a:	bf00      	nop
 800687c:	e7fd      	b.n	800687a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d00b      	beq.n	800689e <vPortFree+0x66>
	__asm volatile
 8006886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800688a:	f383 8811 	msr	BASEPRI, r3
 800688e:	f3bf 8f6f 	isb	sy
 8006892:	f3bf 8f4f 	dsb	sy
 8006896:	60bb      	str	r3, [r7, #8]
}
 8006898:	bf00      	nop
 800689a:	bf00      	nop
 800689c:	e7fd      	b.n	800689a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	685a      	ldr	r2, [r3, #4]
 80068a2:	4b14      	ldr	r3, [pc, #80]	@ (80068f4 <vPortFree+0xbc>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4013      	ands	r3, r2
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d01e      	beq.n	80068ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d11a      	bne.n	80068ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	685a      	ldr	r2, [r3, #4]
 80068b8:	4b0e      	ldr	r3, [pc, #56]	@ (80068f4 <vPortFree+0xbc>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	43db      	mvns	r3, r3
 80068be:	401a      	ands	r2, r3
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80068c4:	f7fe fa2a 	bl	8004d1c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	685a      	ldr	r2, [r3, #4]
 80068cc:	4b0a      	ldr	r3, [pc, #40]	@ (80068f8 <vPortFree+0xc0>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4413      	add	r3, r2
 80068d2:	4a09      	ldr	r2, [pc, #36]	@ (80068f8 <vPortFree+0xc0>)
 80068d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80068d6:	6938      	ldr	r0, [r7, #16]
 80068d8:	f000 f874 	bl	80069c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80068dc:	4b07      	ldr	r3, [pc, #28]	@ (80068fc <vPortFree+0xc4>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	3301      	adds	r3, #1
 80068e2:	4a06      	ldr	r2, [pc, #24]	@ (80068fc <vPortFree+0xc4>)
 80068e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80068e6:	f7fe fa27 	bl	8004d38 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80068ea:	bf00      	nop
 80068ec:	3718      	adds	r7, #24
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}
 80068f2:	bf00      	nop
 80068f4:	20004b2c 	.word	0x20004b2c
 80068f8:	20004b1c 	.word	0x20004b1c
 80068fc:	20004b28 	.word	0x20004b28

08006900 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006900:	b480      	push	{r7}
 8006902:	b085      	sub	sp, #20
 8006904:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006906:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800690a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800690c:	4b27      	ldr	r3, [pc, #156]	@ (80069ac <prvHeapInit+0xac>)
 800690e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f003 0307 	and.w	r3, r3, #7
 8006916:	2b00      	cmp	r3, #0
 8006918:	d00c      	beq.n	8006934 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	3307      	adds	r3, #7
 800691e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f023 0307 	bic.w	r3, r3, #7
 8006926:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006928:	68ba      	ldr	r2, [r7, #8]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	4a1f      	ldr	r2, [pc, #124]	@ (80069ac <prvHeapInit+0xac>)
 8006930:	4413      	add	r3, r2
 8006932:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006938:	4a1d      	ldr	r2, [pc, #116]	@ (80069b0 <prvHeapInit+0xb0>)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800693e:	4b1c      	ldr	r3, [pc, #112]	@ (80069b0 <prvHeapInit+0xb0>)
 8006940:	2200      	movs	r2, #0
 8006942:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	68ba      	ldr	r2, [r7, #8]
 8006948:	4413      	add	r3, r2
 800694a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800694c:	2208      	movs	r2, #8
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	1a9b      	subs	r3, r3, r2
 8006952:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f023 0307 	bic.w	r3, r3, #7
 800695a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	4a15      	ldr	r2, [pc, #84]	@ (80069b4 <prvHeapInit+0xb4>)
 8006960:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006962:	4b14      	ldr	r3, [pc, #80]	@ (80069b4 <prvHeapInit+0xb4>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2200      	movs	r2, #0
 8006968:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800696a:	4b12      	ldr	r3, [pc, #72]	@ (80069b4 <prvHeapInit+0xb4>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2200      	movs	r2, #0
 8006970:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	68fa      	ldr	r2, [r7, #12]
 800697a:	1ad2      	subs	r2, r2, r3
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006980:	4b0c      	ldr	r3, [pc, #48]	@ (80069b4 <prvHeapInit+0xb4>)
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	4a0a      	ldr	r2, [pc, #40]	@ (80069b8 <prvHeapInit+0xb8>)
 800698e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	4a09      	ldr	r2, [pc, #36]	@ (80069bc <prvHeapInit+0xbc>)
 8006996:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006998:	4b09      	ldr	r3, [pc, #36]	@ (80069c0 <prvHeapInit+0xc0>)
 800699a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800699e:	601a      	str	r2, [r3, #0]
}
 80069a0:	bf00      	nop
 80069a2:	3714      	adds	r7, #20
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr
 80069ac:	20000f10 	.word	0x20000f10
 80069b0:	20004b10 	.word	0x20004b10
 80069b4:	20004b18 	.word	0x20004b18
 80069b8:	20004b20 	.word	0x20004b20
 80069bc:	20004b1c 	.word	0x20004b1c
 80069c0:	20004b2c 	.word	0x20004b2c

080069c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80069c4:	b480      	push	{r7}
 80069c6:	b085      	sub	sp, #20
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80069cc:	4b28      	ldr	r3, [pc, #160]	@ (8006a70 <prvInsertBlockIntoFreeList+0xac>)
 80069ce:	60fb      	str	r3, [r7, #12]
 80069d0:	e002      	b.n	80069d8 <prvInsertBlockIntoFreeList+0x14>
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	60fb      	str	r3, [r7, #12]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	429a      	cmp	r2, r3
 80069e0:	d8f7      	bhi.n	80069d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	68ba      	ldr	r2, [r7, #8]
 80069ec:	4413      	add	r3, r2
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d108      	bne.n	8006a06 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	685a      	ldr	r2, [r3, #4]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	441a      	add	r2, r3
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	68ba      	ldr	r2, [r7, #8]
 8006a10:	441a      	add	r2, r3
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d118      	bne.n	8006a4c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	4b15      	ldr	r3, [pc, #84]	@ (8006a74 <prvInsertBlockIntoFreeList+0xb0>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d00d      	beq.n	8006a42 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	685a      	ldr	r2, [r3, #4]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	441a      	add	r2, r3
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	681a      	ldr	r2, [r3, #0]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	601a      	str	r2, [r3, #0]
 8006a40:	e008      	b.n	8006a54 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006a42:	4b0c      	ldr	r3, [pc, #48]	@ (8006a74 <prvInsertBlockIntoFreeList+0xb0>)
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	601a      	str	r2, [r3, #0]
 8006a4a:	e003      	b.n	8006a54 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006a54:	68fa      	ldr	r2, [r7, #12]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d002      	beq.n	8006a62 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	687a      	ldr	r2, [r7, #4]
 8006a60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a62:	bf00      	nop
 8006a64:	3714      	adds	r7, #20
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	20004b10 	.word	0x20004b10
 8006a74:	20004b18 	.word	0x20004b18

08006a78 <std>:
 8006a78:	2300      	movs	r3, #0
 8006a7a:	b510      	push	{r4, lr}
 8006a7c:	4604      	mov	r4, r0
 8006a7e:	e9c0 3300 	strd	r3, r3, [r0]
 8006a82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a86:	6083      	str	r3, [r0, #8]
 8006a88:	8181      	strh	r1, [r0, #12]
 8006a8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006a8c:	81c2      	strh	r2, [r0, #14]
 8006a8e:	6183      	str	r3, [r0, #24]
 8006a90:	4619      	mov	r1, r3
 8006a92:	2208      	movs	r2, #8
 8006a94:	305c      	adds	r0, #92	@ 0x5c
 8006a96:	f000 f928 	bl	8006cea <memset>
 8006a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ad0 <std+0x58>)
 8006a9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ad4 <std+0x5c>)
 8006aa0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ad8 <std+0x60>)
 8006aa4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8006adc <std+0x64>)
 8006aa8:	6323      	str	r3, [r4, #48]	@ 0x30
 8006aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae0 <std+0x68>)
 8006aac:	6224      	str	r4, [r4, #32]
 8006aae:	429c      	cmp	r4, r3
 8006ab0:	d006      	beq.n	8006ac0 <std+0x48>
 8006ab2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006ab6:	4294      	cmp	r4, r2
 8006ab8:	d002      	beq.n	8006ac0 <std+0x48>
 8006aba:	33d0      	adds	r3, #208	@ 0xd0
 8006abc:	429c      	cmp	r4, r3
 8006abe:	d105      	bne.n	8006acc <std+0x54>
 8006ac0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ac8:	f000 b9e6 	b.w	8006e98 <__retarget_lock_init_recursive>
 8006acc:	bd10      	pop	{r4, pc}
 8006ace:	bf00      	nop
 8006ad0:	08006c65 	.word	0x08006c65
 8006ad4:	08006c87 	.word	0x08006c87
 8006ad8:	08006cbf 	.word	0x08006cbf
 8006adc:	08006ce3 	.word	0x08006ce3
 8006ae0:	20004b30 	.word	0x20004b30

08006ae4 <stdio_exit_handler>:
 8006ae4:	4a02      	ldr	r2, [pc, #8]	@ (8006af0 <stdio_exit_handler+0xc>)
 8006ae6:	4903      	ldr	r1, [pc, #12]	@ (8006af4 <stdio_exit_handler+0x10>)
 8006ae8:	4803      	ldr	r0, [pc, #12]	@ (8006af8 <stdio_exit_handler+0x14>)
 8006aea:	f000 b869 	b.w	8006bc0 <_fwalk_sglue>
 8006aee:	bf00      	nop
 8006af0:	20000010 	.word	0x20000010
 8006af4:	08007a01 	.word	0x08007a01
 8006af8:	20000020 	.word	0x20000020

08006afc <cleanup_stdio>:
 8006afc:	6841      	ldr	r1, [r0, #4]
 8006afe:	4b0c      	ldr	r3, [pc, #48]	@ (8006b30 <cleanup_stdio+0x34>)
 8006b00:	4299      	cmp	r1, r3
 8006b02:	b510      	push	{r4, lr}
 8006b04:	4604      	mov	r4, r0
 8006b06:	d001      	beq.n	8006b0c <cleanup_stdio+0x10>
 8006b08:	f000 ff7a 	bl	8007a00 <_fflush_r>
 8006b0c:	68a1      	ldr	r1, [r4, #8]
 8006b0e:	4b09      	ldr	r3, [pc, #36]	@ (8006b34 <cleanup_stdio+0x38>)
 8006b10:	4299      	cmp	r1, r3
 8006b12:	d002      	beq.n	8006b1a <cleanup_stdio+0x1e>
 8006b14:	4620      	mov	r0, r4
 8006b16:	f000 ff73 	bl	8007a00 <_fflush_r>
 8006b1a:	68e1      	ldr	r1, [r4, #12]
 8006b1c:	4b06      	ldr	r3, [pc, #24]	@ (8006b38 <cleanup_stdio+0x3c>)
 8006b1e:	4299      	cmp	r1, r3
 8006b20:	d004      	beq.n	8006b2c <cleanup_stdio+0x30>
 8006b22:	4620      	mov	r0, r4
 8006b24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b28:	f000 bf6a 	b.w	8007a00 <_fflush_r>
 8006b2c:	bd10      	pop	{r4, pc}
 8006b2e:	bf00      	nop
 8006b30:	20004b30 	.word	0x20004b30
 8006b34:	20004b98 	.word	0x20004b98
 8006b38:	20004c00 	.word	0x20004c00

08006b3c <global_stdio_init.part.0>:
 8006b3c:	b510      	push	{r4, lr}
 8006b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8006b6c <global_stdio_init.part.0+0x30>)
 8006b40:	4c0b      	ldr	r4, [pc, #44]	@ (8006b70 <global_stdio_init.part.0+0x34>)
 8006b42:	4a0c      	ldr	r2, [pc, #48]	@ (8006b74 <global_stdio_init.part.0+0x38>)
 8006b44:	601a      	str	r2, [r3, #0]
 8006b46:	4620      	mov	r0, r4
 8006b48:	2200      	movs	r2, #0
 8006b4a:	2104      	movs	r1, #4
 8006b4c:	f7ff ff94 	bl	8006a78 <std>
 8006b50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006b54:	2201      	movs	r2, #1
 8006b56:	2109      	movs	r1, #9
 8006b58:	f7ff ff8e 	bl	8006a78 <std>
 8006b5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006b60:	2202      	movs	r2, #2
 8006b62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b66:	2112      	movs	r1, #18
 8006b68:	f7ff bf86 	b.w	8006a78 <std>
 8006b6c:	20004c68 	.word	0x20004c68
 8006b70:	20004b30 	.word	0x20004b30
 8006b74:	08006ae5 	.word	0x08006ae5

08006b78 <__sfp_lock_acquire>:
 8006b78:	4801      	ldr	r0, [pc, #4]	@ (8006b80 <__sfp_lock_acquire+0x8>)
 8006b7a:	f000 b98e 	b.w	8006e9a <__retarget_lock_acquire_recursive>
 8006b7e:	bf00      	nop
 8006b80:	20004c71 	.word	0x20004c71

08006b84 <__sfp_lock_release>:
 8006b84:	4801      	ldr	r0, [pc, #4]	@ (8006b8c <__sfp_lock_release+0x8>)
 8006b86:	f000 b989 	b.w	8006e9c <__retarget_lock_release_recursive>
 8006b8a:	bf00      	nop
 8006b8c:	20004c71 	.word	0x20004c71

08006b90 <__sinit>:
 8006b90:	b510      	push	{r4, lr}
 8006b92:	4604      	mov	r4, r0
 8006b94:	f7ff fff0 	bl	8006b78 <__sfp_lock_acquire>
 8006b98:	6a23      	ldr	r3, [r4, #32]
 8006b9a:	b11b      	cbz	r3, 8006ba4 <__sinit+0x14>
 8006b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ba0:	f7ff bff0 	b.w	8006b84 <__sfp_lock_release>
 8006ba4:	4b04      	ldr	r3, [pc, #16]	@ (8006bb8 <__sinit+0x28>)
 8006ba6:	6223      	str	r3, [r4, #32]
 8006ba8:	4b04      	ldr	r3, [pc, #16]	@ (8006bbc <__sinit+0x2c>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1f5      	bne.n	8006b9c <__sinit+0xc>
 8006bb0:	f7ff ffc4 	bl	8006b3c <global_stdio_init.part.0>
 8006bb4:	e7f2      	b.n	8006b9c <__sinit+0xc>
 8006bb6:	bf00      	nop
 8006bb8:	08006afd 	.word	0x08006afd
 8006bbc:	20004c68 	.word	0x20004c68

08006bc0 <_fwalk_sglue>:
 8006bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bc4:	4607      	mov	r7, r0
 8006bc6:	4688      	mov	r8, r1
 8006bc8:	4614      	mov	r4, r2
 8006bca:	2600      	movs	r6, #0
 8006bcc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006bd0:	f1b9 0901 	subs.w	r9, r9, #1
 8006bd4:	d505      	bpl.n	8006be2 <_fwalk_sglue+0x22>
 8006bd6:	6824      	ldr	r4, [r4, #0]
 8006bd8:	2c00      	cmp	r4, #0
 8006bda:	d1f7      	bne.n	8006bcc <_fwalk_sglue+0xc>
 8006bdc:	4630      	mov	r0, r6
 8006bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006be2:	89ab      	ldrh	r3, [r5, #12]
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d907      	bls.n	8006bf8 <_fwalk_sglue+0x38>
 8006be8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006bec:	3301      	adds	r3, #1
 8006bee:	d003      	beq.n	8006bf8 <_fwalk_sglue+0x38>
 8006bf0:	4629      	mov	r1, r5
 8006bf2:	4638      	mov	r0, r7
 8006bf4:	47c0      	blx	r8
 8006bf6:	4306      	orrs	r6, r0
 8006bf8:	3568      	adds	r5, #104	@ 0x68
 8006bfa:	e7e9      	b.n	8006bd0 <_fwalk_sglue+0x10>

08006bfc <iprintf>:
 8006bfc:	b40f      	push	{r0, r1, r2, r3}
 8006bfe:	b507      	push	{r0, r1, r2, lr}
 8006c00:	4906      	ldr	r1, [pc, #24]	@ (8006c1c <iprintf+0x20>)
 8006c02:	ab04      	add	r3, sp, #16
 8006c04:	6808      	ldr	r0, [r1, #0]
 8006c06:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c0a:	6881      	ldr	r1, [r0, #8]
 8006c0c:	9301      	str	r3, [sp, #4]
 8006c0e:	f000 fbcf 	bl	80073b0 <_vfiprintf_r>
 8006c12:	b003      	add	sp, #12
 8006c14:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c18:	b004      	add	sp, #16
 8006c1a:	4770      	bx	lr
 8006c1c:	2000001c 	.word	0x2000001c

08006c20 <siprintf>:
 8006c20:	b40e      	push	{r1, r2, r3}
 8006c22:	b510      	push	{r4, lr}
 8006c24:	b09d      	sub	sp, #116	@ 0x74
 8006c26:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006c28:	9002      	str	r0, [sp, #8]
 8006c2a:	9006      	str	r0, [sp, #24]
 8006c2c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006c30:	480a      	ldr	r0, [pc, #40]	@ (8006c5c <siprintf+0x3c>)
 8006c32:	9107      	str	r1, [sp, #28]
 8006c34:	9104      	str	r1, [sp, #16]
 8006c36:	490a      	ldr	r1, [pc, #40]	@ (8006c60 <siprintf+0x40>)
 8006c38:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c3c:	9105      	str	r1, [sp, #20]
 8006c3e:	2400      	movs	r4, #0
 8006c40:	a902      	add	r1, sp, #8
 8006c42:	6800      	ldr	r0, [r0, #0]
 8006c44:	9301      	str	r3, [sp, #4]
 8006c46:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006c48:	f000 fa8c 	bl	8007164 <_svfiprintf_r>
 8006c4c:	9b02      	ldr	r3, [sp, #8]
 8006c4e:	701c      	strb	r4, [r3, #0]
 8006c50:	b01d      	add	sp, #116	@ 0x74
 8006c52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c56:	b003      	add	sp, #12
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	2000001c 	.word	0x2000001c
 8006c60:	ffff0208 	.word	0xffff0208

08006c64 <__sread>:
 8006c64:	b510      	push	{r4, lr}
 8006c66:	460c      	mov	r4, r1
 8006c68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c6c:	f000 f8c6 	bl	8006dfc <_read_r>
 8006c70:	2800      	cmp	r0, #0
 8006c72:	bfab      	itete	ge
 8006c74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006c76:	89a3      	ldrhlt	r3, [r4, #12]
 8006c78:	181b      	addge	r3, r3, r0
 8006c7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006c7e:	bfac      	ite	ge
 8006c80:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006c82:	81a3      	strhlt	r3, [r4, #12]
 8006c84:	bd10      	pop	{r4, pc}

08006c86 <__swrite>:
 8006c86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c8a:	461f      	mov	r7, r3
 8006c8c:	898b      	ldrh	r3, [r1, #12]
 8006c8e:	05db      	lsls	r3, r3, #23
 8006c90:	4605      	mov	r5, r0
 8006c92:	460c      	mov	r4, r1
 8006c94:	4616      	mov	r6, r2
 8006c96:	d505      	bpl.n	8006ca4 <__swrite+0x1e>
 8006c98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c9c:	2302      	movs	r3, #2
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f000 f89a 	bl	8006dd8 <_lseek_r>
 8006ca4:	89a3      	ldrh	r3, [r4, #12]
 8006ca6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006caa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006cae:	81a3      	strh	r3, [r4, #12]
 8006cb0:	4632      	mov	r2, r6
 8006cb2:	463b      	mov	r3, r7
 8006cb4:	4628      	mov	r0, r5
 8006cb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cba:	f000 b8b1 	b.w	8006e20 <_write_r>

08006cbe <__sseek>:
 8006cbe:	b510      	push	{r4, lr}
 8006cc0:	460c      	mov	r4, r1
 8006cc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cc6:	f000 f887 	bl	8006dd8 <_lseek_r>
 8006cca:	1c43      	adds	r3, r0, #1
 8006ccc:	89a3      	ldrh	r3, [r4, #12]
 8006cce:	bf15      	itete	ne
 8006cd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006cd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006cd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006cda:	81a3      	strheq	r3, [r4, #12]
 8006cdc:	bf18      	it	ne
 8006cde:	81a3      	strhne	r3, [r4, #12]
 8006ce0:	bd10      	pop	{r4, pc}

08006ce2 <__sclose>:
 8006ce2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ce6:	f000 b809 	b.w	8006cfc <_close_r>

08006cea <memset>:
 8006cea:	4402      	add	r2, r0
 8006cec:	4603      	mov	r3, r0
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d100      	bne.n	8006cf4 <memset+0xa>
 8006cf2:	4770      	bx	lr
 8006cf4:	f803 1b01 	strb.w	r1, [r3], #1
 8006cf8:	e7f9      	b.n	8006cee <memset+0x4>
	...

08006cfc <_close_r>:
 8006cfc:	b538      	push	{r3, r4, r5, lr}
 8006cfe:	4d06      	ldr	r5, [pc, #24]	@ (8006d18 <_close_r+0x1c>)
 8006d00:	2300      	movs	r3, #0
 8006d02:	4604      	mov	r4, r0
 8006d04:	4608      	mov	r0, r1
 8006d06:	602b      	str	r3, [r5, #0]
 8006d08:	f7f9 ffa9 	bl	8000c5e <_close>
 8006d0c:	1c43      	adds	r3, r0, #1
 8006d0e:	d102      	bne.n	8006d16 <_close_r+0x1a>
 8006d10:	682b      	ldr	r3, [r5, #0]
 8006d12:	b103      	cbz	r3, 8006d16 <_close_r+0x1a>
 8006d14:	6023      	str	r3, [r4, #0]
 8006d16:	bd38      	pop	{r3, r4, r5, pc}
 8006d18:	20004c6c 	.word	0x20004c6c

08006d1c <_reclaim_reent>:
 8006d1c:	4b2d      	ldr	r3, [pc, #180]	@ (8006dd4 <_reclaim_reent+0xb8>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4283      	cmp	r3, r0
 8006d22:	b570      	push	{r4, r5, r6, lr}
 8006d24:	4604      	mov	r4, r0
 8006d26:	d053      	beq.n	8006dd0 <_reclaim_reent+0xb4>
 8006d28:	69c3      	ldr	r3, [r0, #28]
 8006d2a:	b31b      	cbz	r3, 8006d74 <_reclaim_reent+0x58>
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	b163      	cbz	r3, 8006d4a <_reclaim_reent+0x2e>
 8006d30:	2500      	movs	r5, #0
 8006d32:	69e3      	ldr	r3, [r4, #28]
 8006d34:	68db      	ldr	r3, [r3, #12]
 8006d36:	5959      	ldr	r1, [r3, r5]
 8006d38:	b9b1      	cbnz	r1, 8006d68 <_reclaim_reent+0x4c>
 8006d3a:	3504      	adds	r5, #4
 8006d3c:	2d80      	cmp	r5, #128	@ 0x80
 8006d3e:	d1f8      	bne.n	8006d32 <_reclaim_reent+0x16>
 8006d40:	69e3      	ldr	r3, [r4, #28]
 8006d42:	4620      	mov	r0, r4
 8006d44:	68d9      	ldr	r1, [r3, #12]
 8006d46:	f000 f8b9 	bl	8006ebc <_free_r>
 8006d4a:	69e3      	ldr	r3, [r4, #28]
 8006d4c:	6819      	ldr	r1, [r3, #0]
 8006d4e:	b111      	cbz	r1, 8006d56 <_reclaim_reent+0x3a>
 8006d50:	4620      	mov	r0, r4
 8006d52:	f000 f8b3 	bl	8006ebc <_free_r>
 8006d56:	69e3      	ldr	r3, [r4, #28]
 8006d58:	689d      	ldr	r5, [r3, #8]
 8006d5a:	b15d      	cbz	r5, 8006d74 <_reclaim_reent+0x58>
 8006d5c:	4629      	mov	r1, r5
 8006d5e:	4620      	mov	r0, r4
 8006d60:	682d      	ldr	r5, [r5, #0]
 8006d62:	f000 f8ab 	bl	8006ebc <_free_r>
 8006d66:	e7f8      	b.n	8006d5a <_reclaim_reent+0x3e>
 8006d68:	680e      	ldr	r6, [r1, #0]
 8006d6a:	4620      	mov	r0, r4
 8006d6c:	f000 f8a6 	bl	8006ebc <_free_r>
 8006d70:	4631      	mov	r1, r6
 8006d72:	e7e1      	b.n	8006d38 <_reclaim_reent+0x1c>
 8006d74:	6961      	ldr	r1, [r4, #20]
 8006d76:	b111      	cbz	r1, 8006d7e <_reclaim_reent+0x62>
 8006d78:	4620      	mov	r0, r4
 8006d7a:	f000 f89f 	bl	8006ebc <_free_r>
 8006d7e:	69e1      	ldr	r1, [r4, #28]
 8006d80:	b111      	cbz	r1, 8006d88 <_reclaim_reent+0x6c>
 8006d82:	4620      	mov	r0, r4
 8006d84:	f000 f89a 	bl	8006ebc <_free_r>
 8006d88:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006d8a:	b111      	cbz	r1, 8006d92 <_reclaim_reent+0x76>
 8006d8c:	4620      	mov	r0, r4
 8006d8e:	f000 f895 	bl	8006ebc <_free_r>
 8006d92:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d94:	b111      	cbz	r1, 8006d9c <_reclaim_reent+0x80>
 8006d96:	4620      	mov	r0, r4
 8006d98:	f000 f890 	bl	8006ebc <_free_r>
 8006d9c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006d9e:	b111      	cbz	r1, 8006da6 <_reclaim_reent+0x8a>
 8006da0:	4620      	mov	r0, r4
 8006da2:	f000 f88b 	bl	8006ebc <_free_r>
 8006da6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006da8:	b111      	cbz	r1, 8006db0 <_reclaim_reent+0x94>
 8006daa:	4620      	mov	r0, r4
 8006dac:	f000 f886 	bl	8006ebc <_free_r>
 8006db0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006db2:	b111      	cbz	r1, 8006dba <_reclaim_reent+0x9e>
 8006db4:	4620      	mov	r0, r4
 8006db6:	f000 f881 	bl	8006ebc <_free_r>
 8006dba:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006dbc:	b111      	cbz	r1, 8006dc4 <_reclaim_reent+0xa8>
 8006dbe:	4620      	mov	r0, r4
 8006dc0:	f000 f87c 	bl	8006ebc <_free_r>
 8006dc4:	6a23      	ldr	r3, [r4, #32]
 8006dc6:	b11b      	cbz	r3, 8006dd0 <_reclaim_reent+0xb4>
 8006dc8:	4620      	mov	r0, r4
 8006dca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006dce:	4718      	bx	r3
 8006dd0:	bd70      	pop	{r4, r5, r6, pc}
 8006dd2:	bf00      	nop
 8006dd4:	2000001c 	.word	0x2000001c

08006dd8 <_lseek_r>:
 8006dd8:	b538      	push	{r3, r4, r5, lr}
 8006dda:	4d07      	ldr	r5, [pc, #28]	@ (8006df8 <_lseek_r+0x20>)
 8006ddc:	4604      	mov	r4, r0
 8006dde:	4608      	mov	r0, r1
 8006de0:	4611      	mov	r1, r2
 8006de2:	2200      	movs	r2, #0
 8006de4:	602a      	str	r2, [r5, #0]
 8006de6:	461a      	mov	r2, r3
 8006de8:	f7f9 ff60 	bl	8000cac <_lseek>
 8006dec:	1c43      	adds	r3, r0, #1
 8006dee:	d102      	bne.n	8006df6 <_lseek_r+0x1e>
 8006df0:	682b      	ldr	r3, [r5, #0]
 8006df2:	b103      	cbz	r3, 8006df6 <_lseek_r+0x1e>
 8006df4:	6023      	str	r3, [r4, #0]
 8006df6:	bd38      	pop	{r3, r4, r5, pc}
 8006df8:	20004c6c 	.word	0x20004c6c

08006dfc <_read_r>:
 8006dfc:	b538      	push	{r3, r4, r5, lr}
 8006dfe:	4d07      	ldr	r5, [pc, #28]	@ (8006e1c <_read_r+0x20>)
 8006e00:	4604      	mov	r4, r0
 8006e02:	4608      	mov	r0, r1
 8006e04:	4611      	mov	r1, r2
 8006e06:	2200      	movs	r2, #0
 8006e08:	602a      	str	r2, [r5, #0]
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	f7f9 feee 	bl	8000bec <_read>
 8006e10:	1c43      	adds	r3, r0, #1
 8006e12:	d102      	bne.n	8006e1a <_read_r+0x1e>
 8006e14:	682b      	ldr	r3, [r5, #0]
 8006e16:	b103      	cbz	r3, 8006e1a <_read_r+0x1e>
 8006e18:	6023      	str	r3, [r4, #0]
 8006e1a:	bd38      	pop	{r3, r4, r5, pc}
 8006e1c:	20004c6c 	.word	0x20004c6c

08006e20 <_write_r>:
 8006e20:	b538      	push	{r3, r4, r5, lr}
 8006e22:	4d07      	ldr	r5, [pc, #28]	@ (8006e40 <_write_r+0x20>)
 8006e24:	4604      	mov	r4, r0
 8006e26:	4608      	mov	r0, r1
 8006e28:	4611      	mov	r1, r2
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	602a      	str	r2, [r5, #0]
 8006e2e:	461a      	mov	r2, r3
 8006e30:	f7f9 fef9 	bl	8000c26 <_write>
 8006e34:	1c43      	adds	r3, r0, #1
 8006e36:	d102      	bne.n	8006e3e <_write_r+0x1e>
 8006e38:	682b      	ldr	r3, [r5, #0]
 8006e3a:	b103      	cbz	r3, 8006e3e <_write_r+0x1e>
 8006e3c:	6023      	str	r3, [r4, #0]
 8006e3e:	bd38      	pop	{r3, r4, r5, pc}
 8006e40:	20004c6c 	.word	0x20004c6c

08006e44 <__errno>:
 8006e44:	4b01      	ldr	r3, [pc, #4]	@ (8006e4c <__errno+0x8>)
 8006e46:	6818      	ldr	r0, [r3, #0]
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	2000001c 	.word	0x2000001c

08006e50 <__libc_init_array>:
 8006e50:	b570      	push	{r4, r5, r6, lr}
 8006e52:	4d0d      	ldr	r5, [pc, #52]	@ (8006e88 <__libc_init_array+0x38>)
 8006e54:	4c0d      	ldr	r4, [pc, #52]	@ (8006e8c <__libc_init_array+0x3c>)
 8006e56:	1b64      	subs	r4, r4, r5
 8006e58:	10a4      	asrs	r4, r4, #2
 8006e5a:	2600      	movs	r6, #0
 8006e5c:	42a6      	cmp	r6, r4
 8006e5e:	d109      	bne.n	8006e74 <__libc_init_array+0x24>
 8006e60:	4d0b      	ldr	r5, [pc, #44]	@ (8006e90 <__libc_init_array+0x40>)
 8006e62:	4c0c      	ldr	r4, [pc, #48]	@ (8006e94 <__libc_init_array+0x44>)
 8006e64:	f000 ff6c 	bl	8007d40 <_init>
 8006e68:	1b64      	subs	r4, r4, r5
 8006e6a:	10a4      	asrs	r4, r4, #2
 8006e6c:	2600      	movs	r6, #0
 8006e6e:	42a6      	cmp	r6, r4
 8006e70:	d105      	bne.n	8006e7e <__libc_init_array+0x2e>
 8006e72:	bd70      	pop	{r4, r5, r6, pc}
 8006e74:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e78:	4798      	blx	r3
 8006e7a:	3601      	adds	r6, #1
 8006e7c:	e7ee      	b.n	8006e5c <__libc_init_array+0xc>
 8006e7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e82:	4798      	blx	r3
 8006e84:	3601      	adds	r6, #1
 8006e86:	e7f2      	b.n	8006e6e <__libc_init_array+0x1e>
 8006e88:	08007e84 	.word	0x08007e84
 8006e8c:	08007e84 	.word	0x08007e84
 8006e90:	08007e84 	.word	0x08007e84
 8006e94:	08007e88 	.word	0x08007e88

08006e98 <__retarget_lock_init_recursive>:
 8006e98:	4770      	bx	lr

08006e9a <__retarget_lock_acquire_recursive>:
 8006e9a:	4770      	bx	lr

08006e9c <__retarget_lock_release_recursive>:
 8006e9c:	4770      	bx	lr

08006e9e <memcpy>:
 8006e9e:	440a      	add	r2, r1
 8006ea0:	4291      	cmp	r1, r2
 8006ea2:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ea6:	d100      	bne.n	8006eaa <memcpy+0xc>
 8006ea8:	4770      	bx	lr
 8006eaa:	b510      	push	{r4, lr}
 8006eac:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006eb0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006eb4:	4291      	cmp	r1, r2
 8006eb6:	d1f9      	bne.n	8006eac <memcpy+0xe>
 8006eb8:	bd10      	pop	{r4, pc}
	...

08006ebc <_free_r>:
 8006ebc:	b538      	push	{r3, r4, r5, lr}
 8006ebe:	4605      	mov	r5, r0
 8006ec0:	2900      	cmp	r1, #0
 8006ec2:	d041      	beq.n	8006f48 <_free_r+0x8c>
 8006ec4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ec8:	1f0c      	subs	r4, r1, #4
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	bfb8      	it	lt
 8006ece:	18e4      	addlt	r4, r4, r3
 8006ed0:	f000 f8e0 	bl	8007094 <__malloc_lock>
 8006ed4:	4a1d      	ldr	r2, [pc, #116]	@ (8006f4c <_free_r+0x90>)
 8006ed6:	6813      	ldr	r3, [r2, #0]
 8006ed8:	b933      	cbnz	r3, 8006ee8 <_free_r+0x2c>
 8006eda:	6063      	str	r3, [r4, #4]
 8006edc:	6014      	str	r4, [r2, #0]
 8006ede:	4628      	mov	r0, r5
 8006ee0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ee4:	f000 b8dc 	b.w	80070a0 <__malloc_unlock>
 8006ee8:	42a3      	cmp	r3, r4
 8006eea:	d908      	bls.n	8006efe <_free_r+0x42>
 8006eec:	6820      	ldr	r0, [r4, #0]
 8006eee:	1821      	adds	r1, r4, r0
 8006ef0:	428b      	cmp	r3, r1
 8006ef2:	bf01      	itttt	eq
 8006ef4:	6819      	ldreq	r1, [r3, #0]
 8006ef6:	685b      	ldreq	r3, [r3, #4]
 8006ef8:	1809      	addeq	r1, r1, r0
 8006efa:	6021      	streq	r1, [r4, #0]
 8006efc:	e7ed      	b.n	8006eda <_free_r+0x1e>
 8006efe:	461a      	mov	r2, r3
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	b10b      	cbz	r3, 8006f08 <_free_r+0x4c>
 8006f04:	42a3      	cmp	r3, r4
 8006f06:	d9fa      	bls.n	8006efe <_free_r+0x42>
 8006f08:	6811      	ldr	r1, [r2, #0]
 8006f0a:	1850      	adds	r0, r2, r1
 8006f0c:	42a0      	cmp	r0, r4
 8006f0e:	d10b      	bne.n	8006f28 <_free_r+0x6c>
 8006f10:	6820      	ldr	r0, [r4, #0]
 8006f12:	4401      	add	r1, r0
 8006f14:	1850      	adds	r0, r2, r1
 8006f16:	4283      	cmp	r3, r0
 8006f18:	6011      	str	r1, [r2, #0]
 8006f1a:	d1e0      	bne.n	8006ede <_free_r+0x22>
 8006f1c:	6818      	ldr	r0, [r3, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	6053      	str	r3, [r2, #4]
 8006f22:	4408      	add	r0, r1
 8006f24:	6010      	str	r0, [r2, #0]
 8006f26:	e7da      	b.n	8006ede <_free_r+0x22>
 8006f28:	d902      	bls.n	8006f30 <_free_r+0x74>
 8006f2a:	230c      	movs	r3, #12
 8006f2c:	602b      	str	r3, [r5, #0]
 8006f2e:	e7d6      	b.n	8006ede <_free_r+0x22>
 8006f30:	6820      	ldr	r0, [r4, #0]
 8006f32:	1821      	adds	r1, r4, r0
 8006f34:	428b      	cmp	r3, r1
 8006f36:	bf04      	itt	eq
 8006f38:	6819      	ldreq	r1, [r3, #0]
 8006f3a:	685b      	ldreq	r3, [r3, #4]
 8006f3c:	6063      	str	r3, [r4, #4]
 8006f3e:	bf04      	itt	eq
 8006f40:	1809      	addeq	r1, r1, r0
 8006f42:	6021      	streq	r1, [r4, #0]
 8006f44:	6054      	str	r4, [r2, #4]
 8006f46:	e7ca      	b.n	8006ede <_free_r+0x22>
 8006f48:	bd38      	pop	{r3, r4, r5, pc}
 8006f4a:	bf00      	nop
 8006f4c:	20004c78 	.word	0x20004c78

08006f50 <sbrk_aligned>:
 8006f50:	b570      	push	{r4, r5, r6, lr}
 8006f52:	4e0f      	ldr	r6, [pc, #60]	@ (8006f90 <sbrk_aligned+0x40>)
 8006f54:	460c      	mov	r4, r1
 8006f56:	6831      	ldr	r1, [r6, #0]
 8006f58:	4605      	mov	r5, r0
 8006f5a:	b911      	cbnz	r1, 8006f62 <sbrk_aligned+0x12>
 8006f5c:	f000 fe26 	bl	8007bac <_sbrk_r>
 8006f60:	6030      	str	r0, [r6, #0]
 8006f62:	4621      	mov	r1, r4
 8006f64:	4628      	mov	r0, r5
 8006f66:	f000 fe21 	bl	8007bac <_sbrk_r>
 8006f6a:	1c43      	adds	r3, r0, #1
 8006f6c:	d103      	bne.n	8006f76 <sbrk_aligned+0x26>
 8006f6e:	f04f 34ff 	mov.w	r4, #4294967295
 8006f72:	4620      	mov	r0, r4
 8006f74:	bd70      	pop	{r4, r5, r6, pc}
 8006f76:	1cc4      	adds	r4, r0, #3
 8006f78:	f024 0403 	bic.w	r4, r4, #3
 8006f7c:	42a0      	cmp	r0, r4
 8006f7e:	d0f8      	beq.n	8006f72 <sbrk_aligned+0x22>
 8006f80:	1a21      	subs	r1, r4, r0
 8006f82:	4628      	mov	r0, r5
 8006f84:	f000 fe12 	bl	8007bac <_sbrk_r>
 8006f88:	3001      	adds	r0, #1
 8006f8a:	d1f2      	bne.n	8006f72 <sbrk_aligned+0x22>
 8006f8c:	e7ef      	b.n	8006f6e <sbrk_aligned+0x1e>
 8006f8e:	bf00      	nop
 8006f90:	20004c74 	.word	0x20004c74

08006f94 <_malloc_r>:
 8006f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f98:	1ccd      	adds	r5, r1, #3
 8006f9a:	f025 0503 	bic.w	r5, r5, #3
 8006f9e:	3508      	adds	r5, #8
 8006fa0:	2d0c      	cmp	r5, #12
 8006fa2:	bf38      	it	cc
 8006fa4:	250c      	movcc	r5, #12
 8006fa6:	2d00      	cmp	r5, #0
 8006fa8:	4606      	mov	r6, r0
 8006faa:	db01      	blt.n	8006fb0 <_malloc_r+0x1c>
 8006fac:	42a9      	cmp	r1, r5
 8006fae:	d904      	bls.n	8006fba <_malloc_r+0x26>
 8006fb0:	230c      	movs	r3, #12
 8006fb2:	6033      	str	r3, [r6, #0]
 8006fb4:	2000      	movs	r0, #0
 8006fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007090 <_malloc_r+0xfc>
 8006fbe:	f000 f869 	bl	8007094 <__malloc_lock>
 8006fc2:	f8d8 3000 	ldr.w	r3, [r8]
 8006fc6:	461c      	mov	r4, r3
 8006fc8:	bb44      	cbnz	r4, 800701c <_malloc_r+0x88>
 8006fca:	4629      	mov	r1, r5
 8006fcc:	4630      	mov	r0, r6
 8006fce:	f7ff ffbf 	bl	8006f50 <sbrk_aligned>
 8006fd2:	1c43      	adds	r3, r0, #1
 8006fd4:	4604      	mov	r4, r0
 8006fd6:	d158      	bne.n	800708a <_malloc_r+0xf6>
 8006fd8:	f8d8 4000 	ldr.w	r4, [r8]
 8006fdc:	4627      	mov	r7, r4
 8006fde:	2f00      	cmp	r7, #0
 8006fe0:	d143      	bne.n	800706a <_malloc_r+0xd6>
 8006fe2:	2c00      	cmp	r4, #0
 8006fe4:	d04b      	beq.n	800707e <_malloc_r+0xea>
 8006fe6:	6823      	ldr	r3, [r4, #0]
 8006fe8:	4639      	mov	r1, r7
 8006fea:	4630      	mov	r0, r6
 8006fec:	eb04 0903 	add.w	r9, r4, r3
 8006ff0:	f000 fddc 	bl	8007bac <_sbrk_r>
 8006ff4:	4581      	cmp	r9, r0
 8006ff6:	d142      	bne.n	800707e <_malloc_r+0xea>
 8006ff8:	6821      	ldr	r1, [r4, #0]
 8006ffa:	1a6d      	subs	r5, r5, r1
 8006ffc:	4629      	mov	r1, r5
 8006ffe:	4630      	mov	r0, r6
 8007000:	f7ff ffa6 	bl	8006f50 <sbrk_aligned>
 8007004:	3001      	adds	r0, #1
 8007006:	d03a      	beq.n	800707e <_malloc_r+0xea>
 8007008:	6823      	ldr	r3, [r4, #0]
 800700a:	442b      	add	r3, r5
 800700c:	6023      	str	r3, [r4, #0]
 800700e:	f8d8 3000 	ldr.w	r3, [r8]
 8007012:	685a      	ldr	r2, [r3, #4]
 8007014:	bb62      	cbnz	r2, 8007070 <_malloc_r+0xdc>
 8007016:	f8c8 7000 	str.w	r7, [r8]
 800701a:	e00f      	b.n	800703c <_malloc_r+0xa8>
 800701c:	6822      	ldr	r2, [r4, #0]
 800701e:	1b52      	subs	r2, r2, r5
 8007020:	d420      	bmi.n	8007064 <_malloc_r+0xd0>
 8007022:	2a0b      	cmp	r2, #11
 8007024:	d917      	bls.n	8007056 <_malloc_r+0xc2>
 8007026:	1961      	adds	r1, r4, r5
 8007028:	42a3      	cmp	r3, r4
 800702a:	6025      	str	r5, [r4, #0]
 800702c:	bf18      	it	ne
 800702e:	6059      	strne	r1, [r3, #4]
 8007030:	6863      	ldr	r3, [r4, #4]
 8007032:	bf08      	it	eq
 8007034:	f8c8 1000 	streq.w	r1, [r8]
 8007038:	5162      	str	r2, [r4, r5]
 800703a:	604b      	str	r3, [r1, #4]
 800703c:	4630      	mov	r0, r6
 800703e:	f000 f82f 	bl	80070a0 <__malloc_unlock>
 8007042:	f104 000b 	add.w	r0, r4, #11
 8007046:	1d23      	adds	r3, r4, #4
 8007048:	f020 0007 	bic.w	r0, r0, #7
 800704c:	1ac2      	subs	r2, r0, r3
 800704e:	bf1c      	itt	ne
 8007050:	1a1b      	subne	r3, r3, r0
 8007052:	50a3      	strne	r3, [r4, r2]
 8007054:	e7af      	b.n	8006fb6 <_malloc_r+0x22>
 8007056:	6862      	ldr	r2, [r4, #4]
 8007058:	42a3      	cmp	r3, r4
 800705a:	bf0c      	ite	eq
 800705c:	f8c8 2000 	streq.w	r2, [r8]
 8007060:	605a      	strne	r2, [r3, #4]
 8007062:	e7eb      	b.n	800703c <_malloc_r+0xa8>
 8007064:	4623      	mov	r3, r4
 8007066:	6864      	ldr	r4, [r4, #4]
 8007068:	e7ae      	b.n	8006fc8 <_malloc_r+0x34>
 800706a:	463c      	mov	r4, r7
 800706c:	687f      	ldr	r7, [r7, #4]
 800706e:	e7b6      	b.n	8006fde <_malloc_r+0x4a>
 8007070:	461a      	mov	r2, r3
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	42a3      	cmp	r3, r4
 8007076:	d1fb      	bne.n	8007070 <_malloc_r+0xdc>
 8007078:	2300      	movs	r3, #0
 800707a:	6053      	str	r3, [r2, #4]
 800707c:	e7de      	b.n	800703c <_malloc_r+0xa8>
 800707e:	230c      	movs	r3, #12
 8007080:	6033      	str	r3, [r6, #0]
 8007082:	4630      	mov	r0, r6
 8007084:	f000 f80c 	bl	80070a0 <__malloc_unlock>
 8007088:	e794      	b.n	8006fb4 <_malloc_r+0x20>
 800708a:	6005      	str	r5, [r0, #0]
 800708c:	e7d6      	b.n	800703c <_malloc_r+0xa8>
 800708e:	bf00      	nop
 8007090:	20004c78 	.word	0x20004c78

08007094 <__malloc_lock>:
 8007094:	4801      	ldr	r0, [pc, #4]	@ (800709c <__malloc_lock+0x8>)
 8007096:	f7ff bf00 	b.w	8006e9a <__retarget_lock_acquire_recursive>
 800709a:	bf00      	nop
 800709c:	20004c70 	.word	0x20004c70

080070a0 <__malloc_unlock>:
 80070a0:	4801      	ldr	r0, [pc, #4]	@ (80070a8 <__malloc_unlock+0x8>)
 80070a2:	f7ff befb 	b.w	8006e9c <__retarget_lock_release_recursive>
 80070a6:	bf00      	nop
 80070a8:	20004c70 	.word	0x20004c70

080070ac <__ssputs_r>:
 80070ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070b0:	688e      	ldr	r6, [r1, #8]
 80070b2:	461f      	mov	r7, r3
 80070b4:	42be      	cmp	r6, r7
 80070b6:	680b      	ldr	r3, [r1, #0]
 80070b8:	4682      	mov	sl, r0
 80070ba:	460c      	mov	r4, r1
 80070bc:	4690      	mov	r8, r2
 80070be:	d82d      	bhi.n	800711c <__ssputs_r+0x70>
 80070c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80070c8:	d026      	beq.n	8007118 <__ssputs_r+0x6c>
 80070ca:	6965      	ldr	r5, [r4, #20]
 80070cc:	6909      	ldr	r1, [r1, #16]
 80070ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80070d2:	eba3 0901 	sub.w	r9, r3, r1
 80070d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80070da:	1c7b      	adds	r3, r7, #1
 80070dc:	444b      	add	r3, r9
 80070de:	106d      	asrs	r5, r5, #1
 80070e0:	429d      	cmp	r5, r3
 80070e2:	bf38      	it	cc
 80070e4:	461d      	movcc	r5, r3
 80070e6:	0553      	lsls	r3, r2, #21
 80070e8:	d527      	bpl.n	800713a <__ssputs_r+0x8e>
 80070ea:	4629      	mov	r1, r5
 80070ec:	f7ff ff52 	bl	8006f94 <_malloc_r>
 80070f0:	4606      	mov	r6, r0
 80070f2:	b360      	cbz	r0, 800714e <__ssputs_r+0xa2>
 80070f4:	6921      	ldr	r1, [r4, #16]
 80070f6:	464a      	mov	r2, r9
 80070f8:	f7ff fed1 	bl	8006e9e <memcpy>
 80070fc:	89a3      	ldrh	r3, [r4, #12]
 80070fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007106:	81a3      	strh	r3, [r4, #12]
 8007108:	6126      	str	r6, [r4, #16]
 800710a:	6165      	str	r5, [r4, #20]
 800710c:	444e      	add	r6, r9
 800710e:	eba5 0509 	sub.w	r5, r5, r9
 8007112:	6026      	str	r6, [r4, #0]
 8007114:	60a5      	str	r5, [r4, #8]
 8007116:	463e      	mov	r6, r7
 8007118:	42be      	cmp	r6, r7
 800711a:	d900      	bls.n	800711e <__ssputs_r+0x72>
 800711c:	463e      	mov	r6, r7
 800711e:	6820      	ldr	r0, [r4, #0]
 8007120:	4632      	mov	r2, r6
 8007122:	4641      	mov	r1, r8
 8007124:	f000 fd28 	bl	8007b78 <memmove>
 8007128:	68a3      	ldr	r3, [r4, #8]
 800712a:	1b9b      	subs	r3, r3, r6
 800712c:	60a3      	str	r3, [r4, #8]
 800712e:	6823      	ldr	r3, [r4, #0]
 8007130:	4433      	add	r3, r6
 8007132:	6023      	str	r3, [r4, #0]
 8007134:	2000      	movs	r0, #0
 8007136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800713a:	462a      	mov	r2, r5
 800713c:	f000 fd46 	bl	8007bcc <_realloc_r>
 8007140:	4606      	mov	r6, r0
 8007142:	2800      	cmp	r0, #0
 8007144:	d1e0      	bne.n	8007108 <__ssputs_r+0x5c>
 8007146:	6921      	ldr	r1, [r4, #16]
 8007148:	4650      	mov	r0, sl
 800714a:	f7ff feb7 	bl	8006ebc <_free_r>
 800714e:	230c      	movs	r3, #12
 8007150:	f8ca 3000 	str.w	r3, [sl]
 8007154:	89a3      	ldrh	r3, [r4, #12]
 8007156:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800715a:	81a3      	strh	r3, [r4, #12]
 800715c:	f04f 30ff 	mov.w	r0, #4294967295
 8007160:	e7e9      	b.n	8007136 <__ssputs_r+0x8a>
	...

08007164 <_svfiprintf_r>:
 8007164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007168:	4698      	mov	r8, r3
 800716a:	898b      	ldrh	r3, [r1, #12]
 800716c:	061b      	lsls	r3, r3, #24
 800716e:	b09d      	sub	sp, #116	@ 0x74
 8007170:	4607      	mov	r7, r0
 8007172:	460d      	mov	r5, r1
 8007174:	4614      	mov	r4, r2
 8007176:	d510      	bpl.n	800719a <_svfiprintf_r+0x36>
 8007178:	690b      	ldr	r3, [r1, #16]
 800717a:	b973      	cbnz	r3, 800719a <_svfiprintf_r+0x36>
 800717c:	2140      	movs	r1, #64	@ 0x40
 800717e:	f7ff ff09 	bl	8006f94 <_malloc_r>
 8007182:	6028      	str	r0, [r5, #0]
 8007184:	6128      	str	r0, [r5, #16]
 8007186:	b930      	cbnz	r0, 8007196 <_svfiprintf_r+0x32>
 8007188:	230c      	movs	r3, #12
 800718a:	603b      	str	r3, [r7, #0]
 800718c:	f04f 30ff 	mov.w	r0, #4294967295
 8007190:	b01d      	add	sp, #116	@ 0x74
 8007192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007196:	2340      	movs	r3, #64	@ 0x40
 8007198:	616b      	str	r3, [r5, #20]
 800719a:	2300      	movs	r3, #0
 800719c:	9309      	str	r3, [sp, #36]	@ 0x24
 800719e:	2320      	movs	r3, #32
 80071a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80071a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80071a8:	2330      	movs	r3, #48	@ 0x30
 80071aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007348 <_svfiprintf_r+0x1e4>
 80071ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80071b2:	f04f 0901 	mov.w	r9, #1
 80071b6:	4623      	mov	r3, r4
 80071b8:	469a      	mov	sl, r3
 80071ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071be:	b10a      	cbz	r2, 80071c4 <_svfiprintf_r+0x60>
 80071c0:	2a25      	cmp	r2, #37	@ 0x25
 80071c2:	d1f9      	bne.n	80071b8 <_svfiprintf_r+0x54>
 80071c4:	ebba 0b04 	subs.w	fp, sl, r4
 80071c8:	d00b      	beq.n	80071e2 <_svfiprintf_r+0x7e>
 80071ca:	465b      	mov	r3, fp
 80071cc:	4622      	mov	r2, r4
 80071ce:	4629      	mov	r1, r5
 80071d0:	4638      	mov	r0, r7
 80071d2:	f7ff ff6b 	bl	80070ac <__ssputs_r>
 80071d6:	3001      	adds	r0, #1
 80071d8:	f000 80a7 	beq.w	800732a <_svfiprintf_r+0x1c6>
 80071dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071de:	445a      	add	r2, fp
 80071e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80071e2:	f89a 3000 	ldrb.w	r3, [sl]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f000 809f 	beq.w	800732a <_svfiprintf_r+0x1c6>
 80071ec:	2300      	movs	r3, #0
 80071ee:	f04f 32ff 	mov.w	r2, #4294967295
 80071f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071f6:	f10a 0a01 	add.w	sl, sl, #1
 80071fa:	9304      	str	r3, [sp, #16]
 80071fc:	9307      	str	r3, [sp, #28]
 80071fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007202:	931a      	str	r3, [sp, #104]	@ 0x68
 8007204:	4654      	mov	r4, sl
 8007206:	2205      	movs	r2, #5
 8007208:	f814 1b01 	ldrb.w	r1, [r4], #1
 800720c:	484e      	ldr	r0, [pc, #312]	@ (8007348 <_svfiprintf_r+0x1e4>)
 800720e:	f7f8 ffe7 	bl	80001e0 <memchr>
 8007212:	9a04      	ldr	r2, [sp, #16]
 8007214:	b9d8      	cbnz	r0, 800724e <_svfiprintf_r+0xea>
 8007216:	06d0      	lsls	r0, r2, #27
 8007218:	bf44      	itt	mi
 800721a:	2320      	movmi	r3, #32
 800721c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007220:	0711      	lsls	r1, r2, #28
 8007222:	bf44      	itt	mi
 8007224:	232b      	movmi	r3, #43	@ 0x2b
 8007226:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800722a:	f89a 3000 	ldrb.w	r3, [sl]
 800722e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007230:	d015      	beq.n	800725e <_svfiprintf_r+0xfa>
 8007232:	9a07      	ldr	r2, [sp, #28]
 8007234:	4654      	mov	r4, sl
 8007236:	2000      	movs	r0, #0
 8007238:	f04f 0c0a 	mov.w	ip, #10
 800723c:	4621      	mov	r1, r4
 800723e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007242:	3b30      	subs	r3, #48	@ 0x30
 8007244:	2b09      	cmp	r3, #9
 8007246:	d94b      	bls.n	80072e0 <_svfiprintf_r+0x17c>
 8007248:	b1b0      	cbz	r0, 8007278 <_svfiprintf_r+0x114>
 800724a:	9207      	str	r2, [sp, #28]
 800724c:	e014      	b.n	8007278 <_svfiprintf_r+0x114>
 800724e:	eba0 0308 	sub.w	r3, r0, r8
 8007252:	fa09 f303 	lsl.w	r3, r9, r3
 8007256:	4313      	orrs	r3, r2
 8007258:	9304      	str	r3, [sp, #16]
 800725a:	46a2      	mov	sl, r4
 800725c:	e7d2      	b.n	8007204 <_svfiprintf_r+0xa0>
 800725e:	9b03      	ldr	r3, [sp, #12]
 8007260:	1d19      	adds	r1, r3, #4
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	9103      	str	r1, [sp, #12]
 8007266:	2b00      	cmp	r3, #0
 8007268:	bfbb      	ittet	lt
 800726a:	425b      	neglt	r3, r3
 800726c:	f042 0202 	orrlt.w	r2, r2, #2
 8007270:	9307      	strge	r3, [sp, #28]
 8007272:	9307      	strlt	r3, [sp, #28]
 8007274:	bfb8      	it	lt
 8007276:	9204      	strlt	r2, [sp, #16]
 8007278:	7823      	ldrb	r3, [r4, #0]
 800727a:	2b2e      	cmp	r3, #46	@ 0x2e
 800727c:	d10a      	bne.n	8007294 <_svfiprintf_r+0x130>
 800727e:	7863      	ldrb	r3, [r4, #1]
 8007280:	2b2a      	cmp	r3, #42	@ 0x2a
 8007282:	d132      	bne.n	80072ea <_svfiprintf_r+0x186>
 8007284:	9b03      	ldr	r3, [sp, #12]
 8007286:	1d1a      	adds	r2, r3, #4
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	9203      	str	r2, [sp, #12]
 800728c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007290:	3402      	adds	r4, #2
 8007292:	9305      	str	r3, [sp, #20]
 8007294:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007358 <_svfiprintf_r+0x1f4>
 8007298:	7821      	ldrb	r1, [r4, #0]
 800729a:	2203      	movs	r2, #3
 800729c:	4650      	mov	r0, sl
 800729e:	f7f8 ff9f 	bl	80001e0 <memchr>
 80072a2:	b138      	cbz	r0, 80072b4 <_svfiprintf_r+0x150>
 80072a4:	9b04      	ldr	r3, [sp, #16]
 80072a6:	eba0 000a 	sub.w	r0, r0, sl
 80072aa:	2240      	movs	r2, #64	@ 0x40
 80072ac:	4082      	lsls	r2, r0
 80072ae:	4313      	orrs	r3, r2
 80072b0:	3401      	adds	r4, #1
 80072b2:	9304      	str	r3, [sp, #16]
 80072b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072b8:	4824      	ldr	r0, [pc, #144]	@ (800734c <_svfiprintf_r+0x1e8>)
 80072ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072be:	2206      	movs	r2, #6
 80072c0:	f7f8 ff8e 	bl	80001e0 <memchr>
 80072c4:	2800      	cmp	r0, #0
 80072c6:	d036      	beq.n	8007336 <_svfiprintf_r+0x1d2>
 80072c8:	4b21      	ldr	r3, [pc, #132]	@ (8007350 <_svfiprintf_r+0x1ec>)
 80072ca:	bb1b      	cbnz	r3, 8007314 <_svfiprintf_r+0x1b0>
 80072cc:	9b03      	ldr	r3, [sp, #12]
 80072ce:	3307      	adds	r3, #7
 80072d0:	f023 0307 	bic.w	r3, r3, #7
 80072d4:	3308      	adds	r3, #8
 80072d6:	9303      	str	r3, [sp, #12]
 80072d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072da:	4433      	add	r3, r6
 80072dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80072de:	e76a      	b.n	80071b6 <_svfiprintf_r+0x52>
 80072e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80072e4:	460c      	mov	r4, r1
 80072e6:	2001      	movs	r0, #1
 80072e8:	e7a8      	b.n	800723c <_svfiprintf_r+0xd8>
 80072ea:	2300      	movs	r3, #0
 80072ec:	3401      	adds	r4, #1
 80072ee:	9305      	str	r3, [sp, #20]
 80072f0:	4619      	mov	r1, r3
 80072f2:	f04f 0c0a 	mov.w	ip, #10
 80072f6:	4620      	mov	r0, r4
 80072f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072fc:	3a30      	subs	r2, #48	@ 0x30
 80072fe:	2a09      	cmp	r2, #9
 8007300:	d903      	bls.n	800730a <_svfiprintf_r+0x1a6>
 8007302:	2b00      	cmp	r3, #0
 8007304:	d0c6      	beq.n	8007294 <_svfiprintf_r+0x130>
 8007306:	9105      	str	r1, [sp, #20]
 8007308:	e7c4      	b.n	8007294 <_svfiprintf_r+0x130>
 800730a:	fb0c 2101 	mla	r1, ip, r1, r2
 800730e:	4604      	mov	r4, r0
 8007310:	2301      	movs	r3, #1
 8007312:	e7f0      	b.n	80072f6 <_svfiprintf_r+0x192>
 8007314:	ab03      	add	r3, sp, #12
 8007316:	9300      	str	r3, [sp, #0]
 8007318:	462a      	mov	r2, r5
 800731a:	4b0e      	ldr	r3, [pc, #56]	@ (8007354 <_svfiprintf_r+0x1f0>)
 800731c:	a904      	add	r1, sp, #16
 800731e:	4638      	mov	r0, r7
 8007320:	f3af 8000 	nop.w
 8007324:	1c42      	adds	r2, r0, #1
 8007326:	4606      	mov	r6, r0
 8007328:	d1d6      	bne.n	80072d8 <_svfiprintf_r+0x174>
 800732a:	89ab      	ldrh	r3, [r5, #12]
 800732c:	065b      	lsls	r3, r3, #25
 800732e:	f53f af2d 	bmi.w	800718c <_svfiprintf_r+0x28>
 8007332:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007334:	e72c      	b.n	8007190 <_svfiprintf_r+0x2c>
 8007336:	ab03      	add	r3, sp, #12
 8007338:	9300      	str	r3, [sp, #0]
 800733a:	462a      	mov	r2, r5
 800733c:	4b05      	ldr	r3, [pc, #20]	@ (8007354 <_svfiprintf_r+0x1f0>)
 800733e:	a904      	add	r1, sp, #16
 8007340:	4638      	mov	r0, r7
 8007342:	f000 f9bb 	bl	80076bc <_printf_i>
 8007346:	e7ed      	b.n	8007324 <_svfiprintf_r+0x1c0>
 8007348:	08007e48 	.word	0x08007e48
 800734c:	08007e52 	.word	0x08007e52
 8007350:	00000000 	.word	0x00000000
 8007354:	080070ad 	.word	0x080070ad
 8007358:	08007e4e 	.word	0x08007e4e

0800735c <__sfputc_r>:
 800735c:	6893      	ldr	r3, [r2, #8]
 800735e:	3b01      	subs	r3, #1
 8007360:	2b00      	cmp	r3, #0
 8007362:	b410      	push	{r4}
 8007364:	6093      	str	r3, [r2, #8]
 8007366:	da08      	bge.n	800737a <__sfputc_r+0x1e>
 8007368:	6994      	ldr	r4, [r2, #24]
 800736a:	42a3      	cmp	r3, r4
 800736c:	db01      	blt.n	8007372 <__sfputc_r+0x16>
 800736e:	290a      	cmp	r1, #10
 8007370:	d103      	bne.n	800737a <__sfputc_r+0x1e>
 8007372:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007376:	f000 bb6b 	b.w	8007a50 <__swbuf_r>
 800737a:	6813      	ldr	r3, [r2, #0]
 800737c:	1c58      	adds	r0, r3, #1
 800737e:	6010      	str	r0, [r2, #0]
 8007380:	7019      	strb	r1, [r3, #0]
 8007382:	4608      	mov	r0, r1
 8007384:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007388:	4770      	bx	lr

0800738a <__sfputs_r>:
 800738a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800738c:	4606      	mov	r6, r0
 800738e:	460f      	mov	r7, r1
 8007390:	4614      	mov	r4, r2
 8007392:	18d5      	adds	r5, r2, r3
 8007394:	42ac      	cmp	r4, r5
 8007396:	d101      	bne.n	800739c <__sfputs_r+0x12>
 8007398:	2000      	movs	r0, #0
 800739a:	e007      	b.n	80073ac <__sfputs_r+0x22>
 800739c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073a0:	463a      	mov	r2, r7
 80073a2:	4630      	mov	r0, r6
 80073a4:	f7ff ffda 	bl	800735c <__sfputc_r>
 80073a8:	1c43      	adds	r3, r0, #1
 80073aa:	d1f3      	bne.n	8007394 <__sfputs_r+0xa>
 80073ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080073b0 <_vfiprintf_r>:
 80073b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b4:	460d      	mov	r5, r1
 80073b6:	b09d      	sub	sp, #116	@ 0x74
 80073b8:	4614      	mov	r4, r2
 80073ba:	4698      	mov	r8, r3
 80073bc:	4606      	mov	r6, r0
 80073be:	b118      	cbz	r0, 80073c8 <_vfiprintf_r+0x18>
 80073c0:	6a03      	ldr	r3, [r0, #32]
 80073c2:	b90b      	cbnz	r3, 80073c8 <_vfiprintf_r+0x18>
 80073c4:	f7ff fbe4 	bl	8006b90 <__sinit>
 80073c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073ca:	07d9      	lsls	r1, r3, #31
 80073cc:	d405      	bmi.n	80073da <_vfiprintf_r+0x2a>
 80073ce:	89ab      	ldrh	r3, [r5, #12]
 80073d0:	059a      	lsls	r2, r3, #22
 80073d2:	d402      	bmi.n	80073da <_vfiprintf_r+0x2a>
 80073d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073d6:	f7ff fd60 	bl	8006e9a <__retarget_lock_acquire_recursive>
 80073da:	89ab      	ldrh	r3, [r5, #12]
 80073dc:	071b      	lsls	r3, r3, #28
 80073de:	d501      	bpl.n	80073e4 <_vfiprintf_r+0x34>
 80073e0:	692b      	ldr	r3, [r5, #16]
 80073e2:	b99b      	cbnz	r3, 800740c <_vfiprintf_r+0x5c>
 80073e4:	4629      	mov	r1, r5
 80073e6:	4630      	mov	r0, r6
 80073e8:	f000 fb70 	bl	8007acc <__swsetup_r>
 80073ec:	b170      	cbz	r0, 800740c <_vfiprintf_r+0x5c>
 80073ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073f0:	07dc      	lsls	r4, r3, #31
 80073f2:	d504      	bpl.n	80073fe <_vfiprintf_r+0x4e>
 80073f4:	f04f 30ff 	mov.w	r0, #4294967295
 80073f8:	b01d      	add	sp, #116	@ 0x74
 80073fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073fe:	89ab      	ldrh	r3, [r5, #12]
 8007400:	0598      	lsls	r0, r3, #22
 8007402:	d4f7      	bmi.n	80073f4 <_vfiprintf_r+0x44>
 8007404:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007406:	f7ff fd49 	bl	8006e9c <__retarget_lock_release_recursive>
 800740a:	e7f3      	b.n	80073f4 <_vfiprintf_r+0x44>
 800740c:	2300      	movs	r3, #0
 800740e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007410:	2320      	movs	r3, #32
 8007412:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007416:	f8cd 800c 	str.w	r8, [sp, #12]
 800741a:	2330      	movs	r3, #48	@ 0x30
 800741c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80075cc <_vfiprintf_r+0x21c>
 8007420:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007424:	f04f 0901 	mov.w	r9, #1
 8007428:	4623      	mov	r3, r4
 800742a:	469a      	mov	sl, r3
 800742c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007430:	b10a      	cbz	r2, 8007436 <_vfiprintf_r+0x86>
 8007432:	2a25      	cmp	r2, #37	@ 0x25
 8007434:	d1f9      	bne.n	800742a <_vfiprintf_r+0x7a>
 8007436:	ebba 0b04 	subs.w	fp, sl, r4
 800743a:	d00b      	beq.n	8007454 <_vfiprintf_r+0xa4>
 800743c:	465b      	mov	r3, fp
 800743e:	4622      	mov	r2, r4
 8007440:	4629      	mov	r1, r5
 8007442:	4630      	mov	r0, r6
 8007444:	f7ff ffa1 	bl	800738a <__sfputs_r>
 8007448:	3001      	adds	r0, #1
 800744a:	f000 80a7 	beq.w	800759c <_vfiprintf_r+0x1ec>
 800744e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007450:	445a      	add	r2, fp
 8007452:	9209      	str	r2, [sp, #36]	@ 0x24
 8007454:	f89a 3000 	ldrb.w	r3, [sl]
 8007458:	2b00      	cmp	r3, #0
 800745a:	f000 809f 	beq.w	800759c <_vfiprintf_r+0x1ec>
 800745e:	2300      	movs	r3, #0
 8007460:	f04f 32ff 	mov.w	r2, #4294967295
 8007464:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007468:	f10a 0a01 	add.w	sl, sl, #1
 800746c:	9304      	str	r3, [sp, #16]
 800746e:	9307      	str	r3, [sp, #28]
 8007470:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007474:	931a      	str	r3, [sp, #104]	@ 0x68
 8007476:	4654      	mov	r4, sl
 8007478:	2205      	movs	r2, #5
 800747a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800747e:	4853      	ldr	r0, [pc, #332]	@ (80075cc <_vfiprintf_r+0x21c>)
 8007480:	f7f8 feae 	bl	80001e0 <memchr>
 8007484:	9a04      	ldr	r2, [sp, #16]
 8007486:	b9d8      	cbnz	r0, 80074c0 <_vfiprintf_r+0x110>
 8007488:	06d1      	lsls	r1, r2, #27
 800748a:	bf44      	itt	mi
 800748c:	2320      	movmi	r3, #32
 800748e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007492:	0713      	lsls	r3, r2, #28
 8007494:	bf44      	itt	mi
 8007496:	232b      	movmi	r3, #43	@ 0x2b
 8007498:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800749c:	f89a 3000 	ldrb.w	r3, [sl]
 80074a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80074a2:	d015      	beq.n	80074d0 <_vfiprintf_r+0x120>
 80074a4:	9a07      	ldr	r2, [sp, #28]
 80074a6:	4654      	mov	r4, sl
 80074a8:	2000      	movs	r0, #0
 80074aa:	f04f 0c0a 	mov.w	ip, #10
 80074ae:	4621      	mov	r1, r4
 80074b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074b4:	3b30      	subs	r3, #48	@ 0x30
 80074b6:	2b09      	cmp	r3, #9
 80074b8:	d94b      	bls.n	8007552 <_vfiprintf_r+0x1a2>
 80074ba:	b1b0      	cbz	r0, 80074ea <_vfiprintf_r+0x13a>
 80074bc:	9207      	str	r2, [sp, #28]
 80074be:	e014      	b.n	80074ea <_vfiprintf_r+0x13a>
 80074c0:	eba0 0308 	sub.w	r3, r0, r8
 80074c4:	fa09 f303 	lsl.w	r3, r9, r3
 80074c8:	4313      	orrs	r3, r2
 80074ca:	9304      	str	r3, [sp, #16]
 80074cc:	46a2      	mov	sl, r4
 80074ce:	e7d2      	b.n	8007476 <_vfiprintf_r+0xc6>
 80074d0:	9b03      	ldr	r3, [sp, #12]
 80074d2:	1d19      	adds	r1, r3, #4
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	9103      	str	r1, [sp, #12]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	bfbb      	ittet	lt
 80074dc:	425b      	neglt	r3, r3
 80074de:	f042 0202 	orrlt.w	r2, r2, #2
 80074e2:	9307      	strge	r3, [sp, #28]
 80074e4:	9307      	strlt	r3, [sp, #28]
 80074e6:	bfb8      	it	lt
 80074e8:	9204      	strlt	r2, [sp, #16]
 80074ea:	7823      	ldrb	r3, [r4, #0]
 80074ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80074ee:	d10a      	bne.n	8007506 <_vfiprintf_r+0x156>
 80074f0:	7863      	ldrb	r3, [r4, #1]
 80074f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80074f4:	d132      	bne.n	800755c <_vfiprintf_r+0x1ac>
 80074f6:	9b03      	ldr	r3, [sp, #12]
 80074f8:	1d1a      	adds	r2, r3, #4
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	9203      	str	r2, [sp, #12]
 80074fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007502:	3402      	adds	r4, #2
 8007504:	9305      	str	r3, [sp, #20]
 8007506:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80075dc <_vfiprintf_r+0x22c>
 800750a:	7821      	ldrb	r1, [r4, #0]
 800750c:	2203      	movs	r2, #3
 800750e:	4650      	mov	r0, sl
 8007510:	f7f8 fe66 	bl	80001e0 <memchr>
 8007514:	b138      	cbz	r0, 8007526 <_vfiprintf_r+0x176>
 8007516:	9b04      	ldr	r3, [sp, #16]
 8007518:	eba0 000a 	sub.w	r0, r0, sl
 800751c:	2240      	movs	r2, #64	@ 0x40
 800751e:	4082      	lsls	r2, r0
 8007520:	4313      	orrs	r3, r2
 8007522:	3401      	adds	r4, #1
 8007524:	9304      	str	r3, [sp, #16]
 8007526:	f814 1b01 	ldrb.w	r1, [r4], #1
 800752a:	4829      	ldr	r0, [pc, #164]	@ (80075d0 <_vfiprintf_r+0x220>)
 800752c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007530:	2206      	movs	r2, #6
 8007532:	f7f8 fe55 	bl	80001e0 <memchr>
 8007536:	2800      	cmp	r0, #0
 8007538:	d03f      	beq.n	80075ba <_vfiprintf_r+0x20a>
 800753a:	4b26      	ldr	r3, [pc, #152]	@ (80075d4 <_vfiprintf_r+0x224>)
 800753c:	bb1b      	cbnz	r3, 8007586 <_vfiprintf_r+0x1d6>
 800753e:	9b03      	ldr	r3, [sp, #12]
 8007540:	3307      	adds	r3, #7
 8007542:	f023 0307 	bic.w	r3, r3, #7
 8007546:	3308      	adds	r3, #8
 8007548:	9303      	str	r3, [sp, #12]
 800754a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800754c:	443b      	add	r3, r7
 800754e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007550:	e76a      	b.n	8007428 <_vfiprintf_r+0x78>
 8007552:	fb0c 3202 	mla	r2, ip, r2, r3
 8007556:	460c      	mov	r4, r1
 8007558:	2001      	movs	r0, #1
 800755a:	e7a8      	b.n	80074ae <_vfiprintf_r+0xfe>
 800755c:	2300      	movs	r3, #0
 800755e:	3401      	adds	r4, #1
 8007560:	9305      	str	r3, [sp, #20]
 8007562:	4619      	mov	r1, r3
 8007564:	f04f 0c0a 	mov.w	ip, #10
 8007568:	4620      	mov	r0, r4
 800756a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800756e:	3a30      	subs	r2, #48	@ 0x30
 8007570:	2a09      	cmp	r2, #9
 8007572:	d903      	bls.n	800757c <_vfiprintf_r+0x1cc>
 8007574:	2b00      	cmp	r3, #0
 8007576:	d0c6      	beq.n	8007506 <_vfiprintf_r+0x156>
 8007578:	9105      	str	r1, [sp, #20]
 800757a:	e7c4      	b.n	8007506 <_vfiprintf_r+0x156>
 800757c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007580:	4604      	mov	r4, r0
 8007582:	2301      	movs	r3, #1
 8007584:	e7f0      	b.n	8007568 <_vfiprintf_r+0x1b8>
 8007586:	ab03      	add	r3, sp, #12
 8007588:	9300      	str	r3, [sp, #0]
 800758a:	462a      	mov	r2, r5
 800758c:	4b12      	ldr	r3, [pc, #72]	@ (80075d8 <_vfiprintf_r+0x228>)
 800758e:	a904      	add	r1, sp, #16
 8007590:	4630      	mov	r0, r6
 8007592:	f3af 8000 	nop.w
 8007596:	4607      	mov	r7, r0
 8007598:	1c78      	adds	r0, r7, #1
 800759a:	d1d6      	bne.n	800754a <_vfiprintf_r+0x19a>
 800759c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800759e:	07d9      	lsls	r1, r3, #31
 80075a0:	d405      	bmi.n	80075ae <_vfiprintf_r+0x1fe>
 80075a2:	89ab      	ldrh	r3, [r5, #12]
 80075a4:	059a      	lsls	r2, r3, #22
 80075a6:	d402      	bmi.n	80075ae <_vfiprintf_r+0x1fe>
 80075a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075aa:	f7ff fc77 	bl	8006e9c <__retarget_lock_release_recursive>
 80075ae:	89ab      	ldrh	r3, [r5, #12]
 80075b0:	065b      	lsls	r3, r3, #25
 80075b2:	f53f af1f 	bmi.w	80073f4 <_vfiprintf_r+0x44>
 80075b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075b8:	e71e      	b.n	80073f8 <_vfiprintf_r+0x48>
 80075ba:	ab03      	add	r3, sp, #12
 80075bc:	9300      	str	r3, [sp, #0]
 80075be:	462a      	mov	r2, r5
 80075c0:	4b05      	ldr	r3, [pc, #20]	@ (80075d8 <_vfiprintf_r+0x228>)
 80075c2:	a904      	add	r1, sp, #16
 80075c4:	4630      	mov	r0, r6
 80075c6:	f000 f879 	bl	80076bc <_printf_i>
 80075ca:	e7e4      	b.n	8007596 <_vfiprintf_r+0x1e6>
 80075cc:	08007e48 	.word	0x08007e48
 80075d0:	08007e52 	.word	0x08007e52
 80075d4:	00000000 	.word	0x00000000
 80075d8:	0800738b 	.word	0x0800738b
 80075dc:	08007e4e 	.word	0x08007e4e

080075e0 <_printf_common>:
 80075e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075e4:	4616      	mov	r6, r2
 80075e6:	4698      	mov	r8, r3
 80075e8:	688a      	ldr	r2, [r1, #8]
 80075ea:	690b      	ldr	r3, [r1, #16]
 80075ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80075f0:	4293      	cmp	r3, r2
 80075f2:	bfb8      	it	lt
 80075f4:	4613      	movlt	r3, r2
 80075f6:	6033      	str	r3, [r6, #0]
 80075f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80075fc:	4607      	mov	r7, r0
 80075fe:	460c      	mov	r4, r1
 8007600:	b10a      	cbz	r2, 8007606 <_printf_common+0x26>
 8007602:	3301      	adds	r3, #1
 8007604:	6033      	str	r3, [r6, #0]
 8007606:	6823      	ldr	r3, [r4, #0]
 8007608:	0699      	lsls	r1, r3, #26
 800760a:	bf42      	ittt	mi
 800760c:	6833      	ldrmi	r3, [r6, #0]
 800760e:	3302      	addmi	r3, #2
 8007610:	6033      	strmi	r3, [r6, #0]
 8007612:	6825      	ldr	r5, [r4, #0]
 8007614:	f015 0506 	ands.w	r5, r5, #6
 8007618:	d106      	bne.n	8007628 <_printf_common+0x48>
 800761a:	f104 0a19 	add.w	sl, r4, #25
 800761e:	68e3      	ldr	r3, [r4, #12]
 8007620:	6832      	ldr	r2, [r6, #0]
 8007622:	1a9b      	subs	r3, r3, r2
 8007624:	42ab      	cmp	r3, r5
 8007626:	dc26      	bgt.n	8007676 <_printf_common+0x96>
 8007628:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800762c:	6822      	ldr	r2, [r4, #0]
 800762e:	3b00      	subs	r3, #0
 8007630:	bf18      	it	ne
 8007632:	2301      	movne	r3, #1
 8007634:	0692      	lsls	r2, r2, #26
 8007636:	d42b      	bmi.n	8007690 <_printf_common+0xb0>
 8007638:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800763c:	4641      	mov	r1, r8
 800763e:	4638      	mov	r0, r7
 8007640:	47c8      	blx	r9
 8007642:	3001      	adds	r0, #1
 8007644:	d01e      	beq.n	8007684 <_printf_common+0xa4>
 8007646:	6823      	ldr	r3, [r4, #0]
 8007648:	6922      	ldr	r2, [r4, #16]
 800764a:	f003 0306 	and.w	r3, r3, #6
 800764e:	2b04      	cmp	r3, #4
 8007650:	bf02      	ittt	eq
 8007652:	68e5      	ldreq	r5, [r4, #12]
 8007654:	6833      	ldreq	r3, [r6, #0]
 8007656:	1aed      	subeq	r5, r5, r3
 8007658:	68a3      	ldr	r3, [r4, #8]
 800765a:	bf0c      	ite	eq
 800765c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007660:	2500      	movne	r5, #0
 8007662:	4293      	cmp	r3, r2
 8007664:	bfc4      	itt	gt
 8007666:	1a9b      	subgt	r3, r3, r2
 8007668:	18ed      	addgt	r5, r5, r3
 800766a:	2600      	movs	r6, #0
 800766c:	341a      	adds	r4, #26
 800766e:	42b5      	cmp	r5, r6
 8007670:	d11a      	bne.n	80076a8 <_printf_common+0xc8>
 8007672:	2000      	movs	r0, #0
 8007674:	e008      	b.n	8007688 <_printf_common+0xa8>
 8007676:	2301      	movs	r3, #1
 8007678:	4652      	mov	r2, sl
 800767a:	4641      	mov	r1, r8
 800767c:	4638      	mov	r0, r7
 800767e:	47c8      	blx	r9
 8007680:	3001      	adds	r0, #1
 8007682:	d103      	bne.n	800768c <_printf_common+0xac>
 8007684:	f04f 30ff 	mov.w	r0, #4294967295
 8007688:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800768c:	3501      	adds	r5, #1
 800768e:	e7c6      	b.n	800761e <_printf_common+0x3e>
 8007690:	18e1      	adds	r1, r4, r3
 8007692:	1c5a      	adds	r2, r3, #1
 8007694:	2030      	movs	r0, #48	@ 0x30
 8007696:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800769a:	4422      	add	r2, r4
 800769c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80076a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80076a4:	3302      	adds	r3, #2
 80076a6:	e7c7      	b.n	8007638 <_printf_common+0x58>
 80076a8:	2301      	movs	r3, #1
 80076aa:	4622      	mov	r2, r4
 80076ac:	4641      	mov	r1, r8
 80076ae:	4638      	mov	r0, r7
 80076b0:	47c8      	blx	r9
 80076b2:	3001      	adds	r0, #1
 80076b4:	d0e6      	beq.n	8007684 <_printf_common+0xa4>
 80076b6:	3601      	adds	r6, #1
 80076b8:	e7d9      	b.n	800766e <_printf_common+0x8e>
	...

080076bc <_printf_i>:
 80076bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076c0:	7e0f      	ldrb	r7, [r1, #24]
 80076c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80076c4:	2f78      	cmp	r7, #120	@ 0x78
 80076c6:	4691      	mov	r9, r2
 80076c8:	4680      	mov	r8, r0
 80076ca:	460c      	mov	r4, r1
 80076cc:	469a      	mov	sl, r3
 80076ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80076d2:	d807      	bhi.n	80076e4 <_printf_i+0x28>
 80076d4:	2f62      	cmp	r7, #98	@ 0x62
 80076d6:	d80a      	bhi.n	80076ee <_printf_i+0x32>
 80076d8:	2f00      	cmp	r7, #0
 80076da:	f000 80d1 	beq.w	8007880 <_printf_i+0x1c4>
 80076de:	2f58      	cmp	r7, #88	@ 0x58
 80076e0:	f000 80b8 	beq.w	8007854 <_printf_i+0x198>
 80076e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80076ec:	e03a      	b.n	8007764 <_printf_i+0xa8>
 80076ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80076f2:	2b15      	cmp	r3, #21
 80076f4:	d8f6      	bhi.n	80076e4 <_printf_i+0x28>
 80076f6:	a101      	add	r1, pc, #4	@ (adr r1, 80076fc <_printf_i+0x40>)
 80076f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076fc:	08007755 	.word	0x08007755
 8007700:	08007769 	.word	0x08007769
 8007704:	080076e5 	.word	0x080076e5
 8007708:	080076e5 	.word	0x080076e5
 800770c:	080076e5 	.word	0x080076e5
 8007710:	080076e5 	.word	0x080076e5
 8007714:	08007769 	.word	0x08007769
 8007718:	080076e5 	.word	0x080076e5
 800771c:	080076e5 	.word	0x080076e5
 8007720:	080076e5 	.word	0x080076e5
 8007724:	080076e5 	.word	0x080076e5
 8007728:	08007867 	.word	0x08007867
 800772c:	08007793 	.word	0x08007793
 8007730:	08007821 	.word	0x08007821
 8007734:	080076e5 	.word	0x080076e5
 8007738:	080076e5 	.word	0x080076e5
 800773c:	08007889 	.word	0x08007889
 8007740:	080076e5 	.word	0x080076e5
 8007744:	08007793 	.word	0x08007793
 8007748:	080076e5 	.word	0x080076e5
 800774c:	080076e5 	.word	0x080076e5
 8007750:	08007829 	.word	0x08007829
 8007754:	6833      	ldr	r3, [r6, #0]
 8007756:	1d1a      	adds	r2, r3, #4
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	6032      	str	r2, [r6, #0]
 800775c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007760:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007764:	2301      	movs	r3, #1
 8007766:	e09c      	b.n	80078a2 <_printf_i+0x1e6>
 8007768:	6833      	ldr	r3, [r6, #0]
 800776a:	6820      	ldr	r0, [r4, #0]
 800776c:	1d19      	adds	r1, r3, #4
 800776e:	6031      	str	r1, [r6, #0]
 8007770:	0606      	lsls	r6, r0, #24
 8007772:	d501      	bpl.n	8007778 <_printf_i+0xbc>
 8007774:	681d      	ldr	r5, [r3, #0]
 8007776:	e003      	b.n	8007780 <_printf_i+0xc4>
 8007778:	0645      	lsls	r5, r0, #25
 800777a:	d5fb      	bpl.n	8007774 <_printf_i+0xb8>
 800777c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007780:	2d00      	cmp	r5, #0
 8007782:	da03      	bge.n	800778c <_printf_i+0xd0>
 8007784:	232d      	movs	r3, #45	@ 0x2d
 8007786:	426d      	negs	r5, r5
 8007788:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800778c:	4858      	ldr	r0, [pc, #352]	@ (80078f0 <_printf_i+0x234>)
 800778e:	230a      	movs	r3, #10
 8007790:	e011      	b.n	80077b6 <_printf_i+0xfa>
 8007792:	6821      	ldr	r1, [r4, #0]
 8007794:	6833      	ldr	r3, [r6, #0]
 8007796:	0608      	lsls	r0, r1, #24
 8007798:	f853 5b04 	ldr.w	r5, [r3], #4
 800779c:	d402      	bmi.n	80077a4 <_printf_i+0xe8>
 800779e:	0649      	lsls	r1, r1, #25
 80077a0:	bf48      	it	mi
 80077a2:	b2ad      	uxthmi	r5, r5
 80077a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80077a6:	4852      	ldr	r0, [pc, #328]	@ (80078f0 <_printf_i+0x234>)
 80077a8:	6033      	str	r3, [r6, #0]
 80077aa:	bf14      	ite	ne
 80077ac:	230a      	movne	r3, #10
 80077ae:	2308      	moveq	r3, #8
 80077b0:	2100      	movs	r1, #0
 80077b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80077b6:	6866      	ldr	r6, [r4, #4]
 80077b8:	60a6      	str	r6, [r4, #8]
 80077ba:	2e00      	cmp	r6, #0
 80077bc:	db05      	blt.n	80077ca <_printf_i+0x10e>
 80077be:	6821      	ldr	r1, [r4, #0]
 80077c0:	432e      	orrs	r6, r5
 80077c2:	f021 0104 	bic.w	r1, r1, #4
 80077c6:	6021      	str	r1, [r4, #0]
 80077c8:	d04b      	beq.n	8007862 <_printf_i+0x1a6>
 80077ca:	4616      	mov	r6, r2
 80077cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80077d0:	fb03 5711 	mls	r7, r3, r1, r5
 80077d4:	5dc7      	ldrb	r7, [r0, r7]
 80077d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80077da:	462f      	mov	r7, r5
 80077dc:	42bb      	cmp	r3, r7
 80077de:	460d      	mov	r5, r1
 80077e0:	d9f4      	bls.n	80077cc <_printf_i+0x110>
 80077e2:	2b08      	cmp	r3, #8
 80077e4:	d10b      	bne.n	80077fe <_printf_i+0x142>
 80077e6:	6823      	ldr	r3, [r4, #0]
 80077e8:	07df      	lsls	r7, r3, #31
 80077ea:	d508      	bpl.n	80077fe <_printf_i+0x142>
 80077ec:	6923      	ldr	r3, [r4, #16]
 80077ee:	6861      	ldr	r1, [r4, #4]
 80077f0:	4299      	cmp	r1, r3
 80077f2:	bfde      	ittt	le
 80077f4:	2330      	movle	r3, #48	@ 0x30
 80077f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80077fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80077fe:	1b92      	subs	r2, r2, r6
 8007800:	6122      	str	r2, [r4, #16]
 8007802:	f8cd a000 	str.w	sl, [sp]
 8007806:	464b      	mov	r3, r9
 8007808:	aa03      	add	r2, sp, #12
 800780a:	4621      	mov	r1, r4
 800780c:	4640      	mov	r0, r8
 800780e:	f7ff fee7 	bl	80075e0 <_printf_common>
 8007812:	3001      	adds	r0, #1
 8007814:	d14a      	bne.n	80078ac <_printf_i+0x1f0>
 8007816:	f04f 30ff 	mov.w	r0, #4294967295
 800781a:	b004      	add	sp, #16
 800781c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007820:	6823      	ldr	r3, [r4, #0]
 8007822:	f043 0320 	orr.w	r3, r3, #32
 8007826:	6023      	str	r3, [r4, #0]
 8007828:	4832      	ldr	r0, [pc, #200]	@ (80078f4 <_printf_i+0x238>)
 800782a:	2778      	movs	r7, #120	@ 0x78
 800782c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007830:	6823      	ldr	r3, [r4, #0]
 8007832:	6831      	ldr	r1, [r6, #0]
 8007834:	061f      	lsls	r7, r3, #24
 8007836:	f851 5b04 	ldr.w	r5, [r1], #4
 800783a:	d402      	bmi.n	8007842 <_printf_i+0x186>
 800783c:	065f      	lsls	r7, r3, #25
 800783e:	bf48      	it	mi
 8007840:	b2ad      	uxthmi	r5, r5
 8007842:	6031      	str	r1, [r6, #0]
 8007844:	07d9      	lsls	r1, r3, #31
 8007846:	bf44      	itt	mi
 8007848:	f043 0320 	orrmi.w	r3, r3, #32
 800784c:	6023      	strmi	r3, [r4, #0]
 800784e:	b11d      	cbz	r5, 8007858 <_printf_i+0x19c>
 8007850:	2310      	movs	r3, #16
 8007852:	e7ad      	b.n	80077b0 <_printf_i+0xf4>
 8007854:	4826      	ldr	r0, [pc, #152]	@ (80078f0 <_printf_i+0x234>)
 8007856:	e7e9      	b.n	800782c <_printf_i+0x170>
 8007858:	6823      	ldr	r3, [r4, #0]
 800785a:	f023 0320 	bic.w	r3, r3, #32
 800785e:	6023      	str	r3, [r4, #0]
 8007860:	e7f6      	b.n	8007850 <_printf_i+0x194>
 8007862:	4616      	mov	r6, r2
 8007864:	e7bd      	b.n	80077e2 <_printf_i+0x126>
 8007866:	6833      	ldr	r3, [r6, #0]
 8007868:	6825      	ldr	r5, [r4, #0]
 800786a:	6961      	ldr	r1, [r4, #20]
 800786c:	1d18      	adds	r0, r3, #4
 800786e:	6030      	str	r0, [r6, #0]
 8007870:	062e      	lsls	r6, r5, #24
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	d501      	bpl.n	800787a <_printf_i+0x1be>
 8007876:	6019      	str	r1, [r3, #0]
 8007878:	e002      	b.n	8007880 <_printf_i+0x1c4>
 800787a:	0668      	lsls	r0, r5, #25
 800787c:	d5fb      	bpl.n	8007876 <_printf_i+0x1ba>
 800787e:	8019      	strh	r1, [r3, #0]
 8007880:	2300      	movs	r3, #0
 8007882:	6123      	str	r3, [r4, #16]
 8007884:	4616      	mov	r6, r2
 8007886:	e7bc      	b.n	8007802 <_printf_i+0x146>
 8007888:	6833      	ldr	r3, [r6, #0]
 800788a:	1d1a      	adds	r2, r3, #4
 800788c:	6032      	str	r2, [r6, #0]
 800788e:	681e      	ldr	r6, [r3, #0]
 8007890:	6862      	ldr	r2, [r4, #4]
 8007892:	2100      	movs	r1, #0
 8007894:	4630      	mov	r0, r6
 8007896:	f7f8 fca3 	bl	80001e0 <memchr>
 800789a:	b108      	cbz	r0, 80078a0 <_printf_i+0x1e4>
 800789c:	1b80      	subs	r0, r0, r6
 800789e:	6060      	str	r0, [r4, #4]
 80078a0:	6863      	ldr	r3, [r4, #4]
 80078a2:	6123      	str	r3, [r4, #16]
 80078a4:	2300      	movs	r3, #0
 80078a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078aa:	e7aa      	b.n	8007802 <_printf_i+0x146>
 80078ac:	6923      	ldr	r3, [r4, #16]
 80078ae:	4632      	mov	r2, r6
 80078b0:	4649      	mov	r1, r9
 80078b2:	4640      	mov	r0, r8
 80078b4:	47d0      	blx	sl
 80078b6:	3001      	adds	r0, #1
 80078b8:	d0ad      	beq.n	8007816 <_printf_i+0x15a>
 80078ba:	6823      	ldr	r3, [r4, #0]
 80078bc:	079b      	lsls	r3, r3, #30
 80078be:	d413      	bmi.n	80078e8 <_printf_i+0x22c>
 80078c0:	68e0      	ldr	r0, [r4, #12]
 80078c2:	9b03      	ldr	r3, [sp, #12]
 80078c4:	4298      	cmp	r0, r3
 80078c6:	bfb8      	it	lt
 80078c8:	4618      	movlt	r0, r3
 80078ca:	e7a6      	b.n	800781a <_printf_i+0x15e>
 80078cc:	2301      	movs	r3, #1
 80078ce:	4632      	mov	r2, r6
 80078d0:	4649      	mov	r1, r9
 80078d2:	4640      	mov	r0, r8
 80078d4:	47d0      	blx	sl
 80078d6:	3001      	adds	r0, #1
 80078d8:	d09d      	beq.n	8007816 <_printf_i+0x15a>
 80078da:	3501      	adds	r5, #1
 80078dc:	68e3      	ldr	r3, [r4, #12]
 80078de:	9903      	ldr	r1, [sp, #12]
 80078e0:	1a5b      	subs	r3, r3, r1
 80078e2:	42ab      	cmp	r3, r5
 80078e4:	dcf2      	bgt.n	80078cc <_printf_i+0x210>
 80078e6:	e7eb      	b.n	80078c0 <_printf_i+0x204>
 80078e8:	2500      	movs	r5, #0
 80078ea:	f104 0619 	add.w	r6, r4, #25
 80078ee:	e7f5      	b.n	80078dc <_printf_i+0x220>
 80078f0:	08007e59 	.word	0x08007e59
 80078f4:	08007e6a 	.word	0x08007e6a

080078f8 <__sflush_r>:
 80078f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80078fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007900:	0716      	lsls	r6, r2, #28
 8007902:	4605      	mov	r5, r0
 8007904:	460c      	mov	r4, r1
 8007906:	d454      	bmi.n	80079b2 <__sflush_r+0xba>
 8007908:	684b      	ldr	r3, [r1, #4]
 800790a:	2b00      	cmp	r3, #0
 800790c:	dc02      	bgt.n	8007914 <__sflush_r+0x1c>
 800790e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007910:	2b00      	cmp	r3, #0
 8007912:	dd48      	ble.n	80079a6 <__sflush_r+0xae>
 8007914:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007916:	2e00      	cmp	r6, #0
 8007918:	d045      	beq.n	80079a6 <__sflush_r+0xae>
 800791a:	2300      	movs	r3, #0
 800791c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007920:	682f      	ldr	r7, [r5, #0]
 8007922:	6a21      	ldr	r1, [r4, #32]
 8007924:	602b      	str	r3, [r5, #0]
 8007926:	d030      	beq.n	800798a <__sflush_r+0x92>
 8007928:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800792a:	89a3      	ldrh	r3, [r4, #12]
 800792c:	0759      	lsls	r1, r3, #29
 800792e:	d505      	bpl.n	800793c <__sflush_r+0x44>
 8007930:	6863      	ldr	r3, [r4, #4]
 8007932:	1ad2      	subs	r2, r2, r3
 8007934:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007936:	b10b      	cbz	r3, 800793c <__sflush_r+0x44>
 8007938:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800793a:	1ad2      	subs	r2, r2, r3
 800793c:	2300      	movs	r3, #0
 800793e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007940:	6a21      	ldr	r1, [r4, #32]
 8007942:	4628      	mov	r0, r5
 8007944:	47b0      	blx	r6
 8007946:	1c43      	adds	r3, r0, #1
 8007948:	89a3      	ldrh	r3, [r4, #12]
 800794a:	d106      	bne.n	800795a <__sflush_r+0x62>
 800794c:	6829      	ldr	r1, [r5, #0]
 800794e:	291d      	cmp	r1, #29
 8007950:	d82b      	bhi.n	80079aa <__sflush_r+0xb2>
 8007952:	4a2a      	ldr	r2, [pc, #168]	@ (80079fc <__sflush_r+0x104>)
 8007954:	40ca      	lsrs	r2, r1
 8007956:	07d6      	lsls	r6, r2, #31
 8007958:	d527      	bpl.n	80079aa <__sflush_r+0xb2>
 800795a:	2200      	movs	r2, #0
 800795c:	6062      	str	r2, [r4, #4]
 800795e:	04d9      	lsls	r1, r3, #19
 8007960:	6922      	ldr	r2, [r4, #16]
 8007962:	6022      	str	r2, [r4, #0]
 8007964:	d504      	bpl.n	8007970 <__sflush_r+0x78>
 8007966:	1c42      	adds	r2, r0, #1
 8007968:	d101      	bne.n	800796e <__sflush_r+0x76>
 800796a:	682b      	ldr	r3, [r5, #0]
 800796c:	b903      	cbnz	r3, 8007970 <__sflush_r+0x78>
 800796e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007970:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007972:	602f      	str	r7, [r5, #0]
 8007974:	b1b9      	cbz	r1, 80079a6 <__sflush_r+0xae>
 8007976:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800797a:	4299      	cmp	r1, r3
 800797c:	d002      	beq.n	8007984 <__sflush_r+0x8c>
 800797e:	4628      	mov	r0, r5
 8007980:	f7ff fa9c 	bl	8006ebc <_free_r>
 8007984:	2300      	movs	r3, #0
 8007986:	6363      	str	r3, [r4, #52]	@ 0x34
 8007988:	e00d      	b.n	80079a6 <__sflush_r+0xae>
 800798a:	2301      	movs	r3, #1
 800798c:	4628      	mov	r0, r5
 800798e:	47b0      	blx	r6
 8007990:	4602      	mov	r2, r0
 8007992:	1c50      	adds	r0, r2, #1
 8007994:	d1c9      	bne.n	800792a <__sflush_r+0x32>
 8007996:	682b      	ldr	r3, [r5, #0]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d0c6      	beq.n	800792a <__sflush_r+0x32>
 800799c:	2b1d      	cmp	r3, #29
 800799e:	d001      	beq.n	80079a4 <__sflush_r+0xac>
 80079a0:	2b16      	cmp	r3, #22
 80079a2:	d11e      	bne.n	80079e2 <__sflush_r+0xea>
 80079a4:	602f      	str	r7, [r5, #0]
 80079a6:	2000      	movs	r0, #0
 80079a8:	e022      	b.n	80079f0 <__sflush_r+0xf8>
 80079aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079ae:	b21b      	sxth	r3, r3
 80079b0:	e01b      	b.n	80079ea <__sflush_r+0xf2>
 80079b2:	690f      	ldr	r7, [r1, #16]
 80079b4:	2f00      	cmp	r7, #0
 80079b6:	d0f6      	beq.n	80079a6 <__sflush_r+0xae>
 80079b8:	0793      	lsls	r3, r2, #30
 80079ba:	680e      	ldr	r6, [r1, #0]
 80079bc:	bf08      	it	eq
 80079be:	694b      	ldreq	r3, [r1, #20]
 80079c0:	600f      	str	r7, [r1, #0]
 80079c2:	bf18      	it	ne
 80079c4:	2300      	movne	r3, #0
 80079c6:	eba6 0807 	sub.w	r8, r6, r7
 80079ca:	608b      	str	r3, [r1, #8]
 80079cc:	f1b8 0f00 	cmp.w	r8, #0
 80079d0:	dde9      	ble.n	80079a6 <__sflush_r+0xae>
 80079d2:	6a21      	ldr	r1, [r4, #32]
 80079d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80079d6:	4643      	mov	r3, r8
 80079d8:	463a      	mov	r2, r7
 80079da:	4628      	mov	r0, r5
 80079dc:	47b0      	blx	r6
 80079de:	2800      	cmp	r0, #0
 80079e0:	dc08      	bgt.n	80079f4 <__sflush_r+0xfc>
 80079e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079ea:	81a3      	strh	r3, [r4, #12]
 80079ec:	f04f 30ff 	mov.w	r0, #4294967295
 80079f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079f4:	4407      	add	r7, r0
 80079f6:	eba8 0800 	sub.w	r8, r8, r0
 80079fa:	e7e7      	b.n	80079cc <__sflush_r+0xd4>
 80079fc:	20400001 	.word	0x20400001

08007a00 <_fflush_r>:
 8007a00:	b538      	push	{r3, r4, r5, lr}
 8007a02:	690b      	ldr	r3, [r1, #16]
 8007a04:	4605      	mov	r5, r0
 8007a06:	460c      	mov	r4, r1
 8007a08:	b913      	cbnz	r3, 8007a10 <_fflush_r+0x10>
 8007a0a:	2500      	movs	r5, #0
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	bd38      	pop	{r3, r4, r5, pc}
 8007a10:	b118      	cbz	r0, 8007a1a <_fflush_r+0x1a>
 8007a12:	6a03      	ldr	r3, [r0, #32]
 8007a14:	b90b      	cbnz	r3, 8007a1a <_fflush_r+0x1a>
 8007a16:	f7ff f8bb 	bl	8006b90 <__sinit>
 8007a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d0f3      	beq.n	8007a0a <_fflush_r+0xa>
 8007a22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007a24:	07d0      	lsls	r0, r2, #31
 8007a26:	d404      	bmi.n	8007a32 <_fflush_r+0x32>
 8007a28:	0599      	lsls	r1, r3, #22
 8007a2a:	d402      	bmi.n	8007a32 <_fflush_r+0x32>
 8007a2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a2e:	f7ff fa34 	bl	8006e9a <__retarget_lock_acquire_recursive>
 8007a32:	4628      	mov	r0, r5
 8007a34:	4621      	mov	r1, r4
 8007a36:	f7ff ff5f 	bl	80078f8 <__sflush_r>
 8007a3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a3c:	07da      	lsls	r2, r3, #31
 8007a3e:	4605      	mov	r5, r0
 8007a40:	d4e4      	bmi.n	8007a0c <_fflush_r+0xc>
 8007a42:	89a3      	ldrh	r3, [r4, #12]
 8007a44:	059b      	lsls	r3, r3, #22
 8007a46:	d4e1      	bmi.n	8007a0c <_fflush_r+0xc>
 8007a48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a4a:	f7ff fa27 	bl	8006e9c <__retarget_lock_release_recursive>
 8007a4e:	e7dd      	b.n	8007a0c <_fflush_r+0xc>

08007a50 <__swbuf_r>:
 8007a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a52:	460e      	mov	r6, r1
 8007a54:	4614      	mov	r4, r2
 8007a56:	4605      	mov	r5, r0
 8007a58:	b118      	cbz	r0, 8007a62 <__swbuf_r+0x12>
 8007a5a:	6a03      	ldr	r3, [r0, #32]
 8007a5c:	b90b      	cbnz	r3, 8007a62 <__swbuf_r+0x12>
 8007a5e:	f7ff f897 	bl	8006b90 <__sinit>
 8007a62:	69a3      	ldr	r3, [r4, #24]
 8007a64:	60a3      	str	r3, [r4, #8]
 8007a66:	89a3      	ldrh	r3, [r4, #12]
 8007a68:	071a      	lsls	r2, r3, #28
 8007a6a:	d501      	bpl.n	8007a70 <__swbuf_r+0x20>
 8007a6c:	6923      	ldr	r3, [r4, #16]
 8007a6e:	b943      	cbnz	r3, 8007a82 <__swbuf_r+0x32>
 8007a70:	4621      	mov	r1, r4
 8007a72:	4628      	mov	r0, r5
 8007a74:	f000 f82a 	bl	8007acc <__swsetup_r>
 8007a78:	b118      	cbz	r0, 8007a82 <__swbuf_r+0x32>
 8007a7a:	f04f 37ff 	mov.w	r7, #4294967295
 8007a7e:	4638      	mov	r0, r7
 8007a80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a82:	6823      	ldr	r3, [r4, #0]
 8007a84:	6922      	ldr	r2, [r4, #16]
 8007a86:	1a98      	subs	r0, r3, r2
 8007a88:	6963      	ldr	r3, [r4, #20]
 8007a8a:	b2f6      	uxtb	r6, r6
 8007a8c:	4283      	cmp	r3, r0
 8007a8e:	4637      	mov	r7, r6
 8007a90:	dc05      	bgt.n	8007a9e <__swbuf_r+0x4e>
 8007a92:	4621      	mov	r1, r4
 8007a94:	4628      	mov	r0, r5
 8007a96:	f7ff ffb3 	bl	8007a00 <_fflush_r>
 8007a9a:	2800      	cmp	r0, #0
 8007a9c:	d1ed      	bne.n	8007a7a <__swbuf_r+0x2a>
 8007a9e:	68a3      	ldr	r3, [r4, #8]
 8007aa0:	3b01      	subs	r3, #1
 8007aa2:	60a3      	str	r3, [r4, #8]
 8007aa4:	6823      	ldr	r3, [r4, #0]
 8007aa6:	1c5a      	adds	r2, r3, #1
 8007aa8:	6022      	str	r2, [r4, #0]
 8007aaa:	701e      	strb	r6, [r3, #0]
 8007aac:	6962      	ldr	r2, [r4, #20]
 8007aae:	1c43      	adds	r3, r0, #1
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d004      	beq.n	8007abe <__swbuf_r+0x6e>
 8007ab4:	89a3      	ldrh	r3, [r4, #12]
 8007ab6:	07db      	lsls	r3, r3, #31
 8007ab8:	d5e1      	bpl.n	8007a7e <__swbuf_r+0x2e>
 8007aba:	2e0a      	cmp	r6, #10
 8007abc:	d1df      	bne.n	8007a7e <__swbuf_r+0x2e>
 8007abe:	4621      	mov	r1, r4
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	f7ff ff9d 	bl	8007a00 <_fflush_r>
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	d0d9      	beq.n	8007a7e <__swbuf_r+0x2e>
 8007aca:	e7d6      	b.n	8007a7a <__swbuf_r+0x2a>

08007acc <__swsetup_r>:
 8007acc:	b538      	push	{r3, r4, r5, lr}
 8007ace:	4b29      	ldr	r3, [pc, #164]	@ (8007b74 <__swsetup_r+0xa8>)
 8007ad0:	4605      	mov	r5, r0
 8007ad2:	6818      	ldr	r0, [r3, #0]
 8007ad4:	460c      	mov	r4, r1
 8007ad6:	b118      	cbz	r0, 8007ae0 <__swsetup_r+0x14>
 8007ad8:	6a03      	ldr	r3, [r0, #32]
 8007ada:	b90b      	cbnz	r3, 8007ae0 <__swsetup_r+0x14>
 8007adc:	f7ff f858 	bl	8006b90 <__sinit>
 8007ae0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ae4:	0719      	lsls	r1, r3, #28
 8007ae6:	d422      	bmi.n	8007b2e <__swsetup_r+0x62>
 8007ae8:	06da      	lsls	r2, r3, #27
 8007aea:	d407      	bmi.n	8007afc <__swsetup_r+0x30>
 8007aec:	2209      	movs	r2, #9
 8007aee:	602a      	str	r2, [r5, #0]
 8007af0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007af4:	81a3      	strh	r3, [r4, #12]
 8007af6:	f04f 30ff 	mov.w	r0, #4294967295
 8007afa:	e033      	b.n	8007b64 <__swsetup_r+0x98>
 8007afc:	0758      	lsls	r0, r3, #29
 8007afe:	d512      	bpl.n	8007b26 <__swsetup_r+0x5a>
 8007b00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b02:	b141      	cbz	r1, 8007b16 <__swsetup_r+0x4a>
 8007b04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b08:	4299      	cmp	r1, r3
 8007b0a:	d002      	beq.n	8007b12 <__swsetup_r+0x46>
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	f7ff f9d5 	bl	8006ebc <_free_r>
 8007b12:	2300      	movs	r3, #0
 8007b14:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b16:	89a3      	ldrh	r3, [r4, #12]
 8007b18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007b1c:	81a3      	strh	r3, [r4, #12]
 8007b1e:	2300      	movs	r3, #0
 8007b20:	6063      	str	r3, [r4, #4]
 8007b22:	6923      	ldr	r3, [r4, #16]
 8007b24:	6023      	str	r3, [r4, #0]
 8007b26:	89a3      	ldrh	r3, [r4, #12]
 8007b28:	f043 0308 	orr.w	r3, r3, #8
 8007b2c:	81a3      	strh	r3, [r4, #12]
 8007b2e:	6923      	ldr	r3, [r4, #16]
 8007b30:	b94b      	cbnz	r3, 8007b46 <__swsetup_r+0x7a>
 8007b32:	89a3      	ldrh	r3, [r4, #12]
 8007b34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007b38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b3c:	d003      	beq.n	8007b46 <__swsetup_r+0x7a>
 8007b3e:	4621      	mov	r1, r4
 8007b40:	4628      	mov	r0, r5
 8007b42:	f000 f897 	bl	8007c74 <__smakebuf_r>
 8007b46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b4a:	f013 0201 	ands.w	r2, r3, #1
 8007b4e:	d00a      	beq.n	8007b66 <__swsetup_r+0x9a>
 8007b50:	2200      	movs	r2, #0
 8007b52:	60a2      	str	r2, [r4, #8]
 8007b54:	6962      	ldr	r2, [r4, #20]
 8007b56:	4252      	negs	r2, r2
 8007b58:	61a2      	str	r2, [r4, #24]
 8007b5a:	6922      	ldr	r2, [r4, #16]
 8007b5c:	b942      	cbnz	r2, 8007b70 <__swsetup_r+0xa4>
 8007b5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007b62:	d1c5      	bne.n	8007af0 <__swsetup_r+0x24>
 8007b64:	bd38      	pop	{r3, r4, r5, pc}
 8007b66:	0799      	lsls	r1, r3, #30
 8007b68:	bf58      	it	pl
 8007b6a:	6962      	ldrpl	r2, [r4, #20]
 8007b6c:	60a2      	str	r2, [r4, #8]
 8007b6e:	e7f4      	b.n	8007b5a <__swsetup_r+0x8e>
 8007b70:	2000      	movs	r0, #0
 8007b72:	e7f7      	b.n	8007b64 <__swsetup_r+0x98>
 8007b74:	2000001c 	.word	0x2000001c

08007b78 <memmove>:
 8007b78:	4288      	cmp	r0, r1
 8007b7a:	b510      	push	{r4, lr}
 8007b7c:	eb01 0402 	add.w	r4, r1, r2
 8007b80:	d902      	bls.n	8007b88 <memmove+0x10>
 8007b82:	4284      	cmp	r4, r0
 8007b84:	4623      	mov	r3, r4
 8007b86:	d807      	bhi.n	8007b98 <memmove+0x20>
 8007b88:	1e43      	subs	r3, r0, #1
 8007b8a:	42a1      	cmp	r1, r4
 8007b8c:	d008      	beq.n	8007ba0 <memmove+0x28>
 8007b8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b96:	e7f8      	b.n	8007b8a <memmove+0x12>
 8007b98:	4402      	add	r2, r0
 8007b9a:	4601      	mov	r1, r0
 8007b9c:	428a      	cmp	r2, r1
 8007b9e:	d100      	bne.n	8007ba2 <memmove+0x2a>
 8007ba0:	bd10      	pop	{r4, pc}
 8007ba2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ba6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007baa:	e7f7      	b.n	8007b9c <memmove+0x24>

08007bac <_sbrk_r>:
 8007bac:	b538      	push	{r3, r4, r5, lr}
 8007bae:	4d06      	ldr	r5, [pc, #24]	@ (8007bc8 <_sbrk_r+0x1c>)
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	4604      	mov	r4, r0
 8007bb4:	4608      	mov	r0, r1
 8007bb6:	602b      	str	r3, [r5, #0]
 8007bb8:	f7f9 f886 	bl	8000cc8 <_sbrk>
 8007bbc:	1c43      	adds	r3, r0, #1
 8007bbe:	d102      	bne.n	8007bc6 <_sbrk_r+0x1a>
 8007bc0:	682b      	ldr	r3, [r5, #0]
 8007bc2:	b103      	cbz	r3, 8007bc6 <_sbrk_r+0x1a>
 8007bc4:	6023      	str	r3, [r4, #0]
 8007bc6:	bd38      	pop	{r3, r4, r5, pc}
 8007bc8:	20004c6c 	.word	0x20004c6c

08007bcc <_realloc_r>:
 8007bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bd0:	4607      	mov	r7, r0
 8007bd2:	4614      	mov	r4, r2
 8007bd4:	460d      	mov	r5, r1
 8007bd6:	b921      	cbnz	r1, 8007be2 <_realloc_r+0x16>
 8007bd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bdc:	4611      	mov	r1, r2
 8007bde:	f7ff b9d9 	b.w	8006f94 <_malloc_r>
 8007be2:	b92a      	cbnz	r2, 8007bf0 <_realloc_r+0x24>
 8007be4:	f7ff f96a 	bl	8006ebc <_free_r>
 8007be8:	4625      	mov	r5, r4
 8007bea:	4628      	mov	r0, r5
 8007bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bf0:	f000 f89e 	bl	8007d30 <_malloc_usable_size_r>
 8007bf4:	4284      	cmp	r4, r0
 8007bf6:	4606      	mov	r6, r0
 8007bf8:	d802      	bhi.n	8007c00 <_realloc_r+0x34>
 8007bfa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007bfe:	d8f4      	bhi.n	8007bea <_realloc_r+0x1e>
 8007c00:	4621      	mov	r1, r4
 8007c02:	4638      	mov	r0, r7
 8007c04:	f7ff f9c6 	bl	8006f94 <_malloc_r>
 8007c08:	4680      	mov	r8, r0
 8007c0a:	b908      	cbnz	r0, 8007c10 <_realloc_r+0x44>
 8007c0c:	4645      	mov	r5, r8
 8007c0e:	e7ec      	b.n	8007bea <_realloc_r+0x1e>
 8007c10:	42b4      	cmp	r4, r6
 8007c12:	4622      	mov	r2, r4
 8007c14:	4629      	mov	r1, r5
 8007c16:	bf28      	it	cs
 8007c18:	4632      	movcs	r2, r6
 8007c1a:	f7ff f940 	bl	8006e9e <memcpy>
 8007c1e:	4629      	mov	r1, r5
 8007c20:	4638      	mov	r0, r7
 8007c22:	f7ff f94b 	bl	8006ebc <_free_r>
 8007c26:	e7f1      	b.n	8007c0c <_realloc_r+0x40>

08007c28 <__swhatbuf_r>:
 8007c28:	b570      	push	{r4, r5, r6, lr}
 8007c2a:	460c      	mov	r4, r1
 8007c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c30:	2900      	cmp	r1, #0
 8007c32:	b096      	sub	sp, #88	@ 0x58
 8007c34:	4615      	mov	r5, r2
 8007c36:	461e      	mov	r6, r3
 8007c38:	da0d      	bge.n	8007c56 <__swhatbuf_r+0x2e>
 8007c3a:	89a3      	ldrh	r3, [r4, #12]
 8007c3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007c40:	f04f 0100 	mov.w	r1, #0
 8007c44:	bf14      	ite	ne
 8007c46:	2340      	movne	r3, #64	@ 0x40
 8007c48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007c4c:	2000      	movs	r0, #0
 8007c4e:	6031      	str	r1, [r6, #0]
 8007c50:	602b      	str	r3, [r5, #0]
 8007c52:	b016      	add	sp, #88	@ 0x58
 8007c54:	bd70      	pop	{r4, r5, r6, pc}
 8007c56:	466a      	mov	r2, sp
 8007c58:	f000 f848 	bl	8007cec <_fstat_r>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	dbec      	blt.n	8007c3a <__swhatbuf_r+0x12>
 8007c60:	9901      	ldr	r1, [sp, #4]
 8007c62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007c66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007c6a:	4259      	negs	r1, r3
 8007c6c:	4159      	adcs	r1, r3
 8007c6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c72:	e7eb      	b.n	8007c4c <__swhatbuf_r+0x24>

08007c74 <__smakebuf_r>:
 8007c74:	898b      	ldrh	r3, [r1, #12]
 8007c76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c78:	079d      	lsls	r5, r3, #30
 8007c7a:	4606      	mov	r6, r0
 8007c7c:	460c      	mov	r4, r1
 8007c7e:	d507      	bpl.n	8007c90 <__smakebuf_r+0x1c>
 8007c80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007c84:	6023      	str	r3, [r4, #0]
 8007c86:	6123      	str	r3, [r4, #16]
 8007c88:	2301      	movs	r3, #1
 8007c8a:	6163      	str	r3, [r4, #20]
 8007c8c:	b003      	add	sp, #12
 8007c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c90:	ab01      	add	r3, sp, #4
 8007c92:	466a      	mov	r2, sp
 8007c94:	f7ff ffc8 	bl	8007c28 <__swhatbuf_r>
 8007c98:	9f00      	ldr	r7, [sp, #0]
 8007c9a:	4605      	mov	r5, r0
 8007c9c:	4639      	mov	r1, r7
 8007c9e:	4630      	mov	r0, r6
 8007ca0:	f7ff f978 	bl	8006f94 <_malloc_r>
 8007ca4:	b948      	cbnz	r0, 8007cba <__smakebuf_r+0x46>
 8007ca6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007caa:	059a      	lsls	r2, r3, #22
 8007cac:	d4ee      	bmi.n	8007c8c <__smakebuf_r+0x18>
 8007cae:	f023 0303 	bic.w	r3, r3, #3
 8007cb2:	f043 0302 	orr.w	r3, r3, #2
 8007cb6:	81a3      	strh	r3, [r4, #12]
 8007cb8:	e7e2      	b.n	8007c80 <__smakebuf_r+0xc>
 8007cba:	89a3      	ldrh	r3, [r4, #12]
 8007cbc:	6020      	str	r0, [r4, #0]
 8007cbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cc2:	81a3      	strh	r3, [r4, #12]
 8007cc4:	9b01      	ldr	r3, [sp, #4]
 8007cc6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007cca:	b15b      	cbz	r3, 8007ce4 <__smakebuf_r+0x70>
 8007ccc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007cd0:	4630      	mov	r0, r6
 8007cd2:	f000 f81d 	bl	8007d10 <_isatty_r>
 8007cd6:	b128      	cbz	r0, 8007ce4 <__smakebuf_r+0x70>
 8007cd8:	89a3      	ldrh	r3, [r4, #12]
 8007cda:	f023 0303 	bic.w	r3, r3, #3
 8007cde:	f043 0301 	orr.w	r3, r3, #1
 8007ce2:	81a3      	strh	r3, [r4, #12]
 8007ce4:	89a3      	ldrh	r3, [r4, #12]
 8007ce6:	431d      	orrs	r5, r3
 8007ce8:	81a5      	strh	r5, [r4, #12]
 8007cea:	e7cf      	b.n	8007c8c <__smakebuf_r+0x18>

08007cec <_fstat_r>:
 8007cec:	b538      	push	{r3, r4, r5, lr}
 8007cee:	4d07      	ldr	r5, [pc, #28]	@ (8007d0c <_fstat_r+0x20>)
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	4604      	mov	r4, r0
 8007cf4:	4608      	mov	r0, r1
 8007cf6:	4611      	mov	r1, r2
 8007cf8:	602b      	str	r3, [r5, #0]
 8007cfa:	f7f8 ffbc 	bl	8000c76 <_fstat>
 8007cfe:	1c43      	adds	r3, r0, #1
 8007d00:	d102      	bne.n	8007d08 <_fstat_r+0x1c>
 8007d02:	682b      	ldr	r3, [r5, #0]
 8007d04:	b103      	cbz	r3, 8007d08 <_fstat_r+0x1c>
 8007d06:	6023      	str	r3, [r4, #0]
 8007d08:	bd38      	pop	{r3, r4, r5, pc}
 8007d0a:	bf00      	nop
 8007d0c:	20004c6c 	.word	0x20004c6c

08007d10 <_isatty_r>:
 8007d10:	b538      	push	{r3, r4, r5, lr}
 8007d12:	4d06      	ldr	r5, [pc, #24]	@ (8007d2c <_isatty_r+0x1c>)
 8007d14:	2300      	movs	r3, #0
 8007d16:	4604      	mov	r4, r0
 8007d18:	4608      	mov	r0, r1
 8007d1a:	602b      	str	r3, [r5, #0]
 8007d1c:	f7f8 ffbb 	bl	8000c96 <_isatty>
 8007d20:	1c43      	adds	r3, r0, #1
 8007d22:	d102      	bne.n	8007d2a <_isatty_r+0x1a>
 8007d24:	682b      	ldr	r3, [r5, #0]
 8007d26:	b103      	cbz	r3, 8007d2a <_isatty_r+0x1a>
 8007d28:	6023      	str	r3, [r4, #0]
 8007d2a:	bd38      	pop	{r3, r4, r5, pc}
 8007d2c:	20004c6c 	.word	0x20004c6c

08007d30 <_malloc_usable_size_r>:
 8007d30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d34:	1f18      	subs	r0, r3, #4
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	bfbc      	itt	lt
 8007d3a:	580b      	ldrlt	r3, [r1, r0]
 8007d3c:	18c0      	addlt	r0, r0, r3
 8007d3e:	4770      	bx	lr

08007d40 <_init>:
 8007d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d42:	bf00      	nop
 8007d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d46:	bc08      	pop	{r3}
 8007d48:	469e      	mov	lr, r3
 8007d4a:	4770      	bx	lr

08007d4c <_fini>:
 8007d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d4e:	bf00      	nop
 8007d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d52:	bc08      	pop	{r3}
 8007d54:	469e      	mov	lr, r3
 8007d56:	4770      	bx	lr
