// Seed: 2268430771
module module_0 (
    input tri id_0
    , id_22,
    output uwire id_1,
    input uwire id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5,
    output supply0 id_6,
    input supply1 id_7,
    output wor id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    output uwire id_12,
    output supply0 id_13
    , id_23,
    input tri id_14,
    output tri id_15,
    input supply1 id_16,
    output wire id_17,
    input wand id_18,
    output supply1 id_19,
    input supply0 id_20
);
  wire id_24;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    input wand id_3,
    output tri1 id_4
);
  wor  id_6 = 1 ? 1 : (1);
  wire id_7;
  module_0(
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_3,
      id_4,
      id_1,
      id_0,
      id_2,
      id_0,
      id_4,
      id_4,
      id_0,
      id_1,
      id_4,
      id_1,
      id_4,
      id_2,
      id_0,
      id_1
  );
  wire id_8;
endmodule
