/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   D:/ncs/gitbranch/myprj/nrf7002_stm32_qspi/shell/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   D:/ncs/gitbranch/nrf/dts/bindings, $ZEPHYR_BASE\dts\bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /connector
 *   4   /soc
 *   5   /soc/interrupt-controller@e000e100
 *   6   /clocks
 *   7   /clocks/clk-hse
 *   8   /clocks/pll@0
 *   9   /soc/rcc@58024400
 *   10  /soc/adc@40022100
 *   11  /dietemp
 *   12  /soc/pin-controller@58020000
 *   13  /soc/pin-controller@58020000/i2c4_scl_pd12
 *   14  /soc/pin-controller@58020000/i2c4_sda_pd13
 *   15  /soc/i2c@58001c00
 *   16  /soc/pin-controller@58020000/gpio@58021C00
 *   17  /soc/i2c@58001c00/ft5336@38
 *   18  /lvgl_pointer
 *   19  /memory@0
 *   20  /memory@20000000
 *   21  /memory@24000000
 *   22  /memory@30000000
 *   23  /memory@30010000
 *   24  /memory@38000000
 *   25  /memory@90000000
 *   26  /vbat
 *   27  /vref
 *   28  /clocks/clk-csi
 *   29  /clocks/clk-hsi
 *   30  /clocks/clk-hsi48
 *   31  /clocks/clk-lse
 *   32  /clocks/clk-lsi
 *   33  /clocks/perck
 *   34  /clocks/pll@1
 *   35  /clocks/pll@2
 *   36  /cpus
 *   37  /cpus/cpu@0
 *   38  /cpus/cpu@0/mpu@e000ed90
 *   39  /gpio_keys
 *   40  /soc/pin-controller@58020000/gpio@58020800
 *   41  /gpio_keys/button
 *   42  /leds
 *   43  /soc/pin-controller@58020000/gpio@58021800
 *   44  /leds/led_0
 *   45  /leds/led_1
 *   46  /soc/adc@40022000
 *   47  /soc/adc@40022300
 *   48  /soc/bdma@58025400
 *   49  /can-phy0
 *   50  /soc/pin-controller@58020000/fdcan1_rx_pa11
 *   51  /soc/pin-controller@58020000/fdcan1_tx_pa12
 *   52  /soc/can@4000a000
 *   53  /soc/can@4000a400
 *   54  /soc/cryp@48021000
 *   55  /soc/dac@40007400
 *   56  /soc/dma@40020000
 *   57  /soc/dma@40020400
 *   58  /soc/dmamux@40020800
 *   59  /soc/dmamux@58025800
 *   60  /soc/ethernet@40028000
 *   61  /soc/i2c@40005400
 *   62  /soc/i2c@40005800
 *   63  /soc/i2c@40005c00
 *   64  /soc/interrupt-controller@58000000
 *   65  /soc/memory@38800000
 *   66  /soc/octospi@5200a000
 *   67  /soc/quadspi@52005000
 *   68  /soc/rng@48021800
 *   69  /soc/rtc@58004000
 *   70  /soc/rcc@58024400/reset-controller
 *   71  /soc/sdmmc@48022400
 *   72  /soc/pin-controller@58020000/gpio@58022000
 *   73  /soc/pin-controller@58020000/sdmmc1_ck_pc12
 *   74  /soc/pin-controller@58020000/sdmmc1_cmd_pd2
 *   75  /soc/pin-controller@58020000/sdmmc1_d0_pc8
 *   76  /soc/pin-controller@58020000/sdmmc1_d1_pc9
 *   77  /soc/pin-controller@58020000/sdmmc1_d2_pc10
 *   78  /soc/pin-controller@58020000/sdmmc1_d3_pc11
 *   79  /soc/sdmmc@52007000
 *   80  /soc/serial@40004400
 *   81  /soc/serial@40004800
 *   82  /soc/pin-controller@58020000/uart4_rx_ph14
 *   83  /soc/pin-controller@58020000/uart4_tx_ph13
 *   84  /soc/serial@40004c00
 *   85  /soc/serial@40005000
 *   86  /soc/serial@40007800
 *   87  /soc/serial@40007c00
 *   88  /soc/pin-controller@58020000/usart1_rx_pa10
 *   89  /soc/pin-controller@58020000/usart1_tx_pa9
 *   90  /soc/serial@40011000
 *   91  /soc/serial@40011400
 *   92  /soc/serial@58000c00
 *   93  /soc/pin-controller@58020000/spi2_miso_pb14
 *   94  /soc/pin-controller@58020000/spi2_mosi_pb15
 *   95  /soc/pin-controller@58020000/spi2_nss_pi0
 *   96  /soc/pin-controller@58020000/spi2_sck_pa12
 *   97  /soc/spi@40003800
 *   98  /soc/spi@40003c00
 *   99  /soc/spi@40013000
 *   100 /soc/spi@40013400
 *   101 /soc/spi@40015000
 *   102 /soc/spi@58001400
 *   103 /soc/timer@e000e010
 *   104 /soc/timers@40002400
 *   105 /otghs_fs_phy
 *   106 /soc/usb@40040000
 *   107 /soc/watchdog@50003000
 *   108 /soc/watchdog@58004800
 *   109 /sdram@d0000000
 *   110 /soc/pin-controller@58020000/gpio@58020000
 *   111 /soc/pin-controller@58020000/ltdc_b0_pj12
 *   112 /soc/pin-controller@58020000/ltdc_b1_pj13
 *   113 /soc/pin-controller@58020000/ltdc_b2_pj14
 *   114 /soc/pin-controller@58020000/ltdc_b3_pj15
 *   115 /soc/pin-controller@58020000/ltdc_b4_pk3
 *   116 /soc/pin-controller@58020000/ltdc_b5_pk4
 *   117 /soc/pin-controller@58020000/ltdc_b6_pk5
 *   118 /soc/pin-controller@58020000/ltdc_b7_pk6
 *   119 /soc/pin-controller@58020000/ltdc_clk_pi14
 *   120 /soc/pin-controller@58020000/ltdc_de_pk7
 *   121 /soc/pin-controller@58020000/ltdc_g0_pj7
 *   122 /soc/pin-controller@58020000/ltdc_g1_pj8
 *   123 /soc/pin-controller@58020000/ltdc_g2_pj9
 *   124 /soc/pin-controller@58020000/ltdc_g3_pj10
 *   125 /soc/pin-controller@58020000/ltdc_g4_pj11
 *   126 /soc/pin-controller@58020000/ltdc_g5_pk0
 *   127 /soc/pin-controller@58020000/ltdc_g6_pk1
 *   128 /soc/pin-controller@58020000/ltdc_g7_pk2
 *   129 /soc/pin-controller@58020000/ltdc_hsync_pi12
 *   130 /soc/pin-controller@58020000/ltdc_r0_pi15
 *   131 /soc/pin-controller@58020000/ltdc_r1_pj0
 *   132 /soc/pin-controller@58020000/ltdc_r2_pj1
 *   133 /soc/pin-controller@58020000/ltdc_r3_pj2
 *   134 /soc/pin-controller@58020000/ltdc_r4_pj3
 *   135 /soc/pin-controller@58020000/ltdc_r5_pj4
 *   136 /soc/pin-controller@58020000/ltdc_r6_pj5
 *   137 /soc/pin-controller@58020000/ltdc_r7_pj6
 *   138 /soc/pin-controller@58020000/ltdc_vsync_pi13
 *   139 /soc/display-controller@50001000
 *   140 /soc/display-controller@50001000/display-timings
 *   141 /soc/flash-controller@52002000
 *   142 /soc/flash-controller@52002000/flash@8000000
 *   143 /soc/pin-controller@58020000/fmc_a0_pf0
 *   144 /soc/pin-controller@58020000/fmc_a10_pg0
 *   145 /soc/pin-controller@58020000/fmc_a11_pg1
 *   146 /soc/pin-controller@58020000/fmc_a14_pg4
 *   147 /soc/pin-controller@58020000/fmc_a15_pg5
 *   148 /soc/pin-controller@58020000/fmc_a1_pf1
 *   149 /soc/pin-controller@58020000/fmc_a2_pf2
 *   150 /soc/pin-controller@58020000/fmc_a3_pf3
 *   151 /soc/pin-controller@58020000/fmc_a4_pf4
 *   152 /soc/pin-controller@58020000/fmc_a5_pf5
 *   153 /soc/pin-controller@58020000/fmc_a6_pf12
 *   154 /soc/pin-controller@58020000/fmc_a7_pf13
 *   155 /soc/pin-controller@58020000/fmc_a8_pf14
 *   156 /soc/pin-controller@58020000/fmc_a9_pf15
 *   157 /soc/pin-controller@58020000/fmc_d0_pd14
 *   158 /soc/pin-controller@58020000/fmc_d10_pe13
 *   159 /soc/pin-controller@58020000/fmc_d11_pe14
 *   160 /soc/pin-controller@58020000/fmc_d12_pe15
 *   161 /soc/pin-controller@58020000/fmc_d13_pd8
 *   162 /soc/pin-controller@58020000/fmc_d14_pd9
 *   163 /soc/pin-controller@58020000/fmc_d15_pd10
 *   164 /soc/pin-controller@58020000/fmc_d1_pd15
 *   165 /soc/pin-controller@58020000/fmc_d2_pd0
 *   166 /soc/pin-controller@58020000/fmc_d3_pd1
 *   167 /soc/pin-controller@58020000/fmc_d4_pe7
 *   168 /soc/pin-controller@58020000/fmc_d5_pe8
 *   169 /soc/pin-controller@58020000/fmc_d6_pe9
 *   170 /soc/pin-controller@58020000/fmc_d7_pe10
 *   171 /soc/pin-controller@58020000/fmc_d8_pe11
 *   172 /soc/pin-controller@58020000/fmc_d9_pe12
 *   173 /soc/pin-controller@58020000/fmc_nbl0_pe0
 *   174 /soc/pin-controller@58020000/fmc_nbl1_pe1
 *   175 /soc/pin-controller@58020000/fmc_sdcke1_ph7
 *   176 /soc/pin-controller@58020000/fmc_sdclk_pg8
 *   177 /soc/pin-controller@58020000/fmc_sdncas_pg15
 *   178 /soc/pin-controller@58020000/fmc_sdne1_ph6
 *   179 /soc/pin-controller@58020000/fmc_sdnras_pf11
 *   180 /soc/pin-controller@58020000/fmc_sdnwe_ph5
 *   181 /soc/memory-controller@52004000
 *   182 /soc/memory-controller@52004000/sdram
 *   183 /soc/memory-controller@52004000/sdram/bank@1
 *   184 /soc/pin-controller@58020000/octospim_p1_clk_pf10
 *   185 /soc/pin-controller@58020000/octospim_p1_dqs_pc5
 *   186 /soc/pin-controller@58020000/octospim_p1_io2_pe2
 *   187 /soc/pin-controller@58020000/octospim_p1_io3_pa1_c
 *   188 /soc/pin-controller@58020000/octospim_p1_io4_pc1
 *   189 /soc/pin-controller@58020000/octospim_p1_io5_ph3
 *   190 /soc/pin-controller@58020000/octospim_p1_io6_pg9
 *   191 /soc/pin-controller@58020000/octospim_p1_io7_pd7
 *   192 /soc/pin-controller@58020000/octospim_p1_ncs_pb6
 *   193 /soc/pin-controller@58020000/octospim_p2_io0_pi9
 *   194 /soc/pin-controller@58020000/octospim_p2_io1_pi10
 *   195 /soc/octospi@52005000
 *   196 /soc/octospi@52005000/ospi-nor-flash@0
 *   197 /soc/octospi@52005000/ospi-nor-flash@0/partitions
 *   198 /soc/octospi@52005000/ospi-nor-flash@0/partitions/partition@0
 *   199 /soc/pin-controller@58020000/gpio@58020400
 *   200 /soc/pin-controller@58020000/gpio@58020C00
 *   201 /soc/pin-controller@58020000/gpio@58021000
 *   202 /soc/pin-controller@58020000/gpio@58021400
 *   203 /soc/pin-controller@58020000/gpio@58022400
 *   204 /soc/pin-controller@58020000/gpio@58022800
 *   205 /soc/timers@40000000
 *   206 /soc/timers@40000000/counter
 *   207 /soc/timers@40000000/pwm
 *   208 /soc/timers@40000400
 *   209 /soc/timers@40000400/counter
 *   210 /soc/timers@40000400/pwm
 *   211 /soc/timers@40000800
 *   212 /soc/timers@40000800/counter
 *   213 /soc/timers@40000800/pwm
 *   214 /soc/timers@40000c00
 *   215 /soc/timers@40000c00/counter
 *   216 /soc/timers@40000c00/pwm
 *   217 /soc/timers@40001000
 *   218 /soc/timers@40001000/counter
 *   219 /soc/timers@40001400
 *   220 /soc/timers@40001400/counter
 *   221 /soc/timers@40001800
 *   222 /soc/timers@40001800/counter
 *   223 /soc/timers@40001800/pwm
 *   224 /soc/timers@40001c00
 *   225 /soc/timers@40001c00/counter
 *   226 /soc/timers@40001c00/pwm
 *   227 /soc/timers@40002000
 *   228 /soc/timers@40002000/counter
 *   229 /soc/timers@40002000/pwm
 *   230 /soc/timers@40010000
 *   231 /soc/timers@40010000/pwm
 *   232 /soc/timers@40010400
 *   233 /soc/timers@40010400/pwm
 *   234 /soc/timers@40014000
 *   235 /soc/timers@40014000/counter
 *   236 /soc/timers@40014000/pwm
 *   237 /soc/timers@40014400
 *   238 /soc/timers@40014400/counter
 *   239 /soc/timers@40014400/pwm
 *   240 /soc/timers@40014800
 *   241 /soc/timers@40014800/counter
 *   242 /soc/timers@40014800/pwm
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"

/* Helper macros for child nodes of this node. */
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_90000000) fn(DT_N_S_clocks) fn(DT_N_S_dietemp) fn(DT_N_S_vbat) fn(DT_N_S_vref) fn(DT_N_S_memory_24000000) fn(DT_N_S_memory_30000000) fn(DT_N_S_memory_30010000) fn(DT_N_S_memory_38000000) fn(DT_N_S_memory_20000000) fn(DT_N_S_memory_0) fn(DT_N_S_otghs_fs_phy) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) fn(DT_N_S_lvgl_pointer) fn(DT_N_S_sdram_d0000000) fn(DT_N_S_can_phy0)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_90000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_dietemp) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vbat) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vref) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_24000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30010000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_38000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_otghs_fs_phy) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_lvgl_pointer) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sdram_d0000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_can_phy0)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_90000000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_dietemp, __VA_ARGS__) fn(DT_N_S_vbat, __VA_ARGS__) fn(DT_N_S_vref, __VA_ARGS__) fn(DT_N_S_memory_24000000, __VA_ARGS__) fn(DT_N_S_memory_30000000, __VA_ARGS__) fn(DT_N_S_memory_30010000, __VA_ARGS__) fn(DT_N_S_memory_38000000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_memory_0, __VA_ARGS__) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_lvgl_pointer, __VA_ARGS__) fn(DT_N_S_sdram_d0000000, __VA_ARGS__) fn(DT_N_S_can_phy0, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_90000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_dietemp, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vbat, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vref, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_24000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30010000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_38000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_lvgl_pointer, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sdram_d0000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_can_phy0, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_90000000) fn(DT_N_S_clocks) fn(DT_N_S_memory_24000000) fn(DT_N_S_memory_30000000) fn(DT_N_S_memory_30010000) fn(DT_N_S_memory_38000000) fn(DT_N_S_memory_20000000) fn(DT_N_S_memory_0) fn(DT_N_S_otghs_fs_phy) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) fn(DT_N_S_lvgl_pointer) fn(DT_N_S_sdram_d0000000) fn(DT_N_S_can_phy0)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_90000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_24000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30010000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_38000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_otghs_fs_phy) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_lvgl_pointer) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sdram_d0000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_can_phy0)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_90000000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_memory_24000000, __VA_ARGS__) fn(DT_N_S_memory_30000000, __VA_ARGS__) fn(DT_N_S_memory_30010000, __VA_ARGS__) fn(DT_N_S_memory_38000000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_memory_0, __VA_ARGS__) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_lvgl_pointer, __VA_ARGS__) fn(DT_N_S_sdram_d0000000, __VA_ARGS__) fn(DT_N_S_can_phy0, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_90000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_24000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30010000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_38000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_lvgl_pointer, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sdram_d0000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_can_phy0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /connector */ \
	4, /* /soc */ \
	6, /* /clocks */ \
	11, /* /dietemp */ \
	18, /* /lvgl_pointer */ \
	19, /* /memory@0 */ \
	20, /* /memory@20000000 */ \
	21, /* /memory@24000000 */ \
	22, /* /memory@30000000 */ \
	23, /* /memory@30010000 */ \
	24, /* /memory@38000000 */ \
	25, /* /memory@90000000 */ \
	26, /* /vbat */ \
	27, /* /vref */ \
	36, /* /cpus */ \
	39, /* /gpio_keys */ \
	42, /* /leds */ \
	49, /* /can-phy0 */ \
	105, /* /otghs_fs_phy */ \
	109, /* /sdram@d0000000 */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_st_stm32h7b3i_dk DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_COMPAT_MATCHES_st_stm32h7b3i_dk 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "stm32h7b3i-dk"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"st,stm32h7b3i-dk"}
#define DT_N_P_compatible_IDX_0 "st,stm32h7b3i-dk"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7b3i-dk
#define DT_N_P_compatible_IDX_0_STRING_TOKEN st_stm32h7b3i_dk
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7B3I_DK
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /connector
 *
 * Node identifier: DT_N_S_connector
 *
 * Binding (compatible = arduino-header-r3):
 *   $ZEPHYR_BASE\dts\bindings\gpio\arduino-header-r3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_connector_PATH "/connector"

/* Node's name with unit-address: */
#define DT_N_S_connector_FULL_NAME "connector"

/* Node parent (/) identifier: */
#define DT_N_S_connector_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_connector_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_connector_FOREACH_CHILD(fn) 
#define DT_N_S_connector_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_connector_ORD 3
#define DT_N_S_connector_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_connector_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_connector_EXISTS 1
#define DT_N_INST_0_arduino_header_r3 DT_N_S_connector
#define DT_N_NODELABEL_arduino_header DT_N_S_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_connector_REG_NUM 0
#define DT_N_S_connector_RANGES_NUM 0
#define DT_N_S_connector_FOREACH_RANGE(fn) 
#define DT_N_S_connector_IRQ_NUM 0
#define DT_N_S_connector_COMPAT_MATCHES_arduino_header_r3 1
#define DT_N_S_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_connector_P_compatible {"arduino-header-r3"}
#define DT_N_S_connector_P_compatible_IDX_0 "arduino-header-r3"
#define DT_N_S_connector_P_compatible_IDX_0_STRING_UNQUOTED arduino-header-r3
#define DT_N_S_connector_P_compatible_IDX_0_STRING_TOKEN arduino_header_r3
#define DT_N_S_connector_P_compatible_IDX_0_STRING_UPPER_TOKEN ARDUINO_HEADER_R3
#define DT_N_S_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_LEN 1
#define DT_N_S_connector_P_compatible_EXISTS 1
#define DT_N_S_connector_P_wakeup_source 0
#define DT_N_S_connector_P_wakeup_source_EXISTS 1
#define DT_N_S_connector_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_connector_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc_S_rcc_58024400) fn(DT_N_S_soc_S_interrupt_controller_58000000) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc_S_watchdog_58004800) fn(DT_N_S_soc_S_watchdog_50003000) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_serial_40004800) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_serial_40005000) fn(DT_N_S_soc_S_serial_40011400) fn(DT_N_S_soc_S_serial_40007800) fn(DT_N_S_soc_S_serial_40007c00) fn(DT_N_S_soc_S_serial_58000c00) fn(DT_N_S_soc_S_rtc_58004000) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_i2c_40005c00) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_spi_40003800) fn(DT_N_S_soc_S_spi_40003c00) fn(DT_N_S_soc_S_spi_40013400) fn(DT_N_S_soc_S_spi_40015000) fn(DT_N_S_soc_S_spi_58001400) fn(DT_N_S_soc_S_can_4000a000) fn(DT_N_S_soc_S_can_4000a400) fn(DT_N_S_soc_S_timers_40010000) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc_S_timers_40001000) fn(DT_N_S_soc_S_timers_40001400) fn(DT_N_S_soc_S_timers_40010400) fn(DT_N_S_soc_S_timers_40001800) fn(DT_N_S_soc_S_timers_40001c00) fn(DT_N_S_soc_S_timers_40002000) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc_S_timers_40002400) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc_S_adc_40022100) fn(DT_N_S_soc_S_adc_40022300) fn(DT_N_S_soc_S_dac_40007400) fn(DT_N_S_soc_S_dma_40020000) fn(DT_N_S_soc_S_dma_40020400) fn(DT_N_S_soc_S_bdma_58025400) fn(DT_N_S_soc_S_dmamux_40020800) fn(DT_N_S_soc_S_dmamux_58025800) fn(DT_N_S_soc_S_rng_48021800) fn(DT_N_S_soc_S_sdmmc_52007000) fn(DT_N_S_soc_S_sdmmc_48022400) fn(DT_N_S_soc_S_ethernet_40028000) fn(DT_N_S_soc_S_memory_controller_52004000) fn(DT_N_S_soc_S_memory_38800000) fn(DT_N_S_soc_S_quadspi_52005000) fn(DT_N_S_soc_S_usb_40040000) fn(DT_N_S_soc_S_display_controller_50001000) fn(DT_N_S_soc_S_octospi_52005000) fn(DT_N_S_soc_S_octospi_5200a000) fn(DT_N_S_soc_S_cryp_48021000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rcc_58024400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_58000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_58004800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_50003000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40007800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40007c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_58000c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_58004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_58001c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40003800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40003c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40015000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_58001400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40010000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40010400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40002400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022300) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_40007400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_bdma_58025400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmamux_40020800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmamux_58025800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rng_48021800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_52007000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_48022400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_40028000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_52004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_38800000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_quadspi_52005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usb_40040000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_display_controller_50001000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_octospi_52005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_octospi_5200a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_cryp_48021000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_58004800, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_50003000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_58000c00, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_58004000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005c00, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40003800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40003c00, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_58001400, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002400, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022100, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022300, __VA_ARGS__) fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020400, __VA_ARGS__) fn(DT_N_S_soc_S_bdma_58025400, __VA_ARGS__) fn(DT_N_S_soc_S_dmamux_40020800, __VA_ARGS__) fn(DT_N_S_soc_S_dmamux_58025800, __VA_ARGS__) fn(DT_N_S_soc_S_rng_48021800, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_52007000, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_48022400, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_38800000, __VA_ARGS__) fn(DT_N_S_soc_S_quadspi_52005000, __VA_ARGS__) fn(DT_N_S_soc_S_usb_40040000, __VA_ARGS__) fn(DT_N_S_soc_S_display_controller_50001000, __VA_ARGS__) fn(DT_N_S_soc_S_octospi_52005000, __VA_ARGS__) fn(DT_N_S_soc_S_octospi_5200a000, __VA_ARGS__) fn(DT_N_S_soc_S_cryp_48021000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_58004800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_50003000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40007800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40007c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_58000c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_58004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40003800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40003c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_58001400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40010400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40002400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022300, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_bdma_58025400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmamux_40020800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmamux_58025800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rng_48021800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_52007000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_48022400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_40028000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_52004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_38800000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_quadspi_52005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usb_40040000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_display_controller_50001000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_octospi_52005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_octospi_5200a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_cryp_48021000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc_S_rcc_58024400) fn(DT_N_S_soc_S_interrupt_controller_58000000) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc_S_can_4000a000) fn(DT_N_S_soc_S_octospi_52005000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rcc_58024400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_58000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_58001c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_octospi_52005000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_octospi_52005000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_octospi_52005000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 4
#define DT_N_S_soc_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	10, /* /soc/adc@40022100 */ \
	12, /* /soc/pin-controller@58020000 */ \
	15, /* /soc/i2c@58001c00 */ \
	46, /* /soc/adc@40022000 */ \
	47, /* /soc/adc@40022300 */ \
	48, /* /soc/bdma@58025400 */ \
	52, /* /soc/can@4000a000 */ \
	53, /* /soc/can@4000a400 */ \
	54, /* /soc/cryp@48021000 */ \
	55, /* /soc/dac@40007400 */ \
	56, /* /soc/dma@40020000 */ \
	57, /* /soc/dma@40020400 */ \
	58, /* /soc/dmamux@40020800 */ \
	59, /* /soc/dmamux@58025800 */ \
	60, /* /soc/ethernet@40028000 */ \
	61, /* /soc/i2c@40005400 */ \
	62, /* /soc/i2c@40005800 */ \
	63, /* /soc/i2c@40005c00 */ \
	64, /* /soc/interrupt-controller@58000000 */ \
	65, /* /soc/memory@38800000 */ \
	66, /* /soc/octospi@5200a000 */ \
	67, /* /soc/quadspi@52005000 */ \
	68, /* /soc/rng@48021800 */ \
	69, /* /soc/rtc@58004000 */ \
	71, /* /soc/sdmmc@48022400 */ \
	79, /* /soc/sdmmc@52007000 */ \
	80, /* /soc/serial@40004400 */ \
	81, /* /soc/serial@40004800 */ \
	84, /* /soc/serial@40004c00 */ \
	85, /* /soc/serial@40005000 */ \
	86, /* /soc/serial@40007800 */ \
	87, /* /soc/serial@40007c00 */ \
	90, /* /soc/serial@40011000 */ \
	91, /* /soc/serial@40011400 */ \
	92, /* /soc/serial@58000c00 */ \
	97, /* /soc/spi@40003800 */ \
	98, /* /soc/spi@40003c00 */ \
	99, /* /soc/spi@40013000 */ \
	100, /* /soc/spi@40013400 */ \
	101, /* /soc/spi@40015000 */ \
	102, /* /soc/spi@58001400 */ \
	103, /* /soc/timer@e000e010 */ \
	104, /* /soc/timers@40002400 */ \
	106, /* /soc/usb@40040000 */ \
	107, /* /soc/watchdog@50003000 */ \
	108, /* /soc/watchdog@58004800 */ \
	139, /* /soc/display-controller@50001000 */ \
	141, /* /soc/flash-controller@52002000 */ \
	181, /* /soc/memory-controller@52004000 */ \
	195, /* /soc/octospi@52005000 */ \
	205, /* /soc/timers@40000000 */ \
	208, /* /soc/timers@40000400 */ \
	211, /* /soc/timers@40000800 */ \
	214, /* /soc/timers@40000c00 */ \
	217, /* /soc/timers@40001000 */ \
	219, /* /soc/timers@40001400 */ \
	221, /* /soc/timers@40001800 */ \
	224, /* /soc/timers@40001c00 */ \
	227, /* /soc/timers@40002000 */ \
	230, /* /soc/timers@40010000 */ \
	232, /* /soc/timers@40010400 */ \
	234, /* /soc/timers@40014000 */ \
	237, /* /soc/timers@40014400 */ \
	240, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_st_stm32h7b3 DT_N_S_soc
#define DT_N_INST_0_st_stm32h7   DT_N_S_soc
#define DT_N_INST_0_simple_bus   DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_st_stm32h7b3 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_COMPAT_MODEL_IDX_0 "stm32h7b3"
#define DT_N_S_soc_COMPAT_MATCHES_st_stm32h7 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_COMPAT_MODEL_IDX_1 "stm32h7"
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"st,stm32h7b3", "st,stm32h7", "simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "st,stm32h7b3"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7b3
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN st_stm32h7b3
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7B3
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_1 "st,stm32h7"
#define DT_N_S_soc_P_compatible_IDX_1_STRING_UNQUOTED st,stm32h7
#define DT_N_S_soc_P_compatible_IDX_1_STRING_TOKEN st_stm32h7
#define DT_N_S_soc_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32H7
#define DT_N_S_soc_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_2 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_2_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_2_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_2_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0) \
	fn(DT_N_S_soc, compatible, 1) \
	fn(DT_N_S_soc, compatible, 2)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc, compatible, 2)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 3
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 5
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	10, /* /soc/adc@40022100 */ \
	15, /* /soc/i2c@58001c00 */ \
	46, /* /soc/adc@40022000 */ \
	47, /* /soc/adc@40022300 */ \
	48, /* /soc/bdma@58025400 */ \
	52, /* /soc/can@4000a000 */ \
	53, /* /soc/can@4000a400 */ \
	54, /* /soc/cryp@48021000 */ \
	56, /* /soc/dma@40020000 */ \
	57, /* /soc/dma@40020400 */ \
	58, /* /soc/dmamux@40020800 */ \
	59, /* /soc/dmamux@58025800 */ \
	60, /* /soc/ethernet@40028000 */ \
	61, /* /soc/i2c@40005400 */ \
	62, /* /soc/i2c@40005800 */ \
	63, /* /soc/i2c@40005c00 */ \
	64, /* /soc/interrupt-controller@58000000 */ \
	66, /* /soc/octospi@5200a000 */ \
	67, /* /soc/quadspi@52005000 */ \
	68, /* /soc/rng@48021800 */ \
	69, /* /soc/rtc@58004000 */ \
	71, /* /soc/sdmmc@48022400 */ \
	79, /* /soc/sdmmc@52007000 */ \
	80, /* /soc/serial@40004400 */ \
	81, /* /soc/serial@40004800 */ \
	84, /* /soc/serial@40004c00 */ \
	85, /* /soc/serial@40005000 */ \
	86, /* /soc/serial@40007800 */ \
	87, /* /soc/serial@40007c00 */ \
	90, /* /soc/serial@40011000 */ \
	91, /* /soc/serial@40011400 */ \
	92, /* /soc/serial@58000c00 */ \
	97, /* /soc/spi@40003800 */ \
	98, /* /soc/spi@40003c00 */ \
	99, /* /soc/spi@40013000 */ \
	100, /* /soc/spi@40013400 */ \
	101, /* /soc/spi@40015000 */ \
	102, /* /soc/spi@58001400 */ \
	104, /* /soc/timers@40002400 */ \
	106, /* /soc/usb@40040000 */ \
	107, /* /soc/watchdog@50003000 */ \
	139, /* /soc/display-controller@50001000 */ \
	141, /* /soc/flash-controller@52002000 */ \
	195, /* /soc/octospi@52005000 */ \
	205, /* /soc/timers@40000000 */ \
	208, /* /soc/timers@40000400 */ \
	211, /* /soc/timers@40000800 */ \
	214, /* /soc/timers@40000c00 */ \
	217, /* /soc/timers@40001000 */ \
	219, /* /soc/timers@40001400 */ \
	221, /* /soc/timers@40001800 */ \
	224, /* /soc/timers@40001c00 */ \
	227, /* /soc/timers@40002000 */ \
	230, /* /soc/timers@40010000 */ \
	232, /* /soc/timers@40010400 */ \
	234, /* /soc/timers@40014000 */ \
	237, /* /soc/timers@40014400 */ \
	240, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v7m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v7m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V7M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks
 *
 * Node identifier: DT_N_S_clocks
 */

/* Node's full path: */
#define DT_N_S_clocks_PATH "/clocks"

/* Node's name with unit-address: */
#define DT_N_S_clocks_FULL_NAME "clocks"

/* Node parent (/) identifier: */
#define DT_N_S_clocks_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi) fn(DT_N_S_clocks_S_clk_hsi48) fn(DT_N_S_clocks_S_clk_csi) fn(DT_N_S_clocks_S_clk_lse) fn(DT_N_S_clocks_S_clk_lsi) fn(DT_N_S_clocks_S_pll_0) fn(DT_N_S_clocks_S_pll_1) fn(DT_N_S_clocks_S_pll_2) fn(DT_N_S_clocks_S_perck)
#define DT_N_S_clocks_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hse) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi48) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_csi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lse) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lsi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_perck)
#define DT_N_S_clocks_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_csi, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lsi, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_1, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__) fn(DT_N_S_clocks_S_perck, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_csi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lsi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_perck, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi48) fn(DT_N_S_clocks_S_pll_0) fn(DT_N_S_clocks_S_pll_2)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hse) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi48) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_2)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_clocks_ORD 6
#define DT_N_S_clocks_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_SUPPORTS_ORDS \
	7, /* /clocks/clk-hse */ \
	8, /* /clocks/pll@0 */ \
	28, /* /clocks/clk-csi */ \
	29, /* /clocks/clk-hsi */ \
	30, /* /clocks/clk-hsi48 */ \
	31, /* /clocks/clk-lse */ \
	32, /* /clocks/clk-lsi */ \
	33, /* /clocks/perck */ \
	34, /* /clocks/pll@1 */ \
	35, /* /clocks/pll@2 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_REG_NUM 0
#define DT_N_S_clocks_RANGES_NUM 0
#define DT_N_S_clocks_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_IRQ_NUM 0
#define DT_N_S_clocks_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks/clk-hse
 *
 * Node identifier: DT_N_S_clocks_S_clk_hse
 *
 * Binding (compatible = st,stm32-hse-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32-hse-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_hse_PATH "/clocks/clk-hse"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_hse_FULL_NAME "clk-hse"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_hse_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_hse_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_hse_ORD 7
#define DT_N_S_clocks_S_clk_hse_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_hse_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_hse_SUPPORTS_ORDS \
	8, /* /clocks/pll@0 */ \
	35, /* /clocks/pll@2 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_hse_EXISTS 1
#define DT_N_INST_0_st_stm32_hse_clock DT_N_S_clocks_S_clk_hse
#define DT_N_NODELABEL_clk_hse         DT_N_S_clocks_S_clk_hse

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_hse_REG_NUM 0
#define DT_N_S_clocks_S_clk_hse_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_hse_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_hse_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_hse_COMPAT_MATCHES_st_stm32_hse_clock 1
#define DT_N_S_clocks_S_clk_hse_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_clk_hse_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_COMPAT_MODEL_IDX_0 "stm32-hse-clock"
#define DT_N_S_clocks_S_clk_hse_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_hse_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_hse_P_hse_bypass 0
#define DT_N_S_clocks_S_clk_hse_P_hse_bypass_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_clock_frequency 24000000
#define DT_N_S_clocks_S_clk_hse_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/pll@0
 *
 * Node identifier: DT_N_S_clocks_S_pll_0
 *
 * Binding (compatible = st,stm32h7-pll-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32h7-pll-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_0_PATH "/clocks/pll@0"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_0_FULL_NAME "pll@0"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_0_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_0_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_0_ORD 8
#define DT_N_S_clocks_S_pll_0_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_0_REQUIRES_ORDS \
	6, /* /clocks */ \
	7, /* /clocks/clk-hse */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_0_SUPPORTS_ORDS \
	9, /* /soc/rcc@58024400 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_0_EXISTS 1
#define DT_N_INST_0_st_stm32h7_pll_clock DT_N_S_clocks_S_pll_0
#define DT_N_NODELABEL_pll               DT_N_S_clocks_S_pll_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_0_REG_NUM 1
#define DT_N_S_clocks_S_pll_0_REG_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_clocks_S_pll_0_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_0_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_0_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_0_COMPAT_MATCHES_st_stm32h7_pll_clock 1
#define DT_N_S_clocks_S_pll_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_pll_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_COMPAT_MODEL_IDX_0 "stm32h7-pll-clock"
#define DT_N_S_clocks_S_pll_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_0_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_clocks_IDX_0_PH DT_N_S_clocks_S_clk_hse
#define DT_N_S_clocks_S_pll_0_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_0, clocks, 0)
#define DT_N_S_clocks_S_pll_0_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_0, clocks, 0)
#define DT_N_S_clocks_S_pll_0_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_0, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_0, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_P_clocks_LEN 1
#define DT_N_S_clocks_S_pll_0_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_div_m 12
#define DT_N_S_clocks_S_pll_0_P_div_m_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_mul_n 280
#define DT_N_S_clocks_S_pll_0_P_mul_n_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_div_p 2
#define DT_N_S_clocks_S_pll_0_P_div_p_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_div_q 7
#define DT_N_S_clocks_S_pll_0_P_div_q_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_div_r 2
#define DT_N_S_clocks_S_pll_0_P_div_r_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_status "okay"
#define DT_N_S_clocks_S_pll_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pll_0_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_0_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pll_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pll_0_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_0, status, 0)
#define DT_N_S_clocks_S_pll_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_0, status, 0)
#define DT_N_S_clocks_S_pll_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_0, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_0, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_P_status_LEN 1
#define DT_N_S_clocks_S_pll_0_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_compatible {"st,stm32h7-pll-clock"}
#define DT_N_S_clocks_S_pll_0_P_compatible_IDX_0 "st,stm32h7-pll-clock"
#define DT_N_S_clocks_S_pll_0_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-pll-clock
#define DT_N_S_clocks_S_pll_0_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_pll_clock
#define DT_N_S_clocks_S_pll_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_PLL_CLOCK
#define DT_N_S_clocks_S_pll_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_0, compatible, 0)
#define DT_N_S_clocks_S_pll_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_0, compatible, 0)
#define DT_N_S_clocks_S_pll_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_0_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_reg {0 /* 0x0 */}
#define DT_N_S_clocks_S_pll_0_P_reg_IDX_0 0
#define DT_N_S_clocks_S_pll_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_reg_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_0_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rcc@58024400
 *
 * Node identifier: DT_N_S_soc_S_rcc_58024400
 *
 * Binding (compatible = st,stm32h7-rcc):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32h7-rcc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rcc_58024400_PATH "/soc/rcc@58024400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rcc_58024400_FULL_NAME "rcc@58024400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rcc_58024400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rcc_58024400_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rcc_58024400_ORD 9
#define DT_N_S_soc_S_rcc_58024400_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rcc_58024400_REQUIRES_ORDS \
	4, /* /soc */ \
	8, /* /clocks/pll@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rcc_58024400_SUPPORTS_ORDS \
	10, /* /soc/adc@40022100 */ \
	15, /* /soc/i2c@58001c00 */ \
	16, /* /soc/pin-controller@58020000/gpio@58021C00 */ \
	40, /* /soc/pin-controller@58020000/gpio@58020800 */ \
	43, /* /soc/pin-controller@58020000/gpio@58021800 */ \
	46, /* /soc/adc@40022000 */ \
	47, /* /soc/adc@40022300 */ \
	48, /* /soc/bdma@58025400 */ \
	52, /* /soc/can@4000a000 */ \
	53, /* /soc/can@4000a400 */ \
	54, /* /soc/cryp@48021000 */ \
	55, /* /soc/dac@40007400 */ \
	56, /* /soc/dma@40020000 */ \
	57, /* /soc/dma@40020400 */ \
	58, /* /soc/dmamux@40020800 */ \
	59, /* /soc/dmamux@58025800 */ \
	60, /* /soc/ethernet@40028000 */ \
	61, /* /soc/i2c@40005400 */ \
	62, /* /soc/i2c@40005800 */ \
	63, /* /soc/i2c@40005c00 */ \
	65, /* /soc/memory@38800000 */ \
	66, /* /soc/octospi@5200a000 */ \
	67, /* /soc/quadspi@52005000 */ \
	68, /* /soc/rng@48021800 */ \
	69, /* /soc/rtc@58004000 */ \
	70, /* /soc/rcc@58024400/reset-controller */ \
	71, /* /soc/sdmmc@48022400 */ \
	72, /* /soc/pin-controller@58020000/gpio@58022000 */ \
	79, /* /soc/sdmmc@52007000 */ \
	80, /* /soc/serial@40004400 */ \
	81, /* /soc/serial@40004800 */ \
	84, /* /soc/serial@40004c00 */ \
	85, /* /soc/serial@40005000 */ \
	86, /* /soc/serial@40007800 */ \
	87, /* /soc/serial@40007c00 */ \
	90, /* /soc/serial@40011000 */ \
	91, /* /soc/serial@40011400 */ \
	92, /* /soc/serial@58000c00 */ \
	97, /* /soc/spi@40003800 */ \
	98, /* /soc/spi@40003c00 */ \
	99, /* /soc/spi@40013000 */ \
	100, /* /soc/spi@40013400 */ \
	101, /* /soc/spi@40015000 */ \
	102, /* /soc/spi@58001400 */ \
	104, /* /soc/timers@40002400 */ \
	106, /* /soc/usb@40040000 */ \
	107, /* /soc/watchdog@50003000 */ \
	110, /* /soc/pin-controller@58020000/gpio@58020000 */ \
	139, /* /soc/display-controller@50001000 */ \
	141, /* /soc/flash-controller@52002000 */ \
	181, /* /soc/memory-controller@52004000 */ \
	195, /* /soc/octospi@52005000 */ \
	199, /* /soc/pin-controller@58020000/gpio@58020400 */ \
	200, /* /soc/pin-controller@58020000/gpio@58020C00 */ \
	201, /* /soc/pin-controller@58020000/gpio@58021000 */ \
	202, /* /soc/pin-controller@58020000/gpio@58021400 */ \
	203, /* /soc/pin-controller@58020000/gpio@58022400 */ \
	204, /* /soc/pin-controller@58020000/gpio@58022800 */ \
	205, /* /soc/timers@40000000 */ \
	208, /* /soc/timers@40000400 */ \
	211, /* /soc/timers@40000800 */ \
	214, /* /soc/timers@40000c00 */ \
	217, /* /soc/timers@40001000 */ \
	219, /* /soc/timers@40001400 */ \
	221, /* /soc/timers@40001800 */ \
	224, /* /soc/timers@40001c00 */ \
	227, /* /soc/timers@40002000 */ \
	230, /* /soc/timers@40010000 */ \
	232, /* /soc/timers@40010400 */ \
	234, /* /soc/timers@40014000 */ \
	237, /* /soc/timers@40014400 */ \
	240, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rcc_58024400_EXISTS 1
#define DT_N_INST_0_st_stm32h7_rcc DT_N_S_soc_S_rcc_58024400
#define DT_N_NODELABEL_rcc         DT_N_S_soc_S_rcc_58024400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rcc_58024400_REG_NUM 1
#define DT_N_S_soc_S_rcc_58024400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_REG_IDX_0_VAL_ADDRESS 1476543488 /* 0x58024400 */
#define DT_N_S_soc_S_rcc_58024400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rcc_58024400_RANGES_NUM 0
#define DT_N_S_soc_S_rcc_58024400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rcc_58024400_IRQ_NUM 0
#define DT_N_S_soc_S_rcc_58024400_COMPAT_MATCHES_st_stm32h7_rcc 1
#define DT_N_S_soc_S_rcc_58024400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rcc_58024400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_COMPAT_MODEL_IDX_0 "stm32h7-rcc"
#define DT_N_S_soc_S_rcc_58024400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rcc_58024400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rcc_58024400_P_reg {1476543488 /* 0x58024400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rcc_58024400_P_reg_IDX_0 1476543488
#define DT_N_S_soc_S_rcc_58024400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rcc_58024400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_reg_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_clock_frequency 280000000
#define DT_N_S_soc_S_rcc_58024400_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d1cpre 1
#define DT_N_S_soc_S_rcc_58024400_P_d1cpre_ENUM_IDX 0
#define DT_N_S_soc_S_rcc_58024400_P_d1cpre_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d1cpre_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_hpre 1
#define DT_N_S_soc_S_rcc_58024400_P_hpre_ENUM_IDX 0
#define DT_N_S_soc_S_rcc_58024400_P_hpre_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_hpre_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d1ppre 2
#define DT_N_S_soc_S_rcc_58024400_P_d1ppre_ENUM_IDX 1
#define DT_N_S_soc_S_rcc_58024400_P_d1ppre_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d1ppre_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre1 2
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre1_ENUM_IDX 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre1_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre1_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre2 2
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre2_ENUM_IDX 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre2_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre2_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d3ppre 2
#define DT_N_S_soc_S_rcc_58024400_P_d3ppre_ENUM_IDX 1
#define DT_N_S_soc_S_rcc_58024400_P_d3ppre_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d3ppre_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_compatible {"st,stm32h7-rcc"}
#define DT_N_S_soc_S_rcc_58024400_P_compatible_IDX_0 "st,stm32h7-rcc"
#define DT_N_S_soc_S_rcc_58024400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-rcc
#define DT_N_S_soc_S_rcc_58024400_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_rcc
#define DT_N_S_soc_S_rcc_58024400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_RCC
#define DT_N_S_soc_S_rcc_58024400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rcc_58024400, compatible, 0)
#define DT_N_S_soc_S_rcc_58024400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_58024400, compatible, 0)
#define DT_N_S_soc_S_rcc_58024400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_58024400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_58024400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_P_compatible_LEN 1
#define DT_N_S_soc_S_rcc_58024400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_clocks_IDX_0_PH DT_N_S_clocks_S_pll_0
#define DT_N_S_soc_S_rcc_58024400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rcc_58024400, clocks, 0)
#define DT_N_S_soc_S_rcc_58024400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_58024400, clocks, 0)
#define DT_N_S_soc_S_rcc_58024400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_58024400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_58024400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_P_clocks_LEN 1
#define DT_N_S_soc_S_rcc_58024400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_wakeup_source 0
#define DT_N_S_soc_S_rcc_58024400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rcc_58024400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022100
 *
 * Node identifier: DT_N_S_soc_S_adc_40022100
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE\dts\bindings\adc\st,stm32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022100_PATH "/soc/adc@40022100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022100_FULL_NAME "adc@40022100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40022100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022100_CHILD_IDX 46

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022100_ORD 10
#define DT_N_S_soc_S_adc_40022100_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022100_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022100_SUPPORTS_ORDS \
	11, /* /dietemp */ \
	26, /* /vbat */ \
	27, /* /vref */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022100_EXISTS 1
#define DT_N_INST_1_st_stm32_adc DT_N_S_soc_S_adc_40022100
#define DT_N_NODELABEL_adc2      DT_N_S_soc_S_adc_40022100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022100_REG_NUM 1
#define DT_N_S_soc_S_adc_40022100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_REG_IDX_0_VAL_ADDRESS 1073881344 /* 0x40022100 */
#define DT_N_S_soc_S_adc_40022100_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_40022100_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022100_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_40022100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_adc_40022100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_COMPAT_MODEL_IDX_0 "stm32-adc"
#define DT_N_S_soc_S_adc_40022100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022100_P_reg {1073881344 /* 0x40022100 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_40022100_P_reg_IDX_0 1073881344
#define DT_N_S_soc_S_adc_40022100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_40022100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022100, clocks, 0)
#define DT_N_S_soc_S_adc_40022100_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022100, clocks, 0)
#define DT_N_S_soc_S_adc_40022100_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_40022100_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_adc_40022100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_40022100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_vref_mv 3300
#define DT_N_S_soc_S_adc_40022100_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_temp_channel 18
#define DT_N_S_soc_S_adc_40022100_P_temp_channel_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_vref_channel 19
#define DT_N_S_soc_S_adc_40022100_P_vref_channel_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_vbat_channel 14
#define DT_N_S_soc_S_adc_40022100_P_vbat_channel_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_resolutions {8446476 /* 0x80e20c */, 7725580 /* 0x75e20c */, 6742540 /* 0x66e20c */, 5497356 /* 0x53e20c */, 4710924 /* 0x47e20c */}
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_0 8446476
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_1 7725580
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_2 6742540
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_3 5497356
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_4 4710924
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_resolutions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022100, resolutions, 0) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 1) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 2) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 3) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 4)
#define DT_N_S_soc_S_adc_40022100_P_resolutions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022100, resolutions, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 4)
#define DT_N_S_soc_S_adc_40022100_P_resolutions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022100, resolutions, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_resolutions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022100, resolutions, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_resolutions_LEN 5
#define DT_N_S_soc_S_adc_40022100_P_resolutions_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times {2 /* 0x2 */, 3 /* 0x3 */, 9 /* 0x9 */, 17 /* 0x11 */, 33 /* 0x21 */, 65 /* 0x41 */, 388 /* 0x184 */, 811 /* 0x32b */}
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_0 2
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_1 3
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_2 9
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_3 17
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_4 33
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_5 65
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_5_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_6 388
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_6_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_7 811
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_7_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022100, sampling_times, 0) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 1) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 2) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 3) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 4) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 5) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 6) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 7)
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022100, sampling_times, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 7)
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022100, sampling_times, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022100, sampling_times, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_LEN 8
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_status "disabled"
#define DT_N_S_soc_S_adc_40022100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_40022100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_40022100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_40022100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_40022100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40022100_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_adc_40022100_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_40022100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022100, status, 0)
#define DT_N_S_soc_S_adc_40022100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022100, status, 0)
#define DT_N_S_soc_S_adc_40022100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_status_LEN 1
#define DT_N_S_soc_S_adc_40022100_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_40022100_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_40022100_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-adc
#define DT_N_S_soc_S_adc_40022100_P_compatible_IDX_0_STRING_TOKEN st_stm32_adc
#define DT_N_S_soc_S_adc_40022100_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_ADC
#define DT_N_S_soc_S_adc_40022100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022100, compatible, 0)
#define DT_N_S_soc_S_adc_40022100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022100, compatible, 0)
#define DT_N_S_soc_S_adc_40022100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40022100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40022100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_40022100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /dietemp
 *
 * Node identifier: DT_N_S_dietemp
 *
 * Binding (compatible = st,stm32-temp-cal):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-temp-cal.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_dietemp_PATH "/dietemp"

/* Node's name with unit-address: */
#define DT_N_S_dietemp_FULL_NAME "dietemp"

/* Node parent (/) identifier: */
#define DT_N_S_dietemp_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_dietemp_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_dietemp_FOREACH_CHILD(fn) 
#define DT_N_S_dietemp_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_dietemp_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_dietemp_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_dietemp_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_dietemp_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_dietemp_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_dietemp_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_dietemp_ORD 11
#define DT_N_S_dietemp_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_dietemp_REQUIRES_ORDS \
	0, /* / */ \
	10, /* /soc/adc@40022100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_dietemp_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_dietemp_EXISTS 1
#define DT_N_INST_0_st_stm32_temp_cal DT_N_S_dietemp
#define DT_N_NODELABEL_die_temp       DT_N_S_dietemp

/* Macros for properties that are special in the specification: */
#define DT_N_S_dietemp_REG_NUM 0
#define DT_N_S_dietemp_RANGES_NUM 0
#define DT_N_S_dietemp_FOREACH_RANGE(fn) 
#define DT_N_S_dietemp_IRQ_NUM 0
#define DT_N_S_dietemp_COMPAT_MATCHES_st_stm32_temp_cal 1
#define DT_N_S_dietemp_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_dietemp_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_dietemp_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_dietemp_COMPAT_MODEL_IDX_0 "stm32-temp-cal"
#define DT_N_S_dietemp_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_dietemp_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_dietemp_P_ts_cal2_addr 150992920
#define DT_N_S_dietemp_P_ts_cal2_addr_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal2_temp 130
#define DT_N_S_dietemp_P_ts_cal2_temp_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal1_addr 150992916
#define DT_N_S_dietemp_P_ts_cal1_addr_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal1_temp 30
#define DT_N_S_dietemp_P_ts_cal1_temp_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal_vrefanalog 3300
#define DT_N_S_dietemp_P_ts_cal_vrefanalog_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal_resolution 16
#define DT_N_S_dietemp_P_ts_cal_resolution_ENUM_IDX 2
#define DT_N_S_dietemp_P_ts_cal_resolution_ENUM_VAL_16_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal_resolution_EXISTS 1
#define DT_N_S_dietemp_P_status "disabled"
#define DT_N_S_dietemp_P_status_STRING_UNQUOTED disabled
#define DT_N_S_dietemp_P_status_STRING_TOKEN disabled
#define DT_N_S_dietemp_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_dietemp_P_status_IDX_0 "disabled"
#define DT_N_S_dietemp_P_status_IDX_0_EXISTS 1
#define DT_N_S_dietemp_P_status_ENUM_IDX 2
#define DT_N_S_dietemp_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_dietemp_P_status_ENUM_TOKEN disabled
#define DT_N_S_dietemp_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_dietemp_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_dietemp, status, 0)
#define DT_N_S_dietemp_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_dietemp, status, 0)
#define DT_N_S_dietemp_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_dietemp, status, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_dietemp, status, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_status_LEN 1
#define DT_N_S_dietemp_P_status_EXISTS 1
#define DT_N_S_dietemp_P_compatible {"st,stm32-temp-cal"}
#define DT_N_S_dietemp_P_compatible_IDX_0 "st,stm32-temp-cal"
#define DT_N_S_dietemp_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-temp-cal
#define DT_N_S_dietemp_P_compatible_IDX_0_STRING_TOKEN st_stm32_temp_cal
#define DT_N_S_dietemp_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TEMP_CAL
#define DT_N_S_dietemp_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_dietemp_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_dietemp, compatible, 0)
#define DT_N_S_dietemp_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_dietemp, compatible, 0)
#define DT_N_S_dietemp_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_dietemp, compatible, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_dietemp, compatible, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_compatible_LEN 1
#define DT_N_S_dietemp_P_compatible_EXISTS 1
#define DT_N_S_dietemp_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_dietemp_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_40022100
#define DT_N_S_dietemp_P_io_channels_IDX_0_VAL_input 18
#define DT_N_S_dietemp_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_dietemp_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_dietemp, io_channels, 0)
#define DT_N_S_dietemp_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_dietemp, io_channels, 0)
#define DT_N_S_dietemp_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_dietemp, io_channels, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_dietemp, io_channels, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_io_channels_LEN 1
#define DT_N_S_dietemp_P_io_channels_EXISTS 1
#define DT_N_S_dietemp_P_wakeup_source 0
#define DT_N_S_dietemp_P_wakeup_source_EXISTS 1
#define DT_N_S_dietemp_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_dietemp_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\st,stm32-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_PATH "/soc/pin-controller@58020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_FULL_NAME "pin-controller@58020000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_ORD 12
#define DT_N_S_soc_S_pin_controller_58020000_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_SUPPORTS_ORDS \
	13, /* /soc/pin-controller@58020000/i2c4_scl_pd12 */ \
	14, /* /soc/pin-controller@58020000/i2c4_sda_pd13 */ \
	16, /* /soc/pin-controller@58020000/gpio@58021C00 */ \
	40, /* /soc/pin-controller@58020000/gpio@58020800 */ \
	43, /* /soc/pin-controller@58020000/gpio@58021800 */ \
	50, /* /soc/pin-controller@58020000/fdcan1_rx_pa11 */ \
	51, /* /soc/pin-controller@58020000/fdcan1_tx_pa12 */ \
	72, /* /soc/pin-controller@58020000/gpio@58022000 */ \
	73, /* /soc/pin-controller@58020000/sdmmc1_ck_pc12 */ \
	74, /* /soc/pin-controller@58020000/sdmmc1_cmd_pd2 */ \
	75, /* /soc/pin-controller@58020000/sdmmc1_d0_pc8 */ \
	76, /* /soc/pin-controller@58020000/sdmmc1_d1_pc9 */ \
	77, /* /soc/pin-controller@58020000/sdmmc1_d2_pc10 */ \
	78, /* /soc/pin-controller@58020000/sdmmc1_d3_pc11 */ \
	82, /* /soc/pin-controller@58020000/uart4_rx_ph14 */ \
	83, /* /soc/pin-controller@58020000/uart4_tx_ph13 */ \
	88, /* /soc/pin-controller@58020000/usart1_rx_pa10 */ \
	89, /* /soc/pin-controller@58020000/usart1_tx_pa9 */ \
	93, /* /soc/pin-controller@58020000/spi2_miso_pb14 */ \
	94, /* /soc/pin-controller@58020000/spi2_mosi_pb15 */ \
	95, /* /soc/pin-controller@58020000/spi2_nss_pi0 */ \
	96, /* /soc/pin-controller@58020000/spi2_sck_pa12 */ \
	110, /* /soc/pin-controller@58020000/gpio@58020000 */ \
	111, /* /soc/pin-controller@58020000/ltdc_b0_pj12 */ \
	112, /* /soc/pin-controller@58020000/ltdc_b1_pj13 */ \
	113, /* /soc/pin-controller@58020000/ltdc_b2_pj14 */ \
	114, /* /soc/pin-controller@58020000/ltdc_b3_pj15 */ \
	115, /* /soc/pin-controller@58020000/ltdc_b4_pk3 */ \
	116, /* /soc/pin-controller@58020000/ltdc_b5_pk4 */ \
	117, /* /soc/pin-controller@58020000/ltdc_b6_pk5 */ \
	118, /* /soc/pin-controller@58020000/ltdc_b7_pk6 */ \
	119, /* /soc/pin-controller@58020000/ltdc_clk_pi14 */ \
	120, /* /soc/pin-controller@58020000/ltdc_de_pk7 */ \
	121, /* /soc/pin-controller@58020000/ltdc_g0_pj7 */ \
	122, /* /soc/pin-controller@58020000/ltdc_g1_pj8 */ \
	123, /* /soc/pin-controller@58020000/ltdc_g2_pj9 */ \
	124, /* /soc/pin-controller@58020000/ltdc_g3_pj10 */ \
	125, /* /soc/pin-controller@58020000/ltdc_g4_pj11 */ \
	126, /* /soc/pin-controller@58020000/ltdc_g5_pk0 */ \
	127, /* /soc/pin-controller@58020000/ltdc_g6_pk1 */ \
	128, /* /soc/pin-controller@58020000/ltdc_g7_pk2 */ \
	129, /* /soc/pin-controller@58020000/ltdc_hsync_pi12 */ \
	130, /* /soc/pin-controller@58020000/ltdc_r0_pi15 */ \
	131, /* /soc/pin-controller@58020000/ltdc_r1_pj0 */ \
	132, /* /soc/pin-controller@58020000/ltdc_r2_pj1 */ \
	133, /* /soc/pin-controller@58020000/ltdc_r3_pj2 */ \
	134, /* /soc/pin-controller@58020000/ltdc_r4_pj3 */ \
	135, /* /soc/pin-controller@58020000/ltdc_r5_pj4 */ \
	136, /* /soc/pin-controller@58020000/ltdc_r6_pj5 */ \
	137, /* /soc/pin-controller@58020000/ltdc_r7_pj6 */ \
	138, /* /soc/pin-controller@58020000/ltdc_vsync_pi13 */ \
	143, /* /soc/pin-controller@58020000/fmc_a0_pf0 */ \
	144, /* /soc/pin-controller@58020000/fmc_a10_pg0 */ \
	145, /* /soc/pin-controller@58020000/fmc_a11_pg1 */ \
	146, /* /soc/pin-controller@58020000/fmc_a14_pg4 */ \
	147, /* /soc/pin-controller@58020000/fmc_a15_pg5 */ \
	148, /* /soc/pin-controller@58020000/fmc_a1_pf1 */ \
	149, /* /soc/pin-controller@58020000/fmc_a2_pf2 */ \
	150, /* /soc/pin-controller@58020000/fmc_a3_pf3 */ \
	151, /* /soc/pin-controller@58020000/fmc_a4_pf4 */ \
	152, /* /soc/pin-controller@58020000/fmc_a5_pf5 */ \
	153, /* /soc/pin-controller@58020000/fmc_a6_pf12 */ \
	154, /* /soc/pin-controller@58020000/fmc_a7_pf13 */ \
	155, /* /soc/pin-controller@58020000/fmc_a8_pf14 */ \
	156, /* /soc/pin-controller@58020000/fmc_a9_pf15 */ \
	157, /* /soc/pin-controller@58020000/fmc_d0_pd14 */ \
	158, /* /soc/pin-controller@58020000/fmc_d10_pe13 */ \
	159, /* /soc/pin-controller@58020000/fmc_d11_pe14 */ \
	160, /* /soc/pin-controller@58020000/fmc_d12_pe15 */ \
	161, /* /soc/pin-controller@58020000/fmc_d13_pd8 */ \
	162, /* /soc/pin-controller@58020000/fmc_d14_pd9 */ \
	163, /* /soc/pin-controller@58020000/fmc_d15_pd10 */ \
	164, /* /soc/pin-controller@58020000/fmc_d1_pd15 */ \
	165, /* /soc/pin-controller@58020000/fmc_d2_pd0 */ \
	166, /* /soc/pin-controller@58020000/fmc_d3_pd1 */ \
	167, /* /soc/pin-controller@58020000/fmc_d4_pe7 */ \
	168, /* /soc/pin-controller@58020000/fmc_d5_pe8 */ \
	169, /* /soc/pin-controller@58020000/fmc_d6_pe9 */ \
	170, /* /soc/pin-controller@58020000/fmc_d7_pe10 */ \
	171, /* /soc/pin-controller@58020000/fmc_d8_pe11 */ \
	172, /* /soc/pin-controller@58020000/fmc_d9_pe12 */ \
	173, /* /soc/pin-controller@58020000/fmc_nbl0_pe0 */ \
	174, /* /soc/pin-controller@58020000/fmc_nbl1_pe1 */ \
	175, /* /soc/pin-controller@58020000/fmc_sdcke1_ph7 */ \
	176, /* /soc/pin-controller@58020000/fmc_sdclk_pg8 */ \
	177, /* /soc/pin-controller@58020000/fmc_sdncas_pg15 */ \
	178, /* /soc/pin-controller@58020000/fmc_sdne1_ph6 */ \
	179, /* /soc/pin-controller@58020000/fmc_sdnras_pf11 */ \
	180, /* /soc/pin-controller@58020000/fmc_sdnwe_ph5 */ \
	184, /* /soc/pin-controller@58020000/octospim_p1_clk_pf10 */ \
	185, /* /soc/pin-controller@58020000/octospim_p1_dqs_pc5 */ \
	186, /* /soc/pin-controller@58020000/octospim_p1_io2_pe2 */ \
	187, /* /soc/pin-controller@58020000/octospim_p1_io3_pa1_c */ \
	188, /* /soc/pin-controller@58020000/octospim_p1_io4_pc1 */ \
	189, /* /soc/pin-controller@58020000/octospim_p1_io5_ph3 */ \
	190, /* /soc/pin-controller@58020000/octospim_p1_io6_pg9 */ \
	191, /* /soc/pin-controller@58020000/octospim_p1_io7_pd7 */ \
	192, /* /soc/pin-controller@58020000/octospim_p1_ncs_pb6 */ \
	193, /* /soc/pin-controller@58020000/octospim_p2_io0_pi9 */ \
	194, /* /soc/pin-controller@58020000/octospim_p2_io1_pi10 */ \
	199, /* /soc/pin-controller@58020000/gpio@58020400 */ \
	200, /* /soc/pin-controller@58020000/gpio@58020C00 */ \
	201, /* /soc/pin-controller@58020000/gpio@58021000 */ \
	202, /* /soc/pin-controller@58020000/gpio@58021400 */ \
	203, /* /soc/pin-controller@58020000/gpio@58022400 */ \
	204, /* /soc/pin-controller@58020000/gpio@58022800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_EXISTS 1
#define DT_N_INST_0_st_stm32_pinctrl DT_N_S_soc_S_pin_controller_58020000
#define DT_N_NODELABEL_pinctrl       DT_N_S_soc_S_pin_controller_58020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_REG_IDX_0_VAL_ADDRESS 1476526080 /* 0x58020000 */
#define DT_N_S_soc_S_pin_controller_58020000_REG_IDX_0_VAL_SIZE 9216 /* 0x2400 */
#define DT_N_S_soc_S_pin_controller_58020000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_COMPAT_MATCHES_st_stm32_pinctrl 1
#define DT_N_S_soc_S_pin_controller_58020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_COMPAT_MODEL_IDX_0 "stm32-pinctrl"
#define DT_N_S_soc_S_pin_controller_58020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_P_reg {1476526080 /* 0x58020000 */, 9216 /* 0x2400 */}
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_IDX_0 1476526080
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_IDX_1 9216
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_remap_pa11 0
#define DT_N_S_soc_S_pin_controller_58020000_P_remap_pa11_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_remap_pa12 0
#define DT_N_S_soc_S_pin_controller_58020000_P_remap_pa12_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_remap_pa11_pa12 0
#define DT_N_S_soc_S_pin_controller_58020000_P_remap_pa11_pa12_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible {"st,stm32-pinctrl"}
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_IDX_0 "st,stm32-pinctrl"
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pinctrl
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_IDX_0_STRING_TOKEN st_stm32_pinctrl
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PINCTRL
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c4_scl_pd12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_PATH "/soc/pin-controller@58020000/i2c4_scl_pd12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_FULL_NAME "i2c4_scl_pd12"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_CHILD_IDX 51

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_ORD 13
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_SUPPORTS_ORDS \
	15, /* /soc/i2c@58001c00 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_EXISTS 1
#define DT_N_NODELABEL_i2c4_scl_pd12 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_pinmux 1924
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c4_sda_pd13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_PATH "/soc/pin-controller@58020000/i2c4_sda_pd13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_FULL_NAME "i2c4_sda_pd13"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_CHILD_IDX 52

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_ORD 14
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_SUPPORTS_ORDS \
	15, /* /soc/i2c@58001c00 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_EXISTS 1
#define DT_N_NODELABEL_i2c4_sda_pd13 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_pinmux 1956
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/i2c@58001c00
 *
 * Node identifier: DT_N_S_soc_S_i2c_58001c00
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE\dts\bindings\i2c\st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_58001c00_PATH "/soc/i2c@58001c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_58001c00_FULL_NAME "i2c@58001c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_58001c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_58001c00_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_58001c00_ORD 15
#define DT_N_S_soc_S_i2c_58001c00_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_58001c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	13, /* /soc/pin-controller@58020000/i2c4_scl_pd12 */ \
	14, /* /soc/pin-controller@58020000/i2c4_sda_pd13 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_58001c00_SUPPORTS_ORDS \
	17, /* /soc/i2c@58001c00/ft5336@38 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_58001c00_EXISTS 1
#define DT_N_INST_0_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_58001c00
#define DT_N_NODELABEL_i2c4         DT_N_S_soc_S_i2c_58001c00
#define DT_N_NODELABEL_arduino_i2c  DT_N_S_soc_S_i2c_58001c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_58001c00_REG_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_REG_IDX_0_VAL_ADDRESS 1476402176 /* 0x58001c00 */
#define DT_N_S_soc_S_i2c_58001c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_58001c00_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_irq 95
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_irq 96
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_58001c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_58001c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_58001c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_58001c00_P_reg {1476402176 /* 0x58001c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_58001c00_P_reg_IDX_0 1476402176
#define DT_N_S_soc_S_i2c_58001c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_58001c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts {95 /* 0x5f */, 0 /* 0x0 */, 96 /* 0x60 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_0 95
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_2 96
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_58001c00_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_status "okay"
#define DT_N_S_soc_S_i2c_58001c00_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2c_58001c00_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_58001c00_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_58001c00_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2c_58001c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_58001c00_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_i2c_58001c00_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_58001c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00, status, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00, status, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_status_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00, compatible, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00, compatible, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_VAL_bus 244
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00, clocks, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00, clocks, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_58001c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_58001c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58021C00
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_PATH "/soc/pin-controller@58020000/gpio@58021C00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FULL_NAME "gpio@58021C00"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_ORD 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REQUIRES_ORDS \
	9, /* /soc/rcc@58024400 */ \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_SUPPORTS_ORDS \
	17, /* /soc/i2c@58001c00/ft5336@38 */ \
	49, /* /can-phy0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_EXISTS 1
#define DT_N_INST_7_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_NODELABEL_gpioh      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REG_IDX_0_VAL_ADDRESS 1476533248 /* 0x58021c00 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg {1476533248 /* 0x58021c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_IDX_0 1476533248
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@58001c00/ft5336@38
 *
 * Node identifier: DT_N_S_soc_S_i2c_58001c00_S_ft5336_38
 *
 * Binding (compatible = focaltech,ft5336):
 *   $ZEPHYR_BASE\dts\bindings\input\focaltech,ft5336.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_PATH "/soc/i2c@58001c00/ft5336@38"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_FULL_NAME "ft5336@38"

/* Node parent (/soc/i2c@58001c00) identifier: */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_PARENT DT_N_S_soc_S_i2c_58001c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_ORD 17
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_REQUIRES_ORDS \
	15, /* /soc/i2c@58001c00 */ \
	16, /* /soc/pin-controller@58020000/gpio@58021C00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_SUPPORTS_ORDS \
	18, /* /lvgl_pointer */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_EXISTS 1
#define DT_N_INST_0_focaltech_ft5336 DT_N_S_soc_S_i2c_58001c00_S_ft5336_38
#define DT_N_NODELABEL_ft5336        DT_N_S_soc_S_i2c_58001c00_S_ft5336_38

/* Bus info (controller: '/soc/i2c@58001c00', type: '['i2c']') */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_BUS_i2c 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_BUS DT_N_S_soc_S_i2c_58001c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_REG_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_REG_IDX_0_VAL_ADDRESS 56 /* 0x38 */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_COMPAT_MATCHES_focaltech_ft5336 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_COMPAT_VENDOR_IDX_0 "FocalTech Systems Co.,Ltd"
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_COMPAT_MODEL_IDX_0 "ft5336"
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_int_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_int_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_int_gpios_IDX_0_VAL_pin 2
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_int_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_int_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_int_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_int_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, int_gpios, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_int_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, int_gpios, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_int_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, int_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_int_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, int_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_int_gpios_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_int_gpios_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_reg {56 /* 0x38 */}
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_reg_IDX_0 56
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_compatible {"focaltech,ft5336"}
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_compatible_IDX_0 "focaltech,ft5336"
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_compatible_IDX_0_STRING_UNQUOTED focaltech,ft5336
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_compatible_IDX_0_STRING_TOKEN focaltech_ft5336
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_compatible_IDX_0_STRING_UPPER_TOKEN FOCALTECH_FT5336
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, compatible, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, compatible, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_58001c00_S_ft5336_38_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /lvgl_pointer
 *
 * Node identifier: DT_N_S_lvgl_pointer
 *
 * Binding (compatible = zephyr,lvgl-pointer-input):
 *   $ZEPHYR_BASE\dts\bindings\input\zephyr,lvgl-pointer-input.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_lvgl_pointer_PATH "/lvgl_pointer"

/* Node's name with unit-address: */
#define DT_N_S_lvgl_pointer_FULL_NAME "lvgl_pointer"

/* Node parent (/) identifier: */
#define DT_N_S_lvgl_pointer_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_lvgl_pointer_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_lvgl_pointer_FOREACH_CHILD(fn) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_lvgl_pointer_ORD 18
#define DT_N_S_lvgl_pointer_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_lvgl_pointer_REQUIRES_ORDS \
	0, /* / */ \
	17, /* /soc/i2c@58001c00/ft5336@38 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_lvgl_pointer_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_lvgl_pointer_EXISTS 1
#define DT_N_INST_0_zephyr_lvgl_pointer_input DT_N_S_lvgl_pointer

/* Macros for properties that are special in the specification: */
#define DT_N_S_lvgl_pointer_REG_NUM 0
#define DT_N_S_lvgl_pointer_RANGES_NUM 0
#define DT_N_S_lvgl_pointer_FOREACH_RANGE(fn) 
#define DT_N_S_lvgl_pointer_IRQ_NUM 0
#define DT_N_S_lvgl_pointer_COMPAT_MATCHES_zephyr_lvgl_pointer_input 1
#define DT_N_S_lvgl_pointer_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_lvgl_pointer_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_lvgl_pointer_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_lvgl_pointer_COMPAT_MODEL_IDX_0 "lvgl-pointer-input"
#define DT_N_S_lvgl_pointer_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_lvgl_pointer_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_lvgl_pointer_P_swap_xy 0
#define DT_N_S_lvgl_pointer_P_swap_xy_EXISTS 1
#define DT_N_S_lvgl_pointer_P_invert_x 0
#define DT_N_S_lvgl_pointer_P_invert_x_EXISTS 1
#define DT_N_S_lvgl_pointer_P_invert_y 0
#define DT_N_S_lvgl_pointer_P_invert_y_EXISTS 1
#define DT_N_S_lvgl_pointer_P_input DT_N_S_soc_S_i2c_58001c00_S_ft5336_38
#define DT_N_S_lvgl_pointer_P_input_IDX_0 DT_N_S_soc_S_i2c_58001c00_S_ft5336_38
#define DT_N_S_lvgl_pointer_P_input_IDX_0_PH DT_N_S_soc_S_i2c_58001c00_S_ft5336_38
#define DT_N_S_lvgl_pointer_P_input_IDX_0_EXISTS 1
#define DT_N_S_lvgl_pointer_P_input_FOREACH_PROP_ELEM(fn) fn(DT_N_S_lvgl_pointer, input, 0)
#define DT_N_S_lvgl_pointer_P_input_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_lvgl_pointer, input, 0)
#define DT_N_S_lvgl_pointer_P_input_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_lvgl_pointer, input, 0, __VA_ARGS__)
#define DT_N_S_lvgl_pointer_P_input_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_lvgl_pointer, input, 0, __VA_ARGS__)
#define DT_N_S_lvgl_pointer_P_input_LEN 1
#define DT_N_S_lvgl_pointer_P_input_EXISTS 1

/*
 * Devicetree node: /memory@0
 *
 * Node identifier: DT_N_S_memory_0
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_0_PATH "/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_memory_0_FULL_NAME "memory@0"

/* Node parent (/) identifier: */
#define DT_N_S_memory_0_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_0_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_0_ORD 19
#define DT_N_S_memory_0_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_0_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_0_EXISTS 1
#define DT_N_INST_6_zephyr_memory_region DT_N_S_memory_0
#define DT_N_INST_0_arm_itcm             DT_N_S_memory_0
#define DT_N_NODELABEL_itcm              DT_N_S_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_0_REG_NUM 1
#define DT_N_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_memory_0_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_memory_0_RANGES_NUM 0
#define DT_N_S_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_memory_0_IRQ_NUM 0
#define DT_N_S_memory_0_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_0_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_0_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_0_COMPAT_MATCHES_arm_itcm 1
#define DT_N_S_memory_0_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_memory_0_COMPAT_VENDOR_IDX_1 "ARM Ltd."
#define DT_N_S_memory_0_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_memory_0_COMPAT_MODEL_IDX_1 "itcm"
#define DT_N_S_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_0_P_zephyr_memory_region "ITCM"
#define DT_N_S_memory_0_P_zephyr_memory_region_STRING_UNQUOTED ITCM
#define DT_N_S_memory_0_P_zephyr_memory_region_STRING_TOKEN ITCM
#define DT_N_S_memory_0_P_zephyr_memory_region_STRING_UPPER_TOKEN ITCM
#define DT_N_S_memory_0_P_zephyr_memory_region_IDX_0 "ITCM"
#define DT_N_S_memory_0_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_0_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_0, zephyr_memory_region, 0)
#define DT_N_S_memory_0_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_0, zephyr_memory_region, 0)
#define DT_N_S_memory_0_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_0, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_0_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_0, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_0_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_0_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_0_P_compatible {"zephyr,memory-region", "arm,itcm"}
#define DT_N_S_memory_0_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_0_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_0_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_0_P_compatible_IDX_1 "arm,itcm"
#define DT_N_S_memory_0_P_compatible_IDX_1_STRING_UNQUOTED arm,itcm
#define DT_N_S_memory_0_P_compatible_IDX_1_STRING_TOKEN arm_itcm
#define DT_N_S_memory_0_P_compatible_IDX_1_STRING_UPPER_TOKEN ARM_ITCM
#define DT_N_S_memory_0_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_0, compatible, 0) \
	fn(DT_N_S_memory_0, compatible, 1)
#define DT_N_S_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_0, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_0, compatible, 1)
#define DT_N_S_memory_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_0, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_0, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_0, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_0, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_0_P_compatible_LEN 2
#define DT_N_S_memory_0_P_compatible_EXISTS 1
#define DT_N_S_memory_0_P_reg {0 /* 0x0 */, 65536 /* 0x10000 */}
#define DT_N_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_0_P_reg_IDX_1 65536
#define DT_N_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_0_P_reg_EXISTS 1
#define DT_N_S_memory_0_P_wakeup_source 0
#define DT_N_S_memory_0_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@20000000
 *
 * Node identifier: DT_N_S_memory_20000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_20000000_PATH "/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_20000000_FULL_NAME "memory@20000000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_20000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_20000000_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_20000000_ORD 20
#define DT_N_S_memory_20000000_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20000000_EXISTS 1
#define DT_N_INST_5_zephyr_memory_region DT_N_S_memory_20000000
#define DT_N_INST_0_arm_dtcm             DT_N_S_memory_20000000
#define DT_N_NODELABEL_dtcm              DT_N_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_20000000_REG_NUM 1
#define DT_N_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_memory_20000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_20000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_20000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_20000000_COMPAT_MATCHES_arm_dtcm 1
#define DT_N_S_memory_20000000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_COMPAT_VENDOR_IDX_1 "ARM Ltd."
#define DT_N_S_memory_20000000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_COMPAT_MODEL_IDX_1 "dtcm"
#define DT_N_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_20000000_P_zephyr_memory_region "DTCM"
#define DT_N_S_memory_20000000_P_zephyr_memory_region_STRING_UNQUOTED DTCM
#define DT_N_S_memory_20000000_P_zephyr_memory_region_STRING_TOKEN DTCM
#define DT_N_S_memory_20000000_P_zephyr_memory_region_STRING_UPPER_TOKEN DTCM
#define DT_N_S_memory_20000000_P_zephyr_memory_region_IDX_0 "DTCM"
#define DT_N_S_memory_20000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, zephyr_memory_region, 0)
#define DT_N_S_memory_20000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_20000000, zephyr_memory_region, 0)
#define DT_N_S_memory_20000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_20000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_20000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible {"zephyr,memory-region", "arm,dtcm"}
#define DT_N_S_memory_20000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_IDX_1 "arm,dtcm"
#define DT_N_S_memory_20000000_P_compatible_IDX_1_STRING_UNQUOTED arm,dtcm
#define DT_N_S_memory_20000000_P_compatible_IDX_1_STRING_TOKEN arm_dtcm
#define DT_N_S_memory_20000000_P_compatible_IDX_1_STRING_UPPER_TOKEN ARM_DTCM
#define DT_N_S_memory_20000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, compatible, 0) \
	fn(DT_N_S_memory_20000000, compatible, 1)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_20000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_20000000, compatible, 1)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_20000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_20000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_LEN 2
#define DT_N_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 131072 /* 0x20000 */}
#define DT_N_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_1 131072
#define DT_N_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_memory_20000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_20000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_20000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@24000000
 *
 * Node identifier: DT_N_S_memory_24000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_24000000_PATH "/memory@24000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_24000000_FULL_NAME "memory@24000000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_24000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_24000000_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_24000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_24000000_ORD 21
#define DT_N_S_memory_24000000_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_24000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_24000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_24000000_EXISTS 1
#define DT_N_INST_1_zephyr_memory_region DT_N_S_memory_24000000
#define DT_N_INST_1_mmio_sram            DT_N_S_memory_24000000
#define DT_N_NODELABEL_sram0             DT_N_S_memory_24000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_24000000_REG_NUM 1
#define DT_N_S_memory_24000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_24000000_REG_IDX_0_VAL_ADDRESS 603979776 /* 0x24000000 */
#define DT_N_S_memory_24000000_REG_IDX_0_VAL_SIZE 1048576 /* 0x100000 */
#define DT_N_S_memory_24000000_RANGES_NUM 0
#define DT_N_S_memory_24000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_24000000_IRQ_NUM 0
#define DT_N_S_memory_24000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_24000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_24000000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_24000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_24000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_24000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_24000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_24000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_24000000_P_zephyr_memory_region "SRAM0"
#define DT_N_S_memory_24000000_P_zephyr_memory_region_STRING_UNQUOTED SRAM0
#define DT_N_S_memory_24000000_P_zephyr_memory_region_STRING_TOKEN SRAM0
#define DT_N_S_memory_24000000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAM0
#define DT_N_S_memory_24000000_P_zephyr_memory_region_IDX_0 "SRAM0"
#define DT_N_S_memory_24000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_24000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_24000000, zephyr_memory_region, 0)
#define DT_N_S_memory_24000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_24000000, zephyr_memory_region, 0)
#define DT_N_S_memory_24000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_24000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_24000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_24000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_24000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_24000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_24000000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_memory_24000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_24000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_24000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_24000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_24000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_24000000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_memory_24000000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_24000000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_memory_24000000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_24000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_24000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_24000000, compatible, 0) \
	fn(DT_N_S_memory_24000000, compatible, 1)
#define DT_N_S_memory_24000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_24000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_24000000, compatible, 1)
#define DT_N_S_memory_24000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_24000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_24000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_24000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_24000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_24000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_24000000_P_compatible_LEN 2
#define DT_N_S_memory_24000000_P_compatible_EXISTS 1
#define DT_N_S_memory_24000000_P_reg {603979776 /* 0x24000000 */, 1048576 /* 0x100000 */}
#define DT_N_S_memory_24000000_P_reg_IDX_0 603979776
#define DT_N_S_memory_24000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_24000000_P_reg_IDX_1 1048576
#define DT_N_S_memory_24000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_24000000_P_reg_EXISTS 1
#define DT_N_S_memory_24000000_P_wakeup_source 0
#define DT_N_S_memory_24000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_24000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_24000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_memory_24000000_P_zephyr_memory_attr "RAM_NOCACHE"
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_STRING_UNQUOTED RAM_NOCACHE
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_STRING_TOKEN RAM_NOCACHE
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_STRING_UPPER_TOKEN RAM_NOCACHE
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_IDX_0 "RAM_NOCACHE"
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_IDX_0_EXISTS 1
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_ENUM_IDX 1
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_ENUM_VAL_RAM_NOCACHE_EXISTS 1
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_ENUM_TOKEN RAM_NOCACHE
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_ENUM_UPPER_TOKEN RAM_NOCACHE
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_24000000, zephyr_memory_attr, 0)
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_24000000, zephyr_memory_attr, 0)
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_24000000, zephyr_memory_attr, 0, __VA_ARGS__)
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_24000000, zephyr_memory_attr, 0, __VA_ARGS__)
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_LEN 1
#define DT_N_S_memory_24000000_P_zephyr_memory_attr_EXISTS 1

/*
 * Devicetree node: /memory@30000000
 *
 * Node identifier: DT_N_S_memory_30000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_30000000_PATH "/memory@30000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_30000000_FULL_NAME "memory@30000000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_30000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_30000000_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_30000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_30000000_ORD 22
#define DT_N_S_memory_30000000_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_30000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_30000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_30000000_EXISTS 1
#define DT_N_INST_2_zephyr_memory_region DT_N_S_memory_30000000
#define DT_N_INST_2_mmio_sram            DT_N_S_memory_30000000
#define DT_N_NODELABEL_sram3             DT_N_S_memory_30000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_30000000_REG_NUM 1
#define DT_N_S_memory_30000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_30000000_REG_IDX_0_VAL_ADDRESS 805306368 /* 0x30000000 */
#define DT_N_S_memory_30000000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_memory_30000000_RANGES_NUM 0
#define DT_N_S_memory_30000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_30000000_IRQ_NUM 0
#define DT_N_S_memory_30000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_30000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_30000000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_30000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_30000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_30000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_30000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_30000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_30000000_P_zephyr_memory_region "SRAM3"
#define DT_N_S_memory_30000000_P_zephyr_memory_region_STRING_UNQUOTED SRAM3
#define DT_N_S_memory_30000000_P_zephyr_memory_region_STRING_TOKEN SRAM3
#define DT_N_S_memory_30000000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAM3
#define DT_N_S_memory_30000000_P_zephyr_memory_region_IDX_0 "SRAM3"
#define DT_N_S_memory_30000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_30000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_30000000, zephyr_memory_region, 0)
#define DT_N_S_memory_30000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_30000000, zephyr_memory_region, 0)
#define DT_N_S_memory_30000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_30000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_30000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_30000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_30000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_30000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_30000000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_memory_30000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_30000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_30000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_30000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_30000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_30000000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_memory_30000000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_30000000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_memory_30000000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_30000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_30000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_30000000, compatible, 0) \
	fn(DT_N_S_memory_30000000, compatible, 1)
#define DT_N_S_memory_30000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_30000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_30000000, compatible, 1)
#define DT_N_S_memory_30000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_30000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_30000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_30000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_30000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_30000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_30000000_P_compatible_LEN 2
#define DT_N_S_memory_30000000_P_compatible_EXISTS 1
#define DT_N_S_memory_30000000_P_reg {805306368 /* 0x30000000 */, 65536 /* 0x10000 */}
#define DT_N_S_memory_30000000_P_reg_IDX_0 805306368
#define DT_N_S_memory_30000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_30000000_P_reg_IDX_1 65536
#define DT_N_S_memory_30000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_30000000_P_reg_EXISTS 1
#define DT_N_S_memory_30000000_P_wakeup_source 0
#define DT_N_S_memory_30000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_30000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_30000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@30010000
 *
 * Node identifier: DT_N_S_memory_30010000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_30010000_PATH "/memory@30010000"

/* Node's name with unit-address: */
#define DT_N_S_memory_30010000_FULL_NAME "memory@30010000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_30010000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_30010000_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_30010000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_30010000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_30010000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_30010000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_30010000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_30010000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_30010000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_30010000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_30010000_ORD 23
#define DT_N_S_memory_30010000_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_30010000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_30010000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_30010000_EXISTS 1
#define DT_N_INST_3_zephyr_memory_region DT_N_S_memory_30010000
#define DT_N_INST_3_mmio_sram            DT_N_S_memory_30010000
#define DT_N_NODELABEL_sram4             DT_N_S_memory_30010000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_30010000_REG_NUM 1
#define DT_N_S_memory_30010000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_30010000_REG_IDX_0_VAL_ADDRESS 805371904 /* 0x30010000 */
#define DT_N_S_memory_30010000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_memory_30010000_RANGES_NUM 0
#define DT_N_S_memory_30010000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_30010000_IRQ_NUM 0
#define DT_N_S_memory_30010000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_30010000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_30010000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_30010000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_30010000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_30010000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_30010000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_30010000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_30010000_P_zephyr_memory_region "SRAM4"
#define DT_N_S_memory_30010000_P_zephyr_memory_region_STRING_UNQUOTED SRAM4
#define DT_N_S_memory_30010000_P_zephyr_memory_region_STRING_TOKEN SRAM4
#define DT_N_S_memory_30010000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAM4
#define DT_N_S_memory_30010000_P_zephyr_memory_region_IDX_0 "SRAM4"
#define DT_N_S_memory_30010000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_30010000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_30010000, zephyr_memory_region, 0)
#define DT_N_S_memory_30010000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_30010000, zephyr_memory_region, 0)
#define DT_N_S_memory_30010000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_30010000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_30010000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_30010000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_30010000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_30010000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_30010000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_memory_30010000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_30010000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_30010000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_30010000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_30010000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_30010000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_memory_30010000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_30010000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_memory_30010000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_30010000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_30010000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_30010000, compatible, 0) \
	fn(DT_N_S_memory_30010000, compatible, 1)
#define DT_N_S_memory_30010000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_30010000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_30010000, compatible, 1)
#define DT_N_S_memory_30010000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_30010000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_30010000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_30010000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_30010000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_30010000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_30010000_P_compatible_LEN 2
#define DT_N_S_memory_30010000_P_compatible_EXISTS 1
#define DT_N_S_memory_30010000_P_reg {805371904 /* 0x30010000 */, 65536 /* 0x10000 */}
#define DT_N_S_memory_30010000_P_reg_IDX_0 805371904
#define DT_N_S_memory_30010000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_30010000_P_reg_IDX_1 65536
#define DT_N_S_memory_30010000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_30010000_P_reg_EXISTS 1
#define DT_N_S_memory_30010000_P_wakeup_source 0
#define DT_N_S_memory_30010000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_30010000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_30010000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@38000000
 *
 * Node identifier: DT_N_S_memory_38000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_38000000_PATH "/memory@38000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_38000000_FULL_NAME "memory@38000000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_38000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_38000000_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_38000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_38000000_ORD 24
#define DT_N_S_memory_38000000_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_38000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_38000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_38000000_EXISTS 1
#define DT_N_INST_4_zephyr_memory_region DT_N_S_memory_38000000
#define DT_N_INST_4_mmio_sram            DT_N_S_memory_38000000
#define DT_N_NODELABEL_sram5             DT_N_S_memory_38000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_38000000_REG_NUM 1
#define DT_N_S_memory_38000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_38000000_REG_IDX_0_VAL_ADDRESS 939524096 /* 0x38000000 */
#define DT_N_S_memory_38000000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_memory_38000000_RANGES_NUM 0
#define DT_N_S_memory_38000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_38000000_IRQ_NUM 0
#define DT_N_S_memory_38000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_38000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_38000000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_38000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_38000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_38000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_38000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_38000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_38000000_P_zephyr_memory_region "SRAM5"
#define DT_N_S_memory_38000000_P_zephyr_memory_region_STRING_UNQUOTED SRAM5
#define DT_N_S_memory_38000000_P_zephyr_memory_region_STRING_TOKEN SRAM5
#define DT_N_S_memory_38000000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAM5
#define DT_N_S_memory_38000000_P_zephyr_memory_region_IDX_0 "SRAM5"
#define DT_N_S_memory_38000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_38000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_38000000, zephyr_memory_region, 0)
#define DT_N_S_memory_38000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_38000000, zephyr_memory_region, 0)
#define DT_N_S_memory_38000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_38000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_38000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_38000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_38000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_38000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_38000000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_memory_38000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_38000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_38000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_38000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_38000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_38000000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_memory_38000000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_38000000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_memory_38000000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_38000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_38000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_38000000, compatible, 0) \
	fn(DT_N_S_memory_38000000, compatible, 1)
#define DT_N_S_memory_38000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_38000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_38000000, compatible, 1)
#define DT_N_S_memory_38000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_38000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_38000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_38000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_38000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_38000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_38000000_P_compatible_LEN 2
#define DT_N_S_memory_38000000_P_compatible_EXISTS 1
#define DT_N_S_memory_38000000_P_reg {939524096 /* 0x38000000 */, 32768 /* 0x8000 */}
#define DT_N_S_memory_38000000_P_reg_IDX_0 939524096
#define DT_N_S_memory_38000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_38000000_P_reg_IDX_1 32768
#define DT_N_S_memory_38000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_38000000_P_reg_EXISTS 1
#define DT_N_S_memory_38000000_P_wakeup_source 0
#define DT_N_S_memory_38000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_38000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_38000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@90000000
 *
 * Node identifier: DT_N_S_memory_90000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_90000000_PATH "/memory@90000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_90000000_FULL_NAME "memory@90000000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_90000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_90000000_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_90000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_90000000_ORD 25
#define DT_N_S_memory_90000000_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_90000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_90000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_90000000_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_memory_90000000
#define DT_N_INST_0_mmio_sram            DT_N_S_memory_90000000
#define DT_N_NODELABEL_quadspi_memory    DT_N_S_memory_90000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_90000000_REG_NUM 1
#define DT_N_S_memory_90000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_REG_IDX_0_VAL_ADDRESS 2415919104 /* 0x90000000 */
#define DT_N_S_memory_90000000_REG_IDX_0_VAL_SIZE 268435456 /* 0x10000000 */
#define DT_N_S_memory_90000000_RANGES_NUM 0
#define DT_N_S_memory_90000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_90000000_IRQ_NUM 0
#define DT_N_S_memory_90000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_90000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_90000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_90000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_90000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_90000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_90000000_P_zephyr_memory_region "QSPI"
#define DT_N_S_memory_90000000_P_zephyr_memory_region_STRING_UNQUOTED QSPI
#define DT_N_S_memory_90000000_P_zephyr_memory_region_STRING_TOKEN QSPI
#define DT_N_S_memory_90000000_P_zephyr_memory_region_STRING_UPPER_TOKEN QSPI
#define DT_N_S_memory_90000000_P_zephyr_memory_region_IDX_0 "QSPI"
#define DT_N_S_memory_90000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_90000000, zephyr_memory_region, 0)
#define DT_N_S_memory_90000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_90000000, zephyr_memory_region, 0)
#define DT_N_S_memory_90000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_90000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_90000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_90000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_90000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_90000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_90000000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_memory_90000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_90000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_90000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_90000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_90000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_memory_90000000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_90000000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_memory_90000000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_90000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_90000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_90000000, compatible, 0) \
	fn(DT_N_S_memory_90000000, compatible, 1)
#define DT_N_S_memory_90000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_90000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_90000000, compatible, 1)
#define DT_N_S_memory_90000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_90000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_90000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_90000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_90000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_90000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_90000000_P_compatible_LEN 2
#define DT_N_S_memory_90000000_P_compatible_EXISTS 1
#define DT_N_S_memory_90000000_P_reg {2415919104 /* 0x90000000 */, 268435456 /* 0x10000000 */}
#define DT_N_S_memory_90000000_P_reg_IDX_0 2415919104
#define DT_N_S_memory_90000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_P_reg_IDX_1 268435456
#define DT_N_S_memory_90000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_90000000_P_reg_EXISTS 1
#define DT_N_S_memory_90000000_P_wakeup_source 0
#define DT_N_S_memory_90000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_90000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_90000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_memory_90000000_P_zephyr_memory_attr "EXTMEM"
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_STRING_UNQUOTED EXTMEM
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_STRING_TOKEN EXTMEM
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_STRING_UPPER_TOKEN EXTMEM
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_IDX_0 "EXTMEM"
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_ENUM_IDX 5
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_ENUM_VAL_EXTMEM_EXISTS 1
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_ENUM_TOKEN EXTMEM
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_ENUM_UPPER_TOKEN EXTMEM
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_90000000, zephyr_memory_attr, 0)
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_90000000, zephyr_memory_attr, 0)
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_90000000, zephyr_memory_attr, 0, __VA_ARGS__)
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_90000000, zephyr_memory_attr, 0, __VA_ARGS__)
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_LEN 1
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_EXISTS 1

/*
 * Devicetree node: /vbat
 *
 * Node identifier: DT_N_S_vbat
 *
 * Binding (compatible = st,stm32-vbat):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-vbat.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_vbat_PATH "/vbat"

/* Node's name with unit-address: */
#define DT_N_S_vbat_FULL_NAME "vbat"

/* Node parent (/) identifier: */
#define DT_N_S_vbat_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_vbat_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_vbat_FOREACH_CHILD(fn) 
#define DT_N_S_vbat_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_vbat_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_vbat_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_vbat_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_vbat_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_vbat_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_vbat_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_vbat_ORD 26
#define DT_N_S_vbat_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_vbat_REQUIRES_ORDS \
	0, /* / */ \
	10, /* /soc/adc@40022100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_vbat_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_vbat_EXISTS 1
#define DT_N_INST_0_st_stm32_vbat DT_N_S_vbat
#define DT_N_NODELABEL_vbat       DT_N_S_vbat

/* Macros for properties that are special in the specification: */
#define DT_N_S_vbat_REG_NUM 0
#define DT_N_S_vbat_RANGES_NUM 0
#define DT_N_S_vbat_FOREACH_RANGE(fn) 
#define DT_N_S_vbat_IRQ_NUM 0
#define DT_N_S_vbat_COMPAT_MATCHES_st_stm32_vbat 1
#define DT_N_S_vbat_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_vbat_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_vbat_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_vbat_COMPAT_MODEL_IDX_0 "stm32-vbat"
#define DT_N_S_vbat_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_vbat_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_vbat_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_vbat_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_40022100
#define DT_N_S_vbat_P_io_channels_IDX_0_VAL_input 14
#define DT_N_S_vbat_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_vbat_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vbat, io_channels, 0)
#define DT_N_S_vbat_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vbat, io_channels, 0)
#define DT_N_S_vbat_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vbat, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vbat_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vbat, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vbat_P_io_channels_LEN 1
#define DT_N_S_vbat_P_io_channels_EXISTS 1
#define DT_N_S_vbat_P_ratio 4
#define DT_N_S_vbat_P_ratio_EXISTS 1
#define DT_N_S_vbat_P_status "disabled"
#define DT_N_S_vbat_P_status_STRING_UNQUOTED disabled
#define DT_N_S_vbat_P_status_STRING_TOKEN disabled
#define DT_N_S_vbat_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_vbat_P_status_IDX_0 "disabled"
#define DT_N_S_vbat_P_status_IDX_0_EXISTS 1
#define DT_N_S_vbat_P_status_ENUM_IDX 2
#define DT_N_S_vbat_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_vbat_P_status_ENUM_TOKEN disabled
#define DT_N_S_vbat_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_vbat_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vbat, status, 0)
#define DT_N_S_vbat_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vbat, status, 0)
#define DT_N_S_vbat_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vbat, status, 0, __VA_ARGS__)
#define DT_N_S_vbat_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vbat, status, 0, __VA_ARGS__)
#define DT_N_S_vbat_P_status_LEN 1
#define DT_N_S_vbat_P_status_EXISTS 1
#define DT_N_S_vbat_P_compatible {"st,stm32-vbat"}
#define DT_N_S_vbat_P_compatible_IDX_0 "st,stm32-vbat"
#define DT_N_S_vbat_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-vbat
#define DT_N_S_vbat_P_compatible_IDX_0_STRING_TOKEN st_stm32_vbat
#define DT_N_S_vbat_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_VBAT
#define DT_N_S_vbat_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_vbat_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vbat, compatible, 0)
#define DT_N_S_vbat_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vbat, compatible, 0)
#define DT_N_S_vbat_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vbat, compatible, 0, __VA_ARGS__)
#define DT_N_S_vbat_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vbat, compatible, 0, __VA_ARGS__)
#define DT_N_S_vbat_P_compatible_LEN 1
#define DT_N_S_vbat_P_compatible_EXISTS 1
#define DT_N_S_vbat_P_wakeup_source 0
#define DT_N_S_vbat_P_wakeup_source_EXISTS 1
#define DT_N_S_vbat_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_vbat_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /vref
 *
 * Node identifier: DT_N_S_vref
 *
 * Binding (compatible = st,stm32-vref):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-vref.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_vref_PATH "/vref"

/* Node's name with unit-address: */
#define DT_N_S_vref_FULL_NAME "vref"

/* Node parent (/) identifier: */
#define DT_N_S_vref_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_vref_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_vref_FOREACH_CHILD(fn) 
#define DT_N_S_vref_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_vref_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_vref_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_vref_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_vref_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_vref_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_vref_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_vref_ORD 27
#define DT_N_S_vref_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_vref_REQUIRES_ORDS \
	0, /* / */ \
	10, /* /soc/adc@40022100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_vref_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_vref_EXISTS 1
#define DT_N_INST_0_st_stm32_vref DT_N_S_vref
#define DT_N_NODELABEL_vref       DT_N_S_vref

/* Macros for properties that are special in the specification: */
#define DT_N_S_vref_REG_NUM 0
#define DT_N_S_vref_RANGES_NUM 0
#define DT_N_S_vref_FOREACH_RANGE(fn) 
#define DT_N_S_vref_IRQ_NUM 0
#define DT_N_S_vref_COMPAT_MATCHES_st_stm32_vref 1
#define DT_N_S_vref_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_vref_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_vref_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_vref_COMPAT_MODEL_IDX_0 "stm32-vref"
#define DT_N_S_vref_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_vref_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_vref_P_vrefint_cal_addr 150992912
#define DT_N_S_vref_P_vrefint_cal_addr_EXISTS 1
#define DT_N_S_vref_P_vrefint_cal_mv 3300
#define DT_N_S_vref_P_vrefint_cal_mv_EXISTS 1
#define DT_N_S_vref_P_status "disabled"
#define DT_N_S_vref_P_status_STRING_UNQUOTED disabled
#define DT_N_S_vref_P_status_STRING_TOKEN disabled
#define DT_N_S_vref_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_vref_P_status_IDX_0 "disabled"
#define DT_N_S_vref_P_status_IDX_0_EXISTS 1
#define DT_N_S_vref_P_status_ENUM_IDX 2
#define DT_N_S_vref_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_vref_P_status_ENUM_TOKEN disabled
#define DT_N_S_vref_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_vref_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vref, status, 0)
#define DT_N_S_vref_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vref, status, 0)
#define DT_N_S_vref_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vref, status, 0, __VA_ARGS__)
#define DT_N_S_vref_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vref, status, 0, __VA_ARGS__)
#define DT_N_S_vref_P_status_LEN 1
#define DT_N_S_vref_P_status_EXISTS 1
#define DT_N_S_vref_P_compatible {"st,stm32-vref"}
#define DT_N_S_vref_P_compatible_IDX_0 "st,stm32-vref"
#define DT_N_S_vref_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-vref
#define DT_N_S_vref_P_compatible_IDX_0_STRING_TOKEN st_stm32_vref
#define DT_N_S_vref_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_VREF
#define DT_N_S_vref_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_vref_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vref, compatible, 0)
#define DT_N_S_vref_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vref, compatible, 0)
#define DT_N_S_vref_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vref, compatible, 0, __VA_ARGS__)
#define DT_N_S_vref_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vref, compatible, 0, __VA_ARGS__)
#define DT_N_S_vref_P_compatible_LEN 1
#define DT_N_S_vref_P_compatible_EXISTS 1
#define DT_N_S_vref_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_vref_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_40022100
#define DT_N_S_vref_P_io_channels_IDX_0_VAL_input 19
#define DT_N_S_vref_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_vref_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vref, io_channels, 0)
#define DT_N_S_vref_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vref, io_channels, 0)
#define DT_N_S_vref_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vref, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vref_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vref, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vref_P_io_channels_LEN 1
#define DT_N_S_vref_P_io_channels_EXISTS 1
#define DT_N_S_vref_P_wakeup_source 0
#define DT_N_S_vref_P_wakeup_source_EXISTS 1
#define DT_N_S_vref_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_vref_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk-csi
 *
 * Node identifier: DT_N_S_clocks_S_clk_csi
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_csi_PATH "/clocks/clk-csi"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_csi_FULL_NAME "clk-csi"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_csi_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_csi_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_csi_ORD 28
#define DT_N_S_clocks_S_clk_csi_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_csi_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_csi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_csi_EXISTS 1
#define DT_N_INST_1_fixed_clock DT_N_S_clocks_S_clk_csi
#define DT_N_NODELABEL_clk_csi  DT_N_S_clocks_S_clk_csi

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_csi_REG_NUM 0
#define DT_N_S_clocks_S_clk_csi_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_csi_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_csi_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_csi_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_csi_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_csi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_csi_P_clock_frequency 4000000
#define DT_N_S_clocks_S_clk_csi_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/clk-hsi
 *
 * Node identifier: DT_N_S_clocks_S_clk_hsi
 *
 * Binding (compatible = st,stm32h7-hsi-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32h7-hsi-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_hsi_PATH "/clocks/clk-hsi"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_hsi_FULL_NAME "clk-hsi"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_hsi_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_hsi_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_hsi_ORD 29
#define DT_N_S_clocks_S_clk_hsi_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_hsi_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_hsi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_hsi_EXISTS 1
#define DT_N_INST_0_st_stm32h7_hsi_clock DT_N_S_clocks_S_clk_hsi
#define DT_N_NODELABEL_clk_hsi           DT_N_S_clocks_S_clk_hsi

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_hsi_REG_NUM 0
#define DT_N_S_clocks_S_clk_hsi_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_hsi_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_hsi_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_hsi_COMPAT_MATCHES_st_stm32h7_hsi_clock 1
#define DT_N_S_clocks_S_clk_hsi_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_clk_hsi_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_COMPAT_MODEL_IDX_0 "stm32h7-hsi-clock"
#define DT_N_S_clocks_S_clk_hsi_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_hsi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_hsi_P_clock_frequency 64000000
#define DT_N_S_clocks_S_clk_hsi_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/clk-hsi48
 *
 * Node identifier: DT_N_S_clocks_S_clk_hsi48
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_hsi48_PATH "/clocks/clk-hsi48"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_hsi48_FULL_NAME "clk-hsi48"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_hsi48_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_hsi48_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_hsi48_ORD 30
#define DT_N_S_clocks_S_clk_hsi48_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_hsi48_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_hsi48_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_hsi48_EXISTS 1
#define DT_N_INST_0_fixed_clock  DT_N_S_clocks_S_clk_hsi48
#define DT_N_NODELABEL_clk_hsi48 DT_N_S_clocks_S_clk_hsi48

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_hsi48_REG_NUM 0
#define DT_N_S_clocks_S_clk_hsi48_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_hsi48_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_hsi48_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_hsi48_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_hsi48_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_hsi48_P_clock_frequency 48000000
#define DT_N_S_clocks_S_clk_hsi48_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/clk-lse
 *
 * Node identifier: DT_N_S_clocks_S_clk_lse
 *
 * Binding (compatible = st,stm32-lse-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32-lse-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_lse_PATH "/clocks/clk-lse"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_lse_FULL_NAME "clk-lse"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_lse_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_lse_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_lse_ORD 31
#define DT_N_S_clocks_S_clk_lse_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_lse_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_lse_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_lse_EXISTS 1
#define DT_N_INST_0_st_stm32_lse_clock DT_N_S_clocks_S_clk_lse
#define DT_N_NODELABEL_clk_lse         DT_N_S_clocks_S_clk_lse

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_lse_REG_NUM 0
#define DT_N_S_clocks_S_clk_lse_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_lse_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_lse_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_lse_COMPAT_MATCHES_st_stm32_lse_clock 1
#define DT_N_S_clocks_S_clk_lse_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_clk_lse_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_COMPAT_MODEL_IDX_0 "stm32-lse-clock"
#define DT_N_S_clocks_S_clk_lse_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_lse_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_lse_P_driving_capability 0
#define DT_N_S_clocks_S_clk_lse_P_driving_capability_ENUM_IDX 0
#define DT_N_S_clocks_S_clk_lse_P_driving_capability_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_driving_capability_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_lse_bypass 0
#define DT_N_S_clocks_S_clk_lse_P_lse_bypass_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_clock_frequency 32768
#define DT_N_S_clocks_S_clk_lse_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/clk-lsi
 *
 * Node identifier: DT_N_S_clocks_S_clk_lsi
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_lsi_PATH "/clocks/clk-lsi"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_lsi_FULL_NAME "clk-lsi"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_lsi_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_lsi_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_lsi_ORD 32
#define DT_N_S_clocks_S_clk_lsi_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_lsi_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_lsi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_lsi_EXISTS 1
#define DT_N_INST_2_fixed_clock DT_N_S_clocks_S_clk_lsi
#define DT_N_NODELABEL_clk_lsi  DT_N_S_clocks_S_clk_lsi

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_lsi_REG_NUM 0
#define DT_N_S_clocks_S_clk_lsi_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_lsi_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_lsi_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_lsi_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_lsi_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_lsi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_lsi_P_clock_frequency 32000
#define DT_N_S_clocks_S_clk_lsi_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/perck
 *
 * Node identifier: DT_N_S_clocks_S_perck
 *
 * Binding (compatible = st,stm32-clock-mux):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32-clock-mux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_perck_PATH "/clocks/perck"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_perck_FULL_NAME "perck"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_perck_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_perck_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_perck_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_perck_ORD 33
#define DT_N_S_clocks_S_perck_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_perck_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_perck_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_perck_EXISTS 1
#define DT_N_INST_0_st_stm32_clock_mux DT_N_S_clocks_S_perck
#define DT_N_NODELABEL_perck           DT_N_S_clocks_S_perck

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_perck_REG_NUM 0
#define DT_N_S_clocks_S_perck_RANGES_NUM 0
#define DT_N_S_clocks_S_perck_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_perck_IRQ_NUM 0
#define DT_N_S_clocks_S_perck_COMPAT_MATCHES_st_stm32_clock_mux 1
#define DT_N_S_clocks_S_perck_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_perck_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_perck_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_perck_COMPAT_MODEL_IDX_0 "stm32-clock-mux"
#define DT_N_S_clocks_S_perck_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_perck_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_perck_P_status "disabled"
#define DT_N_S_clocks_S_perck_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_perck_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_perck_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_perck_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_perck_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_perck_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_perck_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_perck_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_perck_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_perck_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_perck, status, 0)
#define DT_N_S_clocks_S_perck_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_perck, status, 0)
#define DT_N_S_clocks_S_perck_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_perck, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_perck_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_perck, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_perck_P_status_LEN 1
#define DT_N_S_clocks_S_perck_P_status_EXISTS 1
#define DT_N_S_clocks_S_perck_P_compatible {"st,stm32-clock-mux"}
#define DT_N_S_clocks_S_perck_P_compatible_IDX_0 "st,stm32-clock-mux"
#define DT_N_S_clocks_S_perck_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-clock-mux
#define DT_N_S_clocks_S_perck_P_compatible_IDX_0_STRING_TOKEN st_stm32_clock_mux
#define DT_N_S_clocks_S_perck_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_CLOCK_MUX
#define DT_N_S_clocks_S_perck_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_perck_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_perck, compatible, 0)
#define DT_N_S_clocks_S_perck_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_perck, compatible, 0)
#define DT_N_S_clocks_S_perck_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_perck, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_perck_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_perck, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_perck_P_compatible_LEN 1
#define DT_N_S_clocks_S_perck_P_compatible_EXISTS 1

/*
 * Devicetree node: /clocks/pll@1
 *
 * Node identifier: DT_N_S_clocks_S_pll_1
 *
 * Binding (compatible = st,stm32h7-pll-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32h7-pll-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_1_PATH "/clocks/pll@1"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_1_FULL_NAME "pll@1"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_1_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_1_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_1_ORD 34
#define DT_N_S_clocks_S_pll_1_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_1_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_1_EXISTS 1
#define DT_N_INST_2_st_stm32h7_pll_clock DT_N_S_clocks_S_pll_1
#define DT_N_NODELABEL_pll2              DT_N_S_clocks_S_pll_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_1_REG_NUM 1
#define DT_N_S_clocks_S_pll_1_REG_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_clocks_S_pll_1_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_1_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_1_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_1_COMPAT_MATCHES_st_stm32h7_pll_clock 1
#define DT_N_S_clocks_S_pll_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_1_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_pll_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_1_COMPAT_MODEL_IDX_0 "stm32h7-pll-clock"
#define DT_N_S_clocks_S_pll_1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_1_P_status "disabled"
#define DT_N_S_clocks_S_pll_1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pll_1_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pll_1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll_1_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pll_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pll_1_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pll_1_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_1, status, 0)
#define DT_N_S_clocks_S_pll_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_1, status, 0)
#define DT_N_S_clocks_S_pll_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_1, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_1, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_1_P_status_LEN 1
#define DT_N_S_clocks_S_pll_1_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_compatible {"st,stm32h7-pll-clock"}
#define DT_N_S_clocks_S_pll_1_P_compatible_IDX_0 "st,stm32h7-pll-clock"
#define DT_N_S_clocks_S_pll_1_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-pll-clock
#define DT_N_S_clocks_S_pll_1_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_pll_clock
#define DT_N_S_clocks_S_pll_1_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_PLL_CLOCK
#define DT_N_S_clocks_S_pll_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_1, compatible, 0)
#define DT_N_S_clocks_S_pll_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_1, compatible, 0)
#define DT_N_S_clocks_S_pll_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_1_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_1_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_reg {1 /* 0x1 */}
#define DT_N_S_clocks_S_pll_1_P_reg_IDX_0 1
#define DT_N_S_clocks_S_pll_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_reg_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_1_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll@2
 *
 * Node identifier: DT_N_S_clocks_S_pll_2
 *
 * Binding (compatible = st,stm32h7-pll-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32h7-pll-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_2_PATH "/clocks/pll@2"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_2_FULL_NAME "pll@2"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_2_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_2_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_2_ORD 35
#define DT_N_S_clocks_S_pll_2_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_2_REQUIRES_ORDS \
	6, /* /clocks */ \
	7, /* /clocks/clk-hse */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_2_EXISTS 1
#define DT_N_INST_1_st_stm32h7_pll_clock DT_N_S_clocks_S_pll_2
#define DT_N_NODELABEL_pll3              DT_N_S_clocks_S_pll_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_2_REG_NUM 1
#define DT_N_S_clocks_S_pll_2_REG_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_clocks_S_pll_2_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_2_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_2_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_2_COMPAT_MATCHES_st_stm32h7_pll_clock 1
#define DT_N_S_clocks_S_pll_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_pll_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_COMPAT_MODEL_IDX_0 "stm32h7-pll-clock"
#define DT_N_S_clocks_S_pll_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_2_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_clocks_IDX_0_PH DT_N_S_clocks_S_clk_hse
#define DT_N_S_clocks_S_pll_2_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_2, clocks, 0)
#define DT_N_S_clocks_S_pll_2_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_2, clocks, 0)
#define DT_N_S_clocks_S_pll_2_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_2, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_2, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_P_clocks_LEN 1
#define DT_N_S_clocks_S_pll_2_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_div_m 8
#define DT_N_S_clocks_S_pll_2_P_div_m_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_mul_n 60
#define DT_N_S_clocks_S_pll_2_P_mul_n_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_div_p 2
#define DT_N_S_clocks_S_pll_2_P_div_p_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_div_q 2
#define DT_N_S_clocks_S_pll_2_P_div_q_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_div_r 20
#define DT_N_S_clocks_S_pll_2_P_div_r_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_status "okay"
#define DT_N_S_clocks_S_pll_2_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pll_2_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_2_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_2_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pll_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_2_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pll_2_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_2, status, 0)
#define DT_N_S_clocks_S_pll_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_2, status, 0)
#define DT_N_S_clocks_S_pll_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_P_status_LEN 1
#define DT_N_S_clocks_S_pll_2_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_compatible {"st,stm32h7-pll-clock"}
#define DT_N_S_clocks_S_pll_2_P_compatible_IDX_0 "st,stm32h7-pll-clock"
#define DT_N_S_clocks_S_pll_2_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-pll-clock
#define DT_N_S_clocks_S_pll_2_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_pll_clock
#define DT_N_S_clocks_S_pll_2_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_PLL_CLOCK
#define DT_N_S_clocks_S_pll_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_2, compatible, 0)
#define DT_N_S_clocks_S_pll_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_2, compatible, 0)
#define DT_N_S_clocks_S_pll_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_2_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_reg {2 /* 0x2 */}
#define DT_N_S_clocks_S_pll_2_P_reg_IDX_0 2
#define DT_N_S_clocks_S_pll_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_reg_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_2_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 36
#define DT_N_S_cpus_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	37, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m7):
 *   $ZEPHYR_BASE\dts\bindings\cpu\arm,cortex-m7.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 37
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	36, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	38, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m7 DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0       DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m7 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m7"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m7"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m7"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m7
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m7
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M7
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv7m-mpu):
 *   $ZEPHYR_BASE\dts\bindings\mmu_mpu\arm,armv7m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 38
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	37, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv7m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv7m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv7m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_arm_num_mpu_regions 16
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_arm_num_mpu_regions_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv7m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv7m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv7m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv7m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV7M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE\dts\bindings\input\gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 39
#define DT_N_S_gpio_keys_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	41, /* /gpio_keys/button */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_debounce_interval_ms 30
#define DT_N_S_gpio_keys_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1
#define DT_N_S_gpio_keys_P_wakeup_source 0
#define DT_N_S_gpio_keys_P_wakeup_source_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58020800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_PATH "/soc/pin-controller@58020000/gpio@58020800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FULL_NAME "gpio@58020800"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_ORD 40
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REQUIRES_ORDS \
	9, /* /soc/rcc@58024400 */ \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_SUPPORTS_ORDS \
	41, /* /gpio_keys/button */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_EXISTS 1
#define DT_N_INST_2_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_NODELABEL_gpioc      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REG_IDX_0_VAL_ADDRESS 1476528128 /* 0x58020800 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg {1476528128 /* 0x58020800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_IDX_0 1476528128
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button
 *
 * Node identifier: DT_N_S_gpio_keys_S_button
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_PATH "/gpio_keys/button"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_FULL_NAME "button"

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_ORD 41
#define DT_N_S_gpio_keys_S_button_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_REQUIRES_ORDS \
	39, /* /gpio_keys */ \
	40, /* /soc/pin-controller@58020000/gpio@58020800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_EXISTS 1
#define DT_N_ALIAS_sw0             DT_N_S_gpio_keys_S_button
#define DT_N_NODELABEL_user_button DT_N_S_gpio_keys_S_button

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_VAL_pin 13
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button, gpios, 0)
#define DT_N_S_gpio_keys_S_button_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button, gpios, 0)
#define DT_N_S_gpio_keys_S_button_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_label "User PB"
#define DT_N_S_gpio_keys_S_button_P_label_STRING_UNQUOTED User PB
#define DT_N_S_gpio_keys_S_button_P_label_STRING_TOKEN User_PB
#define DT_N_S_gpio_keys_S_button_P_label_STRING_UPPER_TOKEN USER_PB
#define DT_N_S_gpio_keys_S_button_P_label_IDX_0 "User PB"
#define DT_N_S_gpio_keys_S_button_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button, label, 0)
#define DT_N_S_gpio_keys_S_button_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button, label, 0)
#define DT_N_S_gpio_keys_S_button_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_P_label_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_zephyr_code 11
#define DT_N_S_gpio_keys_S_button_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 42
#define DT_N_S_leds_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	44, /* /leds/led_0 */ \
	45, /* /leds/led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58021800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_PATH "/soc/pin-controller@58020000/gpio@58021800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FULL_NAME "gpio@58021800"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_ORD 43
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REQUIRES_ORDS \
	9, /* /soc/rcc@58024400 */ \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_SUPPORTS_ORDS \
	44, /* /leds/led_0 */ \
	45, /* /leds/led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_EXISTS 1
#define DT_N_INST_6_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_NODELABEL_gpiog      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REG_IDX_0_VAL_ADDRESS 1476532224 /* 0x58021800 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg {1476532224 /* 0x58021800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_IDX_0 1476532224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 44
#define DT_N_S_leds_S_led_0_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	42, /* /leds */ \
	43, /* /soc/pin-controller@58020000/gpio@58021800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led1        DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_red_led DT_N_S_leds_S_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_RANGES_NUM 0
#define DT_N_S_leds_S_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 11
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "User LD1"
#define DT_N_S_leds_S_led_0_P_label_STRING_UNQUOTED User LD1
#define DT_N_S_leds_S_led_0_P_label_STRING_TOKEN User_LD1
#define DT_N_S_leds_S_led_0_P_label_STRING_UPPER_TOKEN USER_LD1
#define DT_N_S_leds_S_led_0_P_label_IDX_0 "User LD1"
#define DT_N_S_leds_S_led_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_LEN 1
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_1_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 45
#define DT_N_S_leds_S_led_1_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	42, /* /leds */ \
	43, /* /soc/pin-controller@58020000/gpio@58021800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led0         DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_blue_led DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 2
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "User LD2"
#define DT_N_S_leds_S_led_1_P_label_STRING_UNQUOTED User LD2
#define DT_N_S_leds_S_led_1_P_label_STRING_TOKEN User_LD2
#define DT_N_S_leds_S_led_1_P_label_STRING_UPPER_TOKEN USER_LD2
#define DT_N_S_leds_S_led_1_P_label_IDX_0 "User LD2"
#define DT_N_S_leds_S_led_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_LEN 1
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE\dts\bindings\adc\st,stm32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_PATH "/soc/adc@40022000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_FULL_NAME "adc@40022000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40022000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_CHILD_IDX 45

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_ORD 46
#define DT_N_S_soc_S_adc_40022000_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_EXISTS 1
#define DT_N_INST_0_st_stm32_adc DT_N_S_soc_S_adc_40022000
#define DT_N_NODELABEL_adc1      DT_N_S_soc_S_adc_40022000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_REG_IDX_0_VAL_ADDRESS 1073881088 /* 0x40022000 */
#define DT_N_S_soc_S_adc_40022000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_40022000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_40022000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_adc_40022000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_COMPAT_MODEL_IDX_0 "stm32-adc"
#define DT_N_S_soc_S_adc_40022000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_P_reg {1073881088 /* 0x40022000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_40022000_P_reg_IDX_0 1073881088
#define DT_N_S_soc_S_adc_40022000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_40022000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, clocks, 0)
#define DT_N_S_soc_S_adc_40022000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, clocks, 0)
#define DT_N_S_soc_S_adc_40022000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_40022000_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_adc_40022000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_40022000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_vref_mv 3300
#define DT_N_S_soc_S_adc_40022000_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_resolutions {8446476 /* 0x80e20c */, 7725580 /* 0x75e20c */, 6742540 /* 0x66e20c */, 5497356 /* 0x53e20c */, 4710924 /* 0x47e20c */}
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_0 8446476
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_1 7725580
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_2 6742540
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_3 5497356
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_4 4710924
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_resolutions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, resolutions, 0) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 1) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 2) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 3) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 4)
#define DT_N_S_soc_S_adc_40022000_P_resolutions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, resolutions, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 4)
#define DT_N_S_soc_S_adc_40022000_P_resolutions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, resolutions, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_resolutions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, resolutions, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_resolutions_LEN 5
#define DT_N_S_soc_S_adc_40022000_P_resolutions_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times {2 /* 0x2 */, 3 /* 0x3 */, 9 /* 0x9 */, 17 /* 0x11 */, 33 /* 0x21 */, 65 /* 0x41 */, 388 /* 0x184 */, 811 /* 0x32b */}
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_0 2
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_1 3
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_2 9
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_3 17
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_4 33
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_5 65
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_5_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_6 388
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_6_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_7 811
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_7_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, sampling_times, 0) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 1) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 2) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 3) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 4) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 5) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 6) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 7)
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, sampling_times, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 7)
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, sampling_times, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, sampling_times, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_LEN 8
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_status "disabled"
#define DT_N_S_soc_S_adc_40022000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_40022000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_40022000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_40022000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_40022000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40022000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_adc_40022000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_40022000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, status, 0)
#define DT_N_S_soc_S_adc_40022000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, status, 0)
#define DT_N_S_soc_S_adc_40022000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_status_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_40022000_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_40022000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-adc
#define DT_N_S_soc_S_adc_40022000_P_compatible_IDX_0_STRING_TOKEN st_stm32_adc
#define DT_N_S_soc_S_adc_40022000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_ADC
#define DT_N_S_soc_S_adc_40022000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, compatible, 0)
#define DT_N_S_soc_S_adc_40022000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, compatible, 0)
#define DT_N_S_soc_S_adc_40022000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40022000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_40022000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022300
 *
 * Node identifier: DT_N_S_soc_S_adc_40022300
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE\dts\bindings\adc\st,stm32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022300_PATH "/soc/adc@40022300"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022300_FULL_NAME "adc@40022300"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40022300_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022300_CHILD_IDX 47

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022300_ORD 47
#define DT_N_S_soc_S_adc_40022300_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022300_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022300_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022300_EXISTS 1
#define DT_N_INST_2_st_stm32_adc DT_N_S_soc_S_adc_40022300
#define DT_N_NODELABEL_adc1_2    DT_N_S_soc_S_adc_40022300

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022300_REG_NUM 1
#define DT_N_S_soc_S_adc_40022300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_REG_IDX_0_VAL_ADDRESS 1073881856 /* 0x40022300 */
#define DT_N_S_soc_S_adc_40022300_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_40022300_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022300_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022300_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_40022300_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_adc_40022300_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_COMPAT_MODEL_IDX_0 "stm32-adc"
#define DT_N_S_soc_S_adc_40022300_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022300_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022300_P_reg {1073881856 /* 0x40022300 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_40022300_P_reg_IDX_0 1073881856
#define DT_N_S_soc_S_adc_40022300_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_40022300_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022300, clocks, 0)
#define DT_N_S_soc_S_adc_40022300_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022300, clocks, 0)
#define DT_N_S_soc_S_adc_40022300_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_40022300_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_adc_40022300_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_40022300_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_vref_mv 3300
#define DT_N_S_soc_S_adc_40022300_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_resolutions {8446476 /* 0x80e20c */, 7725580 /* 0x75e20c */, 6742540 /* 0x66e20c */, 5497356 /* 0x53e20c */, 4710924 /* 0x47e20c */}
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_0 8446476
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_1 7725580
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_2 6742540
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_3 5497356
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_4 4710924
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_resolutions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022300, resolutions, 0) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 1) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 2) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 3) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 4)
#define DT_N_S_soc_S_adc_40022300_P_resolutions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022300, resolutions, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 4)
#define DT_N_S_soc_S_adc_40022300_P_resolutions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022300, resolutions, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_resolutions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022300, resolutions, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_resolutions_LEN 5
#define DT_N_S_soc_S_adc_40022300_P_resolutions_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times {2 /* 0x2 */, 3 /* 0x3 */, 9 /* 0x9 */, 17 /* 0x11 */, 33 /* 0x21 */, 65 /* 0x41 */, 388 /* 0x184 */, 811 /* 0x32b */}
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_0 2
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_1 3
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_2 9
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_3 17
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_4 33
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_5 65
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_5_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_6 388
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_6_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_7 811
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_7_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022300, sampling_times, 0) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 1) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 2) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 3) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 4) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 5) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 6) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 7)
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022300, sampling_times, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 7)
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022300, sampling_times, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022300, sampling_times, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_LEN 8
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_status "disabled"
#define DT_N_S_soc_S_adc_40022300_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_40022300_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_40022300_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_40022300_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_40022300_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40022300_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_adc_40022300_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_40022300_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022300, status, 0)
#define DT_N_S_soc_S_adc_40022300_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022300, status, 0)
#define DT_N_S_soc_S_adc_40022300_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_status_LEN 1
#define DT_N_S_soc_S_adc_40022300_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_40022300_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_40022300_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-adc
#define DT_N_S_soc_S_adc_40022300_P_compatible_IDX_0_STRING_TOKEN st_stm32_adc
#define DT_N_S_soc_S_adc_40022300_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_ADC
#define DT_N_S_soc_S_adc_40022300_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022300, compatible, 0)
#define DT_N_S_soc_S_adc_40022300_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022300, compatible, 0)
#define DT_N_S_soc_S_adc_40022300_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40022300_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40022300_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_40022300_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/bdma@58025400
 *
 * Node identifier: DT_N_S_soc_S_bdma_58025400
 *
 * Binding (compatible = st,stm32-bdma):
 *   $ZEPHYR_BASE\dts\bindings\dma\st,stm32-bdma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_bdma_58025400_PATH "/soc/bdma@58025400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_bdma_58025400_FULL_NAME "bdma@58025400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_bdma_58025400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_bdma_58025400_CHILD_IDX 51

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_bdma_58025400_ORD 48
#define DT_N_S_soc_S_bdma_58025400_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_bdma_58025400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_bdma_58025400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_bdma_58025400_EXISTS 1
#define DT_N_INST_0_st_stm32_bdma DT_N_S_soc_S_bdma_58025400
#define DT_N_NODELABEL_bdma1      DT_N_S_soc_S_bdma_58025400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_bdma_58025400_REG_NUM 1
#define DT_N_S_soc_S_bdma_58025400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_REG_IDX_0_VAL_ADDRESS 1476547584 /* 0x58025400 */
#define DT_N_S_soc_S_bdma_58025400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_bdma_58025400_RANGES_NUM 0
#define DT_N_S_soc_S_bdma_58025400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_bdma_58025400_IRQ_NUM 8
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_VAL_irq 129
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_VAL_irq 130
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_VAL_irq 131
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_VAL_irq 132
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_VAL_irq 133
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_VAL_irq 134
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_VAL_irq 135
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_VAL_irq 136
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_COMPAT_MATCHES_st_stm32_bdma 1
#define DT_N_S_soc_S_bdma_58025400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_bdma_58025400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_COMPAT_MODEL_IDX_0 "stm32-bdma"
#define DT_N_S_soc_S_bdma_58025400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_bdma_58025400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_bdma_58025400_P_reg {1476547584 /* 0x58025400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_bdma_58025400_P_reg_IDX_0 1476547584
#define DT_N_S_soc_S_bdma_58025400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_bdma_58025400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_reg_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts {129 /* 0x81 */, 0 /* 0x0 */, 130 /* 0x82 */, 0 /* 0x0 */, 131 /* 0x83 */, 0 /* 0x0 */, 132 /* 0x84 */, 0 /* 0x0 */, 133 /* 0x85 */, 0 /* 0x0 */, 134 /* 0x86 */, 0 /* 0x0 */, 135 /* 0x87 */, 0 /* 0x0 */, 136 /* 0x88 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_0 129
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_2 130
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_4 131
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_6 132
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_8 133
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_10 134
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_12 135
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_14 136
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_st_mem2mem 1
#define DT_N_S_soc_S_bdma_58025400_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_dma_offset 0
#define DT_N_S_soc_S_bdma_58025400_P_dma_offset_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_dma_requests 8
#define DT_N_S_soc_S_bdma_58025400_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_status "disabled"
#define DT_N_S_soc_S_bdma_58025400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_bdma_58025400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_bdma_58025400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_bdma_58025400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_bdma_58025400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_bdma_58025400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_bdma_58025400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_bdma_58025400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bdma_58025400, status, 0)
#define DT_N_S_soc_S_bdma_58025400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_bdma_58025400, status, 0)
#define DT_N_S_soc_S_bdma_58025400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_bdma_58025400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_bdma_58025400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_P_status_LEN 1
#define DT_N_S_soc_S_bdma_58025400_P_status_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_compatible {"st,stm32-bdma"}
#define DT_N_S_soc_S_bdma_58025400_P_compatible_IDX_0 "st,stm32-bdma"
#define DT_N_S_soc_S_bdma_58025400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-bdma
#define DT_N_S_soc_S_bdma_58025400_P_compatible_IDX_0_STRING_TOKEN st_stm32_bdma
#define DT_N_S_soc_S_bdma_58025400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_BDMA
#define DT_N_S_soc_S_bdma_58025400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bdma_58025400, compatible, 0)
#define DT_N_S_soc_S_bdma_58025400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_bdma_58025400, compatible, 0)
#define DT_N_S_soc_S_bdma_58025400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_bdma_58025400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_bdma_58025400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_P_compatible_LEN 1
#define DT_N_S_soc_S_bdma_58025400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_bdma_58025400_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_bdma_58025400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_bdma_58025400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bdma_58025400, clocks, 0)
#define DT_N_S_soc_S_bdma_58025400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_bdma_58025400, clocks, 0)
#define DT_N_S_soc_S_bdma_58025400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_bdma_58025400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_bdma_58025400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_P_clocks_LEN 1
#define DT_N_S_soc_S_bdma_58025400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_wakeup_source 0
#define DT_N_S_soc_S_bdma_58025400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_bdma_58025400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /can-phy0
 *
 * Node identifier: DT_N_S_can_phy0
 *
 * Binding (compatible = can-transceiver-gpio):
 *   $ZEPHYR_BASE\dts\bindings\phy\can-transceiver-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_can_phy0_PATH "/can-phy0"

/* Node's name with unit-address: */
#define DT_N_S_can_phy0_FULL_NAME "can-phy0"

/* Node parent (/) identifier: */
#define DT_N_S_can_phy0_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_can_phy0_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_can_phy0_FOREACH_CHILD(fn) 
#define DT_N_S_can_phy0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_can_phy0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_can_phy0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_can_phy0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_can_phy0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_can_phy0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_can_phy0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_can_phy0_ORD 49
#define DT_N_S_can_phy0_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_can_phy0_REQUIRES_ORDS \
	0, /* / */ \
	16, /* /soc/pin-controller@58020000/gpio@58021C00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_can_phy0_SUPPORTS_ORDS \
	52, /* /soc/can@4000a000 */

/* Existence and alternate IDs: */
#define DT_N_S_can_phy0_EXISTS 1
#define DT_N_INST_0_microchip_mcp2562fd  DT_N_S_can_phy0
#define DT_N_INST_0_can_transceiver_gpio DT_N_S_can_phy0
#define DT_N_NODELABEL_transceiver0      DT_N_S_can_phy0

/* Macros for properties that are special in the specification: */
#define DT_N_S_can_phy0_REG_NUM 0
#define DT_N_S_can_phy0_RANGES_NUM 0
#define DT_N_S_can_phy0_FOREACH_RANGE(fn) 
#define DT_N_S_can_phy0_IRQ_NUM 0
#define DT_N_S_can_phy0_COMPAT_MATCHES_microchip_mcp2562fd 1
#define DT_N_S_can_phy0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_can_phy0_COMPAT_VENDOR_IDX_0 "Microchip Technology Inc."
#define DT_N_S_can_phy0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_can_phy0_COMPAT_MODEL_IDX_0 "mcp2562fd"
#define DT_N_S_can_phy0_COMPAT_MATCHES_can_transceiver_gpio 1
#define DT_N_S_can_phy0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_can_phy0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_can_phy0_P_standby_gpios_IDX_0_EXISTS 1
#define DT_N_S_can_phy0_P_standby_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_can_phy0_P_standby_gpios_IDX_0_VAL_pin 8
#define DT_N_S_can_phy0_P_standby_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_can_phy0_P_standby_gpios_IDX_0_VAL_flags 0
#define DT_N_S_can_phy0_P_standby_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_can_phy0_P_standby_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_can_phy0, standby_gpios, 0)
#define DT_N_S_can_phy0_P_standby_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_can_phy0, standby_gpios, 0)
#define DT_N_S_can_phy0_P_standby_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_can_phy0, standby_gpios, 0, __VA_ARGS__)
#define DT_N_S_can_phy0_P_standby_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_can_phy0, standby_gpios, 0, __VA_ARGS__)
#define DT_N_S_can_phy0_P_standby_gpios_LEN 1
#define DT_N_S_can_phy0_P_standby_gpios_EXISTS 1
#define DT_N_S_can_phy0_P_max_bitrate 5000000
#define DT_N_S_can_phy0_P_max_bitrate_EXISTS 1
#define DT_N_S_can_phy0_P_compatible {"microchip,mcp2562fd", "can-transceiver-gpio"}
#define DT_N_S_can_phy0_P_compatible_IDX_0 "microchip,mcp2562fd"
#define DT_N_S_can_phy0_P_compatible_IDX_0_STRING_UNQUOTED microchip,mcp2562fd
#define DT_N_S_can_phy0_P_compatible_IDX_0_STRING_TOKEN microchip_mcp2562fd
#define DT_N_S_can_phy0_P_compatible_IDX_0_STRING_UPPER_TOKEN MICROCHIP_MCP2562FD
#define DT_N_S_can_phy0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_can_phy0_P_compatible_IDX_1 "can-transceiver-gpio"
#define DT_N_S_can_phy0_P_compatible_IDX_1_STRING_UNQUOTED can-transceiver-gpio
#define DT_N_S_can_phy0_P_compatible_IDX_1_STRING_TOKEN can_transceiver_gpio
#define DT_N_S_can_phy0_P_compatible_IDX_1_STRING_UPPER_TOKEN CAN_TRANSCEIVER_GPIO
#define DT_N_S_can_phy0_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_can_phy0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_can_phy0, compatible, 0) \
	fn(DT_N_S_can_phy0, compatible, 1)
#define DT_N_S_can_phy0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_can_phy0, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_can_phy0, compatible, 1)
#define DT_N_S_can_phy0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_can_phy0, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_can_phy0, compatible, 1, __VA_ARGS__)
#define DT_N_S_can_phy0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_can_phy0, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_can_phy0, compatible, 1, __VA_ARGS__)
#define DT_N_S_can_phy0_P_compatible_LEN 2
#define DT_N_S_can_phy0_P_compatible_EXISTS 1
#define DT_N_S_can_phy0_P_wakeup_source 0
#define DT_N_S_can_phy0_P_wakeup_source_EXISTS 1
#define DT_N_S_can_phy0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_can_phy0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan1_rx_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_PATH "/soc/pin-controller@58020000/fdcan1_rx_pa11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_FULL_NAME "fdcan1_rx_pa11"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_ORD 50
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_SUPPORTS_ORDS \
	52, /* /soc/can@4000a000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_EXISTS 1
#define DT_N_NODELABEL_fdcan1_rx_pa11 DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_pinmux 361
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan1_tx_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_PATH "/soc/pin-controller@58020000/fdcan1_tx_pa12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_FULL_NAME "fdcan1_tx_pa12"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_ORD 51
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_SUPPORTS_ORDS \
	52, /* /soc/can@4000a000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_EXISTS 1
#define DT_N_NODELABEL_fdcan1_tx_pa12 DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_pinmux 393
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/can@4000a000
 *
 * Node identifier: DT_N_S_soc_S_can_4000a000
 *
 * Binding (compatible = st,stm32h7-fdcan):
 *   $ZEPHYR_BASE\dts\bindings\can\st,stm32h7-fdcan.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_4000a000_PATH "/soc/can@4000a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_4000a000_FULL_NAME "can@4000a000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_4000a000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_4000a000_CHILD_IDX 28

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_4000a000_ORD 52
#define DT_N_S_soc_S_can_4000a000_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_4000a000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	49, /* /can-phy0 */ \
	50, /* /soc/pin-controller@58020000/fdcan1_rx_pa11 */ \
	51, /* /soc/pin-controller@58020000/fdcan1_tx_pa12 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_4000a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_4000a000_EXISTS 1
#define DT_N_INST_0_st_stm32h7_fdcan DT_N_S_soc_S_can_4000a000
#define DT_N_NODELABEL_fdcan1        DT_N_S_soc_S_can_4000a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_4000a000_REG_NUM 2
#define DT_N_S_soc_S_can_4000a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_REG_IDX_0_VAL_ADDRESS 1073782784 /* 0x4000a000 */
#define DT_N_S_soc_S_can_4000a000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_can_4000a000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_REG_IDX_1_VAL_ADDRESS 1073785856 /* 0x4000ac00 */
#define DT_N_S_soc_S_can_4000a000_REG_IDX_1_VAL_SIZE 848 /* 0x350 */
#define DT_N_S_soc_S_can_4000a000_REG_NAME_m_can_VAL_ADDRESS DT_N_S_soc_S_can_4000a000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_can_4000a000_REG_NAME_m_can_VAL_SIZE DT_N_S_soc_S_can_4000a000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_can_4000a000_REG_NAME_message_ram_VAL_ADDRESS DT_N_S_soc_S_can_4000a000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_can_4000a000_REG_NAME_message_ram_VAL_SIZE DT_N_S_soc_S_can_4000a000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_can_4000a000_RANGES_NUM 0
#define DT_N_S_soc_S_can_4000a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_4000a000_IRQ_NUM 3
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_VAL_irq 19
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_VAL_irq 21
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_VAL_irq 63
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_line_0_VAL_irq DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_line_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_line_0_VAL_priority DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_line_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_line_1_VAL_irq DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_line_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_line_1_VAL_priority DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_line_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_calib_VAL_irq DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_calib_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_calib_VAL_priority DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_calib_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_COMPAT_MATCHES_st_stm32h7_fdcan 1
#define DT_N_S_soc_S_can_4000a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_can_4000a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_COMPAT_MODEL_IDX_0 "stm32h7-fdcan"
#define DT_N_S_soc_S_can_4000a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_4000a000_PINCTRL_NUM 1
#define DT_N_S_soc_S_can_4000a000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_can_4000a000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_4000a000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_can_4000a000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11
#define DT_N_S_soc_S_can_4000a000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12

/* Generic property macros: */
#define DT_N_S_soc_S_can_4000a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_can_4000a000_P_clocks_IDX_0_VAL_bus 236
#define DT_N_S_soc_S_can_4000a000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_can_4000a000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, clocks, 0)
#define DT_N_S_soc_S_can_4000a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, clocks, 0)
#define DT_N_S_soc_S_can_4000a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_clocks_LEN 1
#define DT_N_S_soc_S_can_4000a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg {1073782784 /* 0x4000a000 */, 1024 /* 0x400 */, 1073785856 /* 0x4000ac00 */, 848 /* 0x350 */}
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_0 1073782784
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_2 1073785856
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_3 848
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts {19 /* 0x13 */, 0 /* 0x0 */, 21 /* 0x15 */, 0 /* 0x0 */, 63 /* 0x3f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_0 19
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_2 21
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_4 63
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg {0 /* 0x0 */, 28 /* 0x1c */, 8 /* 0x8 */, 3 /* 0x3 */, 3 /* 0x3 */, 0 /* 0x0 */, 3 /* 0x3 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_0 0
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_1 28
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_2 8
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_3 3
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_4 3
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_5 0
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_6 3
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_7 3
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 0) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 1) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 2) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 3) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 4) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 5) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 6) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 7)
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 7)
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 7, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 7, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_LEN 8
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bus_speed_data 1000000
#define DT_N_S_soc_S_can_4000a000_P_bus_speed_data_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_sjw_data 1
#define DT_N_S_soc_S_can_4000a000_P_sjw_data_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_sample_point_data 875
#define DT_N_S_soc_S_can_4000a000_P_sample_point_data_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_tx_delay_comp_offset 0
#define DT_N_S_soc_S_can_4000a000_P_tx_delay_comp_offset_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bus_speed 125000
#define DT_N_S_soc_S_can_4000a000_P_bus_speed_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_sjw 1
#define DT_N_S_soc_S_can_4000a000_P_sjw_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_sample_point 875
#define DT_N_S_soc_S_can_4000a000_P_sample_point_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_phys DT_N_S_can_phy0
#define DT_N_S_soc_S_can_4000a000_P_phys_IDX_0 DT_N_S_can_phy0
#define DT_N_S_soc_S_can_4000a000_P_phys_IDX_0_PH DT_N_S_can_phy0
#define DT_N_S_soc_S_can_4000a000_P_phys_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_phys_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, phys, 0)
#define DT_N_S_soc_S_can_4000a000_P_phys_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, phys, 0)
#define DT_N_S_soc_S_can_4000a000_P_phys_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_phys_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_phys_LEN 1
#define DT_N_S_soc_S_can_4000a000_P_phys_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_status "okay"
#define DT_N_S_soc_S_can_4000a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_can_4000a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_can_4000a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_can_4000a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_can_4000a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_can_4000a000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_can_4000a000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_can_4000a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, status, 0)
#define DT_N_S_soc_S_can_4000a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, status, 0)
#define DT_N_S_soc_S_can_4000a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_status_LEN 1
#define DT_N_S_soc_S_can_4000a000_P_status_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_compatible {"st,stm32h7-fdcan"}
#define DT_N_S_soc_S_can_4000a000_P_compatible_IDX_0 "st,stm32h7-fdcan"
#define DT_N_S_soc_S_can_4000a000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-fdcan
#define DT_N_S_soc_S_can_4000a000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_fdcan
#define DT_N_S_soc_S_can_4000a000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_FDCAN
#define DT_N_S_soc_S_can_4000a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, compatible, 0)
#define DT_N_S_soc_S_can_4000a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, compatible, 0)
#define DT_N_S_soc_S_can_4000a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_compatible_LEN 1
#define DT_N_S_soc_S_can_4000a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_names {"m_can", "message_ram"}
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_0 "m_can"
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_0_STRING_UNQUOTED m_can
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_0_STRING_TOKEN m_can
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_0_STRING_UPPER_TOKEN M_CAN
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_1 "message_ram"
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_1_STRING_UNQUOTED message_ram
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_1_STRING_TOKEN message_ram
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_1_STRING_UPPER_TOKEN MESSAGE_RAM
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, reg_names, 0) \
	fn(DT_N_S_soc_S_can_4000a000, reg_names, 1)
#define DT_N_S_soc_S_can_4000a000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, reg_names, 1)
#define DT_N_S_soc_S_can_4000a000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_reg_names_LEN 2
#define DT_N_S_soc_S_can_4000a000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names {"LINE_0", "LINE_1", "CALIB"}
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_0 "LINE_0"
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_0_STRING_UNQUOTED LINE_0
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_0_STRING_TOKEN LINE_0
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN LINE_0
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_1 "LINE_1"
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_1_STRING_UNQUOTED LINE_1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_1_STRING_TOKEN LINE_1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN LINE_1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_2 "CALIB"
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_2_STRING_UNQUOTED CALIB
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_2_STRING_TOKEN CALIB
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN CALIB
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 2)
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 2)
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_wakeup_source 0
#define DT_N_S_soc_S_can_4000a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_can_4000a000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_can_4000a000, pinctrl_0, 1)
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, pinctrl_0, 1)
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, pinctrl_names, 0)
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, pinctrl_names, 0)
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_can_4000a000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/can@4000a400
 *
 * Node identifier: DT_N_S_soc_S_can_4000a400
 *
 * Binding (compatible = st,stm32h7-fdcan):
 *   $ZEPHYR_BASE\dts\bindings\can\st,stm32h7-fdcan.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_4000a400_PATH "/soc/can@4000a400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_4000a400_FULL_NAME "can@4000a400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_4000a400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_4000a400_CHILD_IDX 29

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_4000a400_ORD 53
#define DT_N_S_soc_S_can_4000a400_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_4000a400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_4000a400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_4000a400_EXISTS 1
#define DT_N_INST_1_st_stm32h7_fdcan DT_N_S_soc_S_can_4000a400
#define DT_N_NODELABEL_fdcan2        DT_N_S_soc_S_can_4000a400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_4000a400_REG_NUM 2
#define DT_N_S_soc_S_can_4000a400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_REG_IDX_0_VAL_ADDRESS 1073783808 /* 0x4000a400 */
#define DT_N_S_soc_S_can_4000a400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_can_4000a400_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_REG_IDX_1_VAL_ADDRESS 1073785856 /* 0x4000ac00 */
#define DT_N_S_soc_S_can_4000a400_REG_IDX_1_VAL_SIZE 1696 /* 0x6a0 */
#define DT_N_S_soc_S_can_4000a400_REG_NAME_m_can_VAL_ADDRESS DT_N_S_soc_S_can_4000a400_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_can_4000a400_REG_NAME_m_can_VAL_SIZE DT_N_S_soc_S_can_4000a400_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_can_4000a400_REG_NAME_message_ram_VAL_ADDRESS DT_N_S_soc_S_can_4000a400_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_can_4000a400_REG_NAME_message_ram_VAL_SIZE DT_N_S_soc_S_can_4000a400_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_can_4000a400_RANGES_NUM 0
#define DT_N_S_soc_S_can_4000a400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_4000a400_IRQ_NUM 3
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_irq 22
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_VAL_irq 63
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_line_0_VAL_irq DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_line_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_line_0_VAL_priority DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_line_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_line_1_VAL_irq DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_line_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_line_1_VAL_priority DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_line_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_calib_VAL_irq DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_calib_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_calib_VAL_priority DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_calib_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_COMPAT_MATCHES_st_stm32h7_fdcan 1
#define DT_N_S_soc_S_can_4000a400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_can_4000a400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_COMPAT_MODEL_IDX_0 "stm32h7-fdcan"
#define DT_N_S_soc_S_can_4000a400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_4000a400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_VAL_bus 236
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, clocks, 0)
#define DT_N_S_soc_S_can_4000a400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, clocks, 0)
#define DT_N_S_soc_S_can_4000a400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_clocks_LEN 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg {1073783808 /* 0x4000a400 */, 1024 /* 0x400 */, 1073785856 /* 0x4000ac00 */, 1696 /* 0x6a0 */}
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_0 1073783808
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_2 1073785856
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_3 1696
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts {20 /* 0x14 */, 0 /* 0x0 */, 22 /* 0x16 */, 0 /* 0x0 */, 63 /* 0x3f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_2 22
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_4 63
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg {848 /* 0x350 */, 28 /* 0x1c */, 8 /* 0x8 */, 3 /* 0x3 */, 3 /* 0x3 */, 0 /* 0x0 */, 3 /* 0x3 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_0 848
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_1 28
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_2 8
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_3 3
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_4 3
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_5 0
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_6 3
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_7 3
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 0) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 1) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 2) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 3) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 4) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 5) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 6) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 7)
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 7)
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 7, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 7, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_LEN 8
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_sjw_data 1
#define DT_N_S_soc_S_can_4000a400_P_sjw_data_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_sample_point_data 875
#define DT_N_S_soc_S_can_4000a400_P_sample_point_data_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_tx_delay_comp_offset 0
#define DT_N_S_soc_S_can_4000a400_P_tx_delay_comp_offset_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_sjw 1
#define DT_N_S_soc_S_can_4000a400_P_sjw_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_sample_point 875
#define DT_N_S_soc_S_can_4000a400_P_sample_point_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_status "disabled"
#define DT_N_S_soc_S_can_4000a400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_can_4000a400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_can_4000a400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_can_4000a400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_can_4000a400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_can_4000a400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_can_4000a400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_can_4000a400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, status, 0)
#define DT_N_S_soc_S_can_4000a400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, status, 0)
#define DT_N_S_soc_S_can_4000a400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_status_LEN 1
#define DT_N_S_soc_S_can_4000a400_P_status_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_compatible {"st,stm32h7-fdcan"}
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0 "st,stm32h7-fdcan"
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-fdcan
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_fdcan
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_FDCAN
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, compatible, 0)
#define DT_N_S_soc_S_can_4000a400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, compatible, 0)
#define DT_N_S_soc_S_can_4000a400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_compatible_LEN 1
#define DT_N_S_soc_S_can_4000a400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_names {"m_can", "message_ram"}
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0 "m_can"
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0_STRING_UNQUOTED m_can
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0_STRING_TOKEN m_can
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0_STRING_UPPER_TOKEN M_CAN
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1 "message_ram"
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1_STRING_UNQUOTED message_ram
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1_STRING_TOKEN message_ram
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1_STRING_UPPER_TOKEN MESSAGE_RAM
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, reg_names, 0) \
	fn(DT_N_S_soc_S_can_4000a400, reg_names, 1)
#define DT_N_S_soc_S_can_4000a400_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, reg_names, 1)
#define DT_N_S_soc_S_can_4000a400_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_reg_names_LEN 2
#define DT_N_S_soc_S_can_4000a400_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names {"LINE_0", "LINE_1", "CALIB"}
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0 "LINE_0"
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0_STRING_UNQUOTED LINE_0
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0_STRING_TOKEN LINE_0
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN LINE_0
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1 "LINE_1"
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1_STRING_UNQUOTED LINE_1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1_STRING_TOKEN LINE_1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN LINE_1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_2 "CALIB"
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_2_STRING_UNQUOTED CALIB
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_2_STRING_TOKEN CALIB
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN CALIB
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 1) \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 2)
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 2)
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_wakeup_source 0
#define DT_N_S_soc_S_can_4000a400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_can_4000a400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/cryp@48021000
 *
 * Node identifier: DT_N_S_soc_S_cryp_48021000
 *
 * Binding (compatible = st,stm32-cryp):
 *   $ZEPHYR_BASE\dts\bindings\crypto\st,stm32-cryp.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_cryp_48021000_PATH "/soc/cryp@48021000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_cryp_48021000_FULL_NAME "cryp@48021000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_cryp_48021000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_cryp_48021000_CHILD_IDX 65

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_cryp_48021000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_cryp_48021000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_cryp_48021000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_cryp_48021000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_cryp_48021000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_cryp_48021000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_cryp_48021000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_cryp_48021000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_cryp_48021000_ORD 54
#define DT_N_S_soc_S_cryp_48021000_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_cryp_48021000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_cryp_48021000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_cryp_48021000_EXISTS 1
#define DT_N_INST_0_st_stm32_cryp DT_N_S_soc_S_cryp_48021000
#define DT_N_NODELABEL_cryp       DT_N_S_soc_S_cryp_48021000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_cryp_48021000_REG_NUM 1
#define DT_N_S_soc_S_cryp_48021000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_REG_IDX_0_VAL_ADDRESS 1208094720 /* 0x48021000 */
#define DT_N_S_soc_S_cryp_48021000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_cryp_48021000_RANGES_NUM 0
#define DT_N_S_soc_S_cryp_48021000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_cryp_48021000_IRQ_NUM 1
#define DT_N_S_soc_S_cryp_48021000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_IRQ_IDX_0_VAL_irq 79
#define DT_N_S_soc_S_cryp_48021000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_cryp_48021000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_IRQ_NAME_cryp_VAL_irq DT_N_S_soc_S_cryp_48021000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_cryp_48021000_IRQ_NAME_cryp_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_IRQ_NAME_cryp_VAL_priority DT_N_S_soc_S_cryp_48021000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_cryp_48021000_IRQ_NAME_cryp_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_COMPAT_MATCHES_st_stm32_cryp 1
#define DT_N_S_soc_S_cryp_48021000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_cryp_48021000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_COMPAT_MODEL_IDX_0 "stm32-cryp"
#define DT_N_S_soc_S_cryp_48021000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_cryp_48021000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_cryp_48021000_P_reg {1208094720 /* 0x48021000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_cryp_48021000_P_reg_IDX_0 1208094720
#define DT_N_S_soc_S_cryp_48021000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_cryp_48021000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_reg_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_interrupts {79 /* 0x4f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_cryp_48021000_P_interrupts_IDX_0 79
#define DT_N_S_soc_S_cryp_48021000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_cryp_48021000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_cryp_48021000_P_clocks_IDX_0_VAL_bus 220
#define DT_N_S_soc_S_cryp_48021000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_cryp_48021000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_cryp_48021000, clocks, 0)
#define DT_N_S_soc_S_cryp_48021000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_cryp_48021000, clocks, 0)
#define DT_N_S_soc_S_cryp_48021000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_cryp_48021000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_cryp_48021000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_cryp_48021000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_cryp_48021000_P_clocks_LEN 1
#define DT_N_S_soc_S_cryp_48021000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_status "disabled"
#define DT_N_S_soc_S_cryp_48021000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_cryp_48021000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_cryp_48021000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_cryp_48021000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_cryp_48021000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_cryp_48021000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_cryp_48021000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_cryp_48021000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_cryp_48021000, status, 0)
#define DT_N_S_soc_S_cryp_48021000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_cryp_48021000, status, 0)
#define DT_N_S_soc_S_cryp_48021000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_cryp_48021000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_cryp_48021000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_cryp_48021000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_cryp_48021000_P_status_LEN 1
#define DT_N_S_soc_S_cryp_48021000_P_status_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_compatible {"st,stm32-cryp"}
#define DT_N_S_soc_S_cryp_48021000_P_compatible_IDX_0 "st,stm32-cryp"
#define DT_N_S_soc_S_cryp_48021000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-cryp
#define DT_N_S_soc_S_cryp_48021000_P_compatible_IDX_0_STRING_TOKEN st_stm32_cryp
#define DT_N_S_soc_S_cryp_48021000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_CRYP
#define DT_N_S_soc_S_cryp_48021000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_cryp_48021000, compatible, 0)
#define DT_N_S_soc_S_cryp_48021000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_cryp_48021000, compatible, 0)
#define DT_N_S_soc_S_cryp_48021000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_cryp_48021000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_cryp_48021000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_cryp_48021000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_cryp_48021000_P_compatible_LEN 1
#define DT_N_S_soc_S_cryp_48021000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_interrupt_names {"cryp"}
#define DT_N_S_soc_S_cryp_48021000_P_interrupt_names_IDX_0 "cryp"
#define DT_N_S_soc_S_cryp_48021000_P_interrupt_names_IDX_0_STRING_UNQUOTED cryp
#define DT_N_S_soc_S_cryp_48021000_P_interrupt_names_IDX_0_STRING_TOKEN cryp
#define DT_N_S_soc_S_cryp_48021000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN CRYP
#define DT_N_S_soc_S_cryp_48021000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_cryp_48021000, interrupt_names, 0)
#define DT_N_S_soc_S_cryp_48021000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_cryp_48021000, interrupt_names, 0)
#define DT_N_S_soc_S_cryp_48021000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_cryp_48021000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_cryp_48021000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_cryp_48021000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_cryp_48021000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_cryp_48021000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_wakeup_source 0
#define DT_N_S_soc_S_cryp_48021000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_cryp_48021000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_cryp_48021000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dac@40007400
 *
 * Node identifier: DT_N_S_soc_S_dac_40007400
 *
 * Binding (compatible = st,stm32-dac):
 *   $ZEPHYR_BASE\dts\bindings\dac\st,stm32-dac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dac_40007400_PATH "/soc/dac@40007400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dac_40007400_FULL_NAME "dac@40007400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dac_40007400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dac_40007400_CHILD_IDX 48

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dac_40007400_ORD 55
#define DT_N_S_soc_S_dac_40007400_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dac_40007400_REQUIRES_ORDS \
	4, /* /soc */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dac_40007400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dac_40007400_EXISTS 1
#define DT_N_INST_0_st_stm32_dac DT_N_S_soc_S_dac_40007400
#define DT_N_NODELABEL_dac1      DT_N_S_soc_S_dac_40007400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dac_40007400_REG_NUM 1
#define DT_N_S_soc_S_dac_40007400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_REG_IDX_0_VAL_ADDRESS 1073771520 /* 0x40007400 */
#define DT_N_S_soc_S_dac_40007400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dac_40007400_RANGES_NUM 0
#define DT_N_S_soc_S_dac_40007400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dac_40007400_IRQ_NUM 0
#define DT_N_S_soc_S_dac_40007400_COMPAT_MATCHES_st_stm32_dac 1
#define DT_N_S_soc_S_dac_40007400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dac_40007400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_COMPAT_MODEL_IDX_0 "stm32-dac"
#define DT_N_S_soc_S_dac_40007400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dac_40007400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dac_40007400_P_reg {1073771520 /* 0x40007400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dac_40007400_P_reg_IDX_0 1073771520
#define DT_N_S_soc_S_dac_40007400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dac_40007400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_reg_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_VAL_bits 536870912
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, clocks, 0)
#define DT_N_S_soc_S_dac_40007400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_40007400, clocks, 0)
#define DT_N_S_soc_S_dac_40007400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_40007400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_clocks_LEN 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_status "disabled"
#define DT_N_S_soc_S_dac_40007400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dac_40007400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dac_40007400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dac_40007400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dac_40007400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_dac_40007400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_dac_40007400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dac_40007400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, status, 0)
#define DT_N_S_soc_S_dac_40007400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_40007400, status, 0)
#define DT_N_S_soc_S_dac_40007400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_40007400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_status_LEN 1
#define DT_N_S_soc_S_dac_40007400_P_status_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_compatible {"st,stm32-dac"}
#define DT_N_S_soc_S_dac_40007400_P_compatible_IDX_0 "st,stm32-dac"
#define DT_N_S_soc_S_dac_40007400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-dac
#define DT_N_S_soc_S_dac_40007400_P_compatible_IDX_0_STRING_TOKEN st_stm32_dac
#define DT_N_S_soc_S_dac_40007400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_DAC
#define DT_N_S_soc_S_dac_40007400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, compatible, 0)
#define DT_N_S_soc_S_dac_40007400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_40007400, compatible, 0)
#define DT_N_S_soc_S_dac_40007400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_40007400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_compatible_LEN 1
#define DT_N_S_soc_S_dac_40007400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_wakeup_source 0
#define DT_N_S_soc_S_dac_40007400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dac_40007400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dma@40020000
 *
 * Node identifier: DT_N_S_soc_S_dma_40020000
 *
 * Binding (compatible = st,stm32-dma-v1):
 *   $ZEPHYR_BASE\dts\bindings\dma\st,stm32-dma-v1.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_40020000_PATH "/soc/dma@40020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_40020000_FULL_NAME "dma@40020000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40020000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dma_40020000_CHILD_IDX 49

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40020000_ORD 56
#define DT_N_S_soc_S_dma_40020000_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40020000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40020000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40020000_EXISTS 1
#define DT_N_INST_0_st_stm32_dma_v1 DT_N_S_soc_S_dma_40020000
#define DT_N_NODELABEL_dma1         DT_N_S_soc_S_dma_40020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_40020000_REG_NUM 1
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_VAL_ADDRESS 1073872896 /* 0x40020000 */
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dma_40020000_RANGES_NUM 0
#define DT_N_S_soc_S_dma_40020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_40020000_IRQ_NUM 8
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_irq 12
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_irq 13
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_irq 14
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_irq 15
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_irq 16
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_irq 17
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_irq 47
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_MATCHES_st_stm32_dma_v1 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dma_40020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_MODEL_IDX_0 "stm32-dma-v1"
#define DT_N_S_soc_S_dma_40020000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_40020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40020000_P_reg {1073872896 /* 0x40020000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts {11 /* 0xb */, 0 /* 0x0 */, 12 /* 0xc */, 0 /* 0x0 */, 13 /* 0xd */, 0 /* 0x0 */, 14 /* 0xe */, 0 /* 0x0 */, 15 /* 0xf */, 0 /* 0x0 */, 16 /* 0x10 */, 0 /* 0x0 */, 17 /* 0x11 */, 0 /* 0x0 */, 47 /* 0x2f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_2 12
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_4 13
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_6 14
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_8 15
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_10 16
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_12 17
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_14 47
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_st_mem2mem 1
#define DT_N_S_soc_S_dma_40020000_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_dma_offset 0
#define DT_N_S_soc_S_dma_40020000_P_dma_offset_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_dma_requests 8
#define DT_N_S_soc_S_dma_40020000_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_status "disabled"
#define DT_N_S_soc_S_dma_40020000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dma_40020000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dma_40020000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40020000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dma_40020000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_dma_40020000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_dma_40020000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40020000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020000, status, 0)
#define DT_N_S_soc_S_dma_40020000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020000, status, 0)
#define DT_N_S_soc_S_dma_40020000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_status_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_compatible {"st,stm32-dma-v1"}
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0 "st,stm32-dma-v1"
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-dma-v1
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_STRING_TOKEN st_stm32_dma_v1
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_DMA_V1
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020000, compatible, 0)
#define DT_N_S_soc_S_dma_40020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020000, compatible, 0)
#define DT_N_S_soc_S_dma_40020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020000, clocks, 0)
#define DT_N_S_soc_S_dma_40020000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020000, clocks, 0)
#define DT_N_S_soc_S_dma_40020000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_wakeup_source 0
#define DT_N_S_soc_S_dma_40020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dma_40020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dma@40020400
 *
 * Node identifier: DT_N_S_soc_S_dma_40020400
 *
 * Binding (compatible = st,stm32-dma-v1):
 *   $ZEPHYR_BASE\dts\bindings\dma\st,stm32-dma-v1.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_40020400_PATH "/soc/dma@40020400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_40020400_FULL_NAME "dma@40020400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40020400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dma_40020400_CHILD_IDX 50

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40020400_ORD 57
#define DT_N_S_soc_S_dma_40020400_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40020400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40020400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40020400_EXISTS 1
#define DT_N_INST_1_st_stm32_dma_v1 DT_N_S_soc_S_dma_40020400
#define DT_N_NODELABEL_dma2         DT_N_S_soc_S_dma_40020400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_40020400_REG_NUM 1
#define DT_N_S_soc_S_dma_40020400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_REG_IDX_0_VAL_ADDRESS 1073873920 /* 0x40020400 */
#define DT_N_S_soc_S_dma_40020400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dma_40020400_RANGES_NUM 0
#define DT_N_S_soc_S_dma_40020400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_40020400_IRQ_NUM 8
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_irq 56
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_irq 57
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_irq 58
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_irq 59
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_irq 60
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_irq 68
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_irq 69
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_VAL_irq 70
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_COMPAT_MATCHES_st_stm32_dma_v1 1
#define DT_N_S_soc_S_dma_40020400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dma_40020400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_COMPAT_MODEL_IDX_0 "stm32-dma-v1"
#define DT_N_S_soc_S_dma_40020400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_40020400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40020400_P_reg {1073873920 /* 0x40020400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_0 1073873920
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts {56 /* 0x38 */, 0 /* 0x0 */, 57 /* 0x39 */, 0 /* 0x0 */, 58 /* 0x3a */, 0 /* 0x0 */, 59 /* 0x3b */, 0 /* 0x0 */, 60 /* 0x3c */, 0 /* 0x0 */, 68 /* 0x44 */, 0 /* 0x0 */, 69 /* 0x45 */, 0 /* 0x0 */, 70 /* 0x46 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_0 56
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_2 57
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_4 58
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_6 59
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_8 60
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_10 68
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_12 69
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_14 70
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_st_mem2mem 1
#define DT_N_S_soc_S_dma_40020400_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_dma_offset 8
#define DT_N_S_soc_S_dma_40020400_P_dma_offset_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_dma_requests 8
#define DT_N_S_soc_S_dma_40020400_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_status "disabled"
#define DT_N_S_soc_S_dma_40020400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dma_40020400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dma_40020400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40020400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dma_40020400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_dma_40020400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_dma_40020400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40020400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020400, status, 0)
#define DT_N_S_soc_S_dma_40020400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020400, status, 0)
#define DT_N_S_soc_S_dma_40020400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_P_status_LEN 1
#define DT_N_S_soc_S_dma_40020400_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_compatible {"st,stm32-dma-v1"}
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0 "st,stm32-dma-v1"
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-dma-v1
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0_STRING_TOKEN st_stm32_dma_v1
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_DMA_V1
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020400, compatible, 0)
#define DT_N_S_soc_S_dma_40020400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020400, compatible, 0)
#define DT_N_S_soc_S_dma_40020400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40020400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020400, clocks, 0)
#define DT_N_S_soc_S_dma_40020400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020400, clocks, 0)
#define DT_N_S_soc_S_dma_40020400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_wakeup_source 0
#define DT_N_S_soc_S_dma_40020400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dma_40020400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dmamux@40020800
 *
 * Node identifier: DT_N_S_soc_S_dmamux_40020800
 *
 * Binding (compatible = st,stm32-dmamux):
 *   $ZEPHYR_BASE\dts\bindings\dma\st,stm32-dmamux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dmamux_40020800_PATH "/soc/dmamux@40020800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dmamux_40020800_FULL_NAME "dmamux@40020800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dmamux_40020800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dmamux_40020800_CHILD_IDX 52

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dmamux_40020800_ORD 58
#define DT_N_S_soc_S_dmamux_40020800_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dmamux_40020800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dmamux_40020800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dmamux_40020800_EXISTS 1
#define DT_N_INST_0_st_stm32_dmamux DT_N_S_soc_S_dmamux_40020800
#define DT_N_NODELABEL_dmamux1      DT_N_S_soc_S_dmamux_40020800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dmamux_40020800_REG_NUM 1
#define DT_N_S_soc_S_dmamux_40020800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_REG_IDX_0_VAL_ADDRESS 1073874944 /* 0x40020800 */
#define DT_N_S_soc_S_dmamux_40020800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dmamux_40020800_RANGES_NUM 0
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dmamux_40020800_IRQ_NUM 1
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_VAL_irq 102
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_COMPAT_MATCHES_st_stm32_dmamux 1
#define DT_N_S_soc_S_dmamux_40020800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dmamux_40020800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_COMPAT_MODEL_IDX_0 "stm32-dmamux"
#define DT_N_S_soc_S_dmamux_40020800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dmamux_40020800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dmamux_40020800_P_reg {1073874944 /* 0x40020800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dmamux_40020800_P_reg_IDX_0 1073874944
#define DT_N_S_soc_S_dmamux_40020800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dmamux_40020800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_reg_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_interrupts {102 /* 0x66 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dmamux_40020800_P_interrupts_IDX_0 102
#define DT_N_S_soc_S_dmamux_40020800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dmamux_40020800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_dma_channels 16
#define DT_N_S_soc_S_dmamux_40020800_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_dma_generators 8
#define DT_N_S_soc_S_dmamux_40020800_P_dma_generators_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_dma_requests 107
#define DT_N_S_soc_S_dmamux_40020800_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_status "disabled"
#define DT_N_S_soc_S_dmamux_40020800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dmamux_40020800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dmamux_40020800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dmamux_40020800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dmamux_40020800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_dmamux_40020800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_dmamux_40020800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dmamux_40020800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmamux_40020800, status, 0)
#define DT_N_S_soc_S_dmamux_40020800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmamux_40020800, status, 0)
#define DT_N_S_soc_S_dmamux_40020800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmamux_40020800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmamux_40020800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_P_status_LEN 1
#define DT_N_S_soc_S_dmamux_40020800_P_status_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_compatible {"st,stm32-dmamux"}
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_IDX_0 "st,stm32-dmamux"
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-dmamux
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_IDX_0_STRING_TOKEN st_stm32_dmamux
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_DMAMUX
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmamux_40020800, compatible, 0)
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmamux_40020800, compatible, 0)
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmamux_40020800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmamux_40020800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_LEN 1
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmamux_40020800, clocks, 0)
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmamux_40020800, clocks, 0)
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmamux_40020800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmamux_40020800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_LEN 1
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_wakeup_source 0
#define DT_N_S_soc_S_dmamux_40020800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dmamux_40020800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dmamux@58025800
 *
 * Node identifier: DT_N_S_soc_S_dmamux_58025800
 *
 * Binding (compatible = st,stm32-dmamux):
 *   $ZEPHYR_BASE\dts\bindings\dma\st,stm32-dmamux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dmamux_58025800_PATH "/soc/dmamux@58025800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dmamux_58025800_FULL_NAME "dmamux@58025800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dmamux_58025800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dmamux_58025800_CHILD_IDX 53

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dmamux_58025800_ORD 59
#define DT_N_S_soc_S_dmamux_58025800_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dmamux_58025800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dmamux_58025800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dmamux_58025800_EXISTS 1
#define DT_N_INST_1_st_stm32_dmamux DT_N_S_soc_S_dmamux_58025800
#define DT_N_NODELABEL_dmamux2      DT_N_S_soc_S_dmamux_58025800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dmamux_58025800_REG_NUM 1
#define DT_N_S_soc_S_dmamux_58025800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_REG_IDX_0_VAL_ADDRESS 1476548608 /* 0x58025800 */
#define DT_N_S_soc_S_dmamux_58025800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dmamux_58025800_RANGES_NUM 0
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dmamux_58025800_IRQ_NUM 1
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_VAL_irq 128
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_COMPAT_MATCHES_st_stm32_dmamux 1
#define DT_N_S_soc_S_dmamux_58025800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dmamux_58025800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_COMPAT_MODEL_IDX_0 "stm32-dmamux"
#define DT_N_S_soc_S_dmamux_58025800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dmamux_58025800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dmamux_58025800_P_reg {1476548608 /* 0x58025800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dmamux_58025800_P_reg_IDX_0 1476548608
#define DT_N_S_soc_S_dmamux_58025800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dmamux_58025800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_reg_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_interrupts {128 /* 0x80 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dmamux_58025800_P_interrupts_IDX_0 128
#define DT_N_S_soc_S_dmamux_58025800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dmamux_58025800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_dma_channels 8
#define DT_N_S_soc_S_dmamux_58025800_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_dma_generators 8
#define DT_N_S_soc_S_dmamux_58025800_P_dma_generators_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_dma_requests 107
#define DT_N_S_soc_S_dmamux_58025800_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_status "disabled"
#define DT_N_S_soc_S_dmamux_58025800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dmamux_58025800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dmamux_58025800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dmamux_58025800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dmamux_58025800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_dmamux_58025800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_dmamux_58025800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dmamux_58025800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmamux_58025800, status, 0)
#define DT_N_S_soc_S_dmamux_58025800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmamux_58025800, status, 0)
#define DT_N_S_soc_S_dmamux_58025800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmamux_58025800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmamux_58025800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_P_status_LEN 1
#define DT_N_S_soc_S_dmamux_58025800_P_status_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_compatible {"st,stm32-dmamux"}
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_IDX_0 "st,stm32-dmamux"
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-dmamux
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_IDX_0_STRING_TOKEN st_stm32_dmamux
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_DMAMUX
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmamux_58025800, compatible, 0)
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmamux_58025800, compatible, 0)
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmamux_58025800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmamux_58025800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_LEN 1
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmamux_58025800, clocks, 0)
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmamux_58025800, clocks, 0)
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmamux_58025800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmamux_58025800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_LEN 1
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_wakeup_source 0
#define DT_N_S_soc_S_dmamux_58025800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dmamux_58025800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@40028000
 *
 * Node identifier: DT_N_S_soc_S_ethernet_40028000
 *
 * Binding (compatible = st,stm32-ethernet):
 *   $ZEPHYR_BASE\dts\bindings\ethernet\st,stm32-ethernet.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_40028000_PATH "/soc/ethernet@40028000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_40028000_FULL_NAME "ethernet@40028000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ethernet_40028000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ethernet_40028000_CHILD_IDX 57

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_40028000_ORD 60
#define DT_N_S_soc_S_ethernet_40028000_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_40028000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_40028000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_40028000_EXISTS 1
#define DT_N_INST_0_st_stm32_ethernet DT_N_S_soc_S_ethernet_40028000
#define DT_N_NODELABEL_mac            DT_N_S_soc_S_ethernet_40028000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_40028000_REG_NUM 1
#define DT_N_S_soc_S_ethernet_40028000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_REG_IDX_0_VAL_ADDRESS 1073905664 /* 0x40028000 */
#define DT_N_S_soc_S_ethernet_40028000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_ethernet_40028000_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_40028000_IRQ_NUM 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_irq 61
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_MATCHES_st_stm32_ethernet 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_MODEL_IDX_0 "stm32-ethernet"
#define DT_N_S_soc_S_ethernet_40028000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_40028000_P_reg {1073905664 /* 0x40028000 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_0 1073905664
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts {61 /* 0x3d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_0 61
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bits 32768
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_NAME "stmmaceth"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bus 216
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bits 65536
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_NAME "mac-clk-tx"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bus 216
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bits 131072
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_NAME "mac-clk-rx"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, clocks, 0) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 1) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 2)
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40028000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 2)
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 2, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40028000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 2, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_LEN 3
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names {"stmmaceth", "mac-clk-tx", "mac-clk-rx"}
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0 "stmmaceth"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0_STRING_UNQUOTED stmmaceth
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0_STRING_TOKEN stmmaceth
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0_STRING_UPPER_TOKEN STMMACETH
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1 "mac-clk-tx"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1_STRING_UNQUOTED mac-clk-tx
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1_STRING_TOKEN mac_clk_tx
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1_STRING_UPPER_TOKEN MAC_CLK_TX
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2 "mac-clk-rx"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2_STRING_UNQUOTED mac-clk-rx
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2_STRING_TOKEN mac_clk_rx
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2_STRING_UPPER_TOKEN MAC_CLK_RX
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 0) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 1) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 2)
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 2)
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_LEN 3
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_random_mac_address 0
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_random_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_status "disabled"
#define DT_N_S_soc_S_ethernet_40028000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_ethernet_40028000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ethernet_40028000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ethernet_40028000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_ethernet_40028000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_ethernet_40028000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_ethernet_40028000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ethernet_40028000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, status, 0)
#define DT_N_S_soc_S_ethernet_40028000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40028000, status, 0)
#define DT_N_S_soc_S_ethernet_40028000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40028000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_status_LEN 1
#define DT_N_S_soc_S_ethernet_40028000_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_compatible {"st,stm32-ethernet"}
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0 "st,stm32-ethernet"
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-ethernet
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0_STRING_TOKEN st_stm32_ethernet
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_ETHERNET
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, compatible, 0)
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40028000, compatible, 0)
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40028000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_40028000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005400
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005400
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE\dts\bindings\i2c\st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40005400_PATH "/soc/i2c@40005400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40005400_FULL_NAME "i2c@40005400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40005400_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005400_ORD 61
#define DT_N_S_soc_S_i2c_40005400_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005400_EXISTS 1
#define DT_N_INST_1_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005400
#define DT_N_NODELABEL_i2c1         DT_N_S_soc_S_i2c_40005400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40005400_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_VAL_ADDRESS 1073763328 /* 0x40005400 */
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005400_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40005400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40005400_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq 31
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq 32
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_40005400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005400_P_reg {1073763328 /* 0x40005400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_0 1073763328
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts {31 /* 0x1f */, 0 /* 0x0 */, 32 /* 0x20 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_0 31
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_2 32
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40005400_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status "disabled"
#define DT_N_S_soc_S_i2c_40005400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40005400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40005400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40005400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, status, 0)
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, status, 0)
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40005400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40005400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005800
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005800
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE\dts\bindings\i2c\st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40005800_PATH "/soc/i2c@40005800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40005800_FULL_NAME "i2c@40005800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40005800_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005800_ORD 62
#define DT_N_S_soc_S_i2c_40005800_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005800_EXISTS 1
#define DT_N_INST_2_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005800
#define DT_N_NODELABEL_i2c2         DT_N_S_soc_S_i2c_40005800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40005800_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_VAL_ADDRESS 1073764352 /* 0x40005800 */
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005800_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40005800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40005800_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq 33
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq 34
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_40005800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005800_P_reg {1073764352 /* 0x40005800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_0 1073764352
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts {33 /* 0x21 */, 0 /* 0x0 */, 34 /* 0x22 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_0 33
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_2 34
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40005800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status "disabled"
#define DT_N_S_soc_S_i2c_40005800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40005800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40005800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40005800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, status, 0)
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, status, 0)
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bits 4194304
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40005800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40005800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005c00
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005c00
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE\dts\bindings\i2c\st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40005c00_PATH "/soc/i2c@40005c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40005c00_FULL_NAME "i2c@40005c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40005c00_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005c00_ORD 63
#define DT_N_S_soc_S_i2c_40005c00_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005c00_EXISTS 1
#define DT_N_INST_3_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005c00
#define DT_N_NODELABEL_i2c3         DT_N_S_soc_S_i2c_40005c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40005c00_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_VAL_ADDRESS 1073765376 /* 0x40005c00 */
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005c00_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq 73
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40005c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005c00_P_reg {1073765376 /* 0x40005c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_0 1073765376
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts {72 /* 0x48 */, 0 /* 0x0 */, 73 /* 0x49 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_2 73
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40005c00_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_status "disabled"
#define DT_N_S_soc_S_i2c_40005c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40005c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40005c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40005c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, status, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005c00, status, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40005c00_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, compatible, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005c00, compatible, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bits 8388608
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, clocks, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005c00, clocks, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40005c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40005c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@58000000
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_58000000
 *
 * Binding (compatible = st,stm32-exti):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\st,stm32-exti.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_58000000_PATH "/soc/interrupt-controller@58000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_58000000_FULL_NAME "interrupt-controller@58000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_58000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_58000000_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_58000000_ORD 64
#define DT_N_S_soc_S_interrupt_controller_58000000_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_58000000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_58000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_58000000_EXISTS 1
#define DT_N_INST_0_st_stm32_exti DT_N_S_soc_S_interrupt_controller_58000000
#define DT_N_NODELABEL_exti       DT_N_S_soc_S_interrupt_controller_58000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_58000000_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_58000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_REG_IDX_0_VAL_ADDRESS 1476395008 /* 0x58000000 */
#define DT_N_S_soc_S_interrupt_controller_58000000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_interrupt_controller_58000000_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NUM 7
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_VAL_irq 6
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_VAL_irq 7
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_VAL_irq 8
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_VAL_irq 9
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_VAL_irq 10
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_VAL_irq 23
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_VAL_irq 40
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line0_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line0_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line1_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line1_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line2_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line2_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line3_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line3_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line4_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line4_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line5_9_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line5_9_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line5_9_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line5_9_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line10_15_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line10_15_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line10_15_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line10_15_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_COMPAT_MATCHES_st_stm32_exti 1
#define DT_N_S_soc_S_interrupt_controller_58000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_interrupt_controller_58000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_COMPAT_MODEL_IDX_0 "stm32-exti"
#define DT_N_S_soc_S_interrupt_controller_58000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_58000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_58000000_P_reg {1476395008 /* 0x58000000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_interrupt_controller_58000000_P_reg_IDX_0 1476395008
#define DT_N_S_soc_S_interrupt_controller_58000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_interrupt_controller_58000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts {6 /* 0x6 */, 0 /* 0x0 */, 7 /* 0x7 */, 0 /* 0x0 */, 8 /* 0x8 */, 0 /* 0x0 */, 9 /* 0x9 */, 0 /* 0x0 */, 10 /* 0xa */, 0 /* 0x0 */, 23 /* 0x17 */, 0 /* 0x0 */, 40 /* 0x28 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_0 6
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_2 7
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_4 8
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_6 9
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_8 10
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_10 23
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_12 40
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names {"line0", "line1", "line2", "line3", "line4", "line5-9", "line10-15"}
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_0 "line0"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_0_STRING_UNQUOTED line0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_0_STRING_TOKEN line0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN LINE0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_1 "line1"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_1_STRING_UNQUOTED line1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_1_STRING_TOKEN line1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN LINE1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_2 "line2"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_2_STRING_UNQUOTED line2
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_2_STRING_TOKEN line2
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN LINE2
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_3 "line3"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_3_STRING_UNQUOTED line3
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_3_STRING_TOKEN line3
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN LINE3
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_4 "line4"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_4_STRING_UNQUOTED line4
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_4_STRING_TOKEN line4
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_4_STRING_UPPER_TOKEN LINE4
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_5 "line5-9"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_5_STRING_UNQUOTED line5-9
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_5_STRING_TOKEN line5_9
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_5_STRING_UPPER_TOKEN LINE5_9
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_6 "line10-15"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_6_STRING_UNQUOTED line10-15
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_6_STRING_TOKEN line10_15
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_6_STRING_UPPER_TOKEN LINE10_15
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 3) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 4) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 5) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 6)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 6)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 6, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 6, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_LEN 7
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_num_lines 16
#define DT_N_S_soc_S_interrupt_controller_58000000_P_num_lines_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges {0 /* 0x0 */, 1 /* 0x1 */, 1 /* 0x1 */, 1 /* 0x1 */, 2 /* 0x2 */, 1 /* 0x1 */, 3 /* 0x3 */, 1 /* 0x1 */, 4 /* 0x4 */, 1 /* 0x1 */, 5 /* 0x5 */, 5 /* 0x5 */, 10 /* 0xa */, 6 /* 0x6 */}
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_0 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_1 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_2 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_3 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_4 2
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_5 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_6 3
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_7 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_7_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_8 4
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_8_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_9 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_9_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_10 5
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_10_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_11 5
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_11_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_12 10
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_12_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_13 6
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_13_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 1) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 2) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 3) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 4) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 5) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 6) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 7) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 8) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 9) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 10) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 11) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 12) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 13)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 13)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 13, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 13, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_LEN 14
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible {"st,stm32-exti"}
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_IDX_0 "st,stm32-exti"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-exti
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_IDX_0_STRING_TOKEN st_stm32_exti
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_EXTI
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_58000000, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_58000000, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_controller_EXISTS 1

/*
 * Devicetree node: /soc/memory@38800000
 *
 * Node identifier: DT_N_S_soc_S_memory_38800000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_38800000_PATH "/soc/memory@38800000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_38800000_FULL_NAME "memory@38800000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_38800000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_38800000_CHILD_IDX 59

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_38800000_ORD 65
#define DT_N_S_soc_S_memory_38800000_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_38800000_REQUIRES_ORDS \
	4, /* /soc */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_38800000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_38800000_EXISTS 1
#define DT_N_INST_8_zephyr_memory_region DT_N_S_soc_S_memory_38800000
#define DT_N_INST_0_st_stm32_backup_sram DT_N_S_soc_S_memory_38800000
#define DT_N_NODELABEL_backup_sram       DT_N_S_soc_S_memory_38800000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_38800000_REG_NUM 1
#define DT_N_S_soc_S_memory_38800000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_REG_IDX_0_VAL_ADDRESS 947912704 /* 0x38800000 */
#define DT_N_S_soc_S_memory_38800000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_memory_38800000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_38800000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_38800000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_38800000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_memory_38800000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_memory_38800000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_memory_38800000_COMPAT_MATCHES_st_stm32_backup_sram 1
#define DT_N_S_soc_S_memory_38800000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_memory_38800000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_COMPAT_MODEL_IDX_1 "stm32-backup-sram"
#define DT_N_S_soc_S_memory_38800000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_38800000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region "BACKUP_SRAM"
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_STRING_UNQUOTED BACKUP_SRAM
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_STRING_TOKEN BACKUP_SRAM
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_STRING_UPPER_TOKEN BACKUP_SRAM
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_IDX_0 "BACKUP_SRAM"
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_38800000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_38800000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_38800000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_38800000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_status "disabled"
#define DT_N_S_soc_S_memory_38800000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_memory_38800000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_memory_38800000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_38800000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_memory_38800000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_memory_38800000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_memory_38800000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_38800000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_38800000, status, 0)
#define DT_N_S_soc_S_memory_38800000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_38800000, status, 0)
#define DT_N_S_soc_S_memory_38800000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_38800000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_38800000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_status_LEN 1
#define DT_N_S_soc_S_memory_38800000_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_compatible {"zephyr,memory-region", "st,stm32-backup-sram"}
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_1 "st,stm32-backup-sram"
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-backup-sram
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_1_STRING_TOKEN st_stm32_backup_sram
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_BACKUP_SRAM
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_38800000, compatible, 0) \
	fn(DT_N_S_soc_S_memory_38800000, compatible, 1)
#define DT_N_S_soc_S_memory_38800000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_38800000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_38800000, compatible, 1)
#define DT_N_S_soc_S_memory_38800000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_38800000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_38800000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_38800000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_38800000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_compatible_LEN 2
#define DT_N_S_soc_S_memory_38800000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_reg {947912704 /* 0x38800000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_memory_38800000_P_reg_IDX_0 947912704
#define DT_N_S_soc_S_memory_38800000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_memory_38800000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_memory_38800000_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_memory_38800000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_clocks_IDX_0_VAL_bits 268435456
#define DT_N_S_soc_S_memory_38800000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_38800000, clocks, 0)
#define DT_N_S_soc_S_memory_38800000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_38800000, clocks, 0)
#define DT_N_S_soc_S_memory_38800000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_38800000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_38800000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_clocks_LEN 1
#define DT_N_S_soc_S_memory_38800000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_38800000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_38800000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/octospi@5200a000
 *
 * Node identifier: DT_N_S_soc_S_octospi_5200a000
 *
 * Binding (compatible = st,stm32-ospi):
 *   $ZEPHYR_BASE\dts\bindings\ospi\st,stm32-ospi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_octospi_5200a000_PATH "/soc/octospi@5200a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_octospi_5200a000_FULL_NAME "octospi@5200a000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_octospi_5200a000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_octospi_5200a000_CHILD_IDX 64

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_octospi_5200a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_octospi_5200a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_octospi_5200a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_octospi_5200a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_octospi_5200a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_octospi_5200a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_octospi_5200a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_octospi_5200a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_octospi_5200a000_ORD 66
#define DT_N_S_soc_S_octospi_5200a000_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_octospi_5200a000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_octospi_5200a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_octospi_5200a000_EXISTS 1
#define DT_N_INST_1_st_stm32_ospi DT_N_S_soc_S_octospi_5200a000
#define DT_N_NODELABEL_octospi2   DT_N_S_soc_S_octospi_5200a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_octospi_5200a000_REG_NUM 1
#define DT_N_S_soc_S_octospi_5200a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_REG_IDX_0_VAL_ADDRESS 1375772672 /* 0x5200a000 */
#define DT_N_S_soc_S_octospi_5200a000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_octospi_5200a000_RANGES_NUM 0
#define DT_N_S_soc_S_octospi_5200a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_octospi_5200a000_IRQ_NUM 1
#define DT_N_S_soc_S_octospi_5200a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_IRQ_IDX_0_VAL_irq 150
#define DT_N_S_soc_S_octospi_5200a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_octospi_5200a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_COMPAT_MATCHES_st_stm32_ospi 1
#define DT_N_S_soc_S_octospi_5200a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_octospi_5200a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_COMPAT_MODEL_IDX_0 "stm32-ospi"
#define DT_N_S_soc_S_octospi_5200a000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_octospi_5200a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_octospi_5200a000_P_reg {1375772672 /* 0x5200a000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_octospi_5200a000_P_reg_IDX_0 1375772672
#define DT_N_S_soc_S_octospi_5200a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_octospi_5200a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_interrupts {150 /* 0x96 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_octospi_5200a000_P_interrupts_IDX_0 150
#define DT_N_S_soc_S_octospi_5200a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_octospi_5200a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names {"ospix", "ospi-ker"}
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_IDX_0 "ospix"
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_IDX_0_STRING_UNQUOTED ospix
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_IDX_0_STRING_TOKEN ospix
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_IDX_0_STRING_UPPER_TOKEN OSPIX
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_IDX_1 "ospi-ker"
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_IDX_1_STRING_UNQUOTED ospi-ker
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_IDX_1_STRING_TOKEN ospi_ker
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_IDX_1_STRING_UPPER_TOKEN OSPI_KER
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_5200a000, clock_names, 0) \
	fn(DT_N_S_soc_S_octospi_5200a000, clock_names, 1)
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_5200a000, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_5200a000, clock_names, 1)
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_5200a000, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_5200a000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_5200a000, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_5200a000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_LEN 2
#define DT_N_S_soc_S_octospi_5200a000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_dlyb_bypass 0
#define DT_N_S_soc_S_octospi_5200a000_P_dlyb_bypass_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_ssht_enable 0
#define DT_N_S_soc_S_octospi_5200a000_P_ssht_enable_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_status "disabled"
#define DT_N_S_soc_S_octospi_5200a000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_octospi_5200a000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_octospi_5200a000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_octospi_5200a000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_octospi_5200a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_octospi_5200a000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_octospi_5200a000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_octospi_5200a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_5200a000, status, 0)
#define DT_N_S_soc_S_octospi_5200a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_5200a000, status, 0)
#define DT_N_S_soc_S_octospi_5200a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_5200a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_5200a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_5200a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_5200a000_P_status_LEN 1
#define DT_N_S_soc_S_octospi_5200a000_P_status_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_compatible {"st,stm32-ospi"}
#define DT_N_S_soc_S_octospi_5200a000_P_compatible_IDX_0 "st,stm32-ospi"
#define DT_N_S_soc_S_octospi_5200a000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-ospi
#define DT_N_S_soc_S_octospi_5200a000_P_compatible_IDX_0_STRING_TOKEN st_stm32_ospi
#define DT_N_S_soc_S_octospi_5200a000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_OSPI
#define DT_N_S_soc_S_octospi_5200a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_5200a000, compatible, 0)
#define DT_N_S_soc_S_octospi_5200a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_5200a000, compatible, 0)
#define DT_N_S_soc_S_octospi_5200a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_5200a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_5200a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_5200a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_5200a000_P_compatible_LEN 1
#define DT_N_S_soc_S_octospi_5200a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_0_VAL_bus 212
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_0_VAL_bits 524288
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_0_NAME "ospix"
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_NAME_ospix_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_NAME_ospix_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_NAME_ospix_VAL_bus DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_NAME_ospix_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_NAME_ospix_VAL_bits DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_NAME_ospix_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_1_VAL_bus 2
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_1_VAL_bits 91212
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_1_NAME "ospi-ker"
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_NAME_ospi_ker_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_NAME_ospi_ker_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_NAME_ospi_ker_VAL_bus DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_NAME_ospi_ker_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_NAME_ospi_ker_VAL_bits DT_N_S_soc_S_octospi_5200a000_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_NAME_ospi_ker_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_5200a000, clocks, 0) \
	fn(DT_N_S_soc_S_octospi_5200a000, clocks, 1)
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_5200a000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_5200a000, clocks, 1)
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_5200a000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_5200a000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_5200a000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_5200a000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_LEN 2
#define DT_N_S_soc_S_octospi_5200a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_wakeup_source 0
#define DT_N_S_soc_S_octospi_5200a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_octospi_5200a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_octospi_5200a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/quadspi@52005000
 *
 * Node identifier: DT_N_S_soc_S_quadspi_52005000
 *
 * Binding (compatible = st,stm32-qspi):
 *   $ZEPHYR_BASE\dts\bindings\qspi\st,stm32-qspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_quadspi_52005000_PATH "/soc/quadspi@52005000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_quadspi_52005000_FULL_NAME "quadspi@52005000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_quadspi_52005000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_quadspi_52005000_CHILD_IDX 60

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_quadspi_52005000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_quadspi_52005000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_quadspi_52005000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_quadspi_52005000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_quadspi_52005000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_quadspi_52005000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_quadspi_52005000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_quadspi_52005000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_quadspi_52005000_ORD 67
#define DT_N_S_soc_S_quadspi_52005000_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_quadspi_52005000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_quadspi_52005000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_quadspi_52005000_EXISTS 1
#define DT_N_INST_0_st_stm32_qspi DT_N_S_soc_S_quadspi_52005000
#define DT_N_NODELABEL_quadspi    DT_N_S_soc_S_quadspi_52005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_quadspi_52005000_REG_NUM 1
#define DT_N_S_soc_S_quadspi_52005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_REG_IDX_0_VAL_ADDRESS 1375752192 /* 0x52005000 */
#define DT_N_S_soc_S_quadspi_52005000_REG_IDX_0_VAL_SIZE 52 /* 0x34 */
#define DT_N_S_soc_S_quadspi_52005000_RANGES_NUM 0
#define DT_N_S_soc_S_quadspi_52005000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_quadspi_52005000_IRQ_NUM 1
#define DT_N_S_soc_S_quadspi_52005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_IRQ_IDX_0_VAL_irq 92
#define DT_N_S_soc_S_quadspi_52005000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_quadspi_52005000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_COMPAT_MATCHES_st_stm32_qspi 1
#define DT_N_S_soc_S_quadspi_52005000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_quadspi_52005000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_COMPAT_MODEL_IDX_0 "stm32-qspi"
#define DT_N_S_soc_S_quadspi_52005000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_quadspi_52005000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_quadspi_52005000_P_reg {1375752192 /* 0x52005000 */, 52 /* 0x34 */}
#define DT_N_S_soc_S_quadspi_52005000_P_reg_IDX_0 1375752192
#define DT_N_S_soc_S_quadspi_52005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_reg_IDX_1 52
#define DT_N_S_soc_S_quadspi_52005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_interrupts {92 /* 0x5c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_quadspi_52005000_P_interrupts_IDX_0 92
#define DT_N_S_soc_S_quadspi_52005000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_quadspi_52005000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_status "disabled"
#define DT_N_S_soc_S_quadspi_52005000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_quadspi_52005000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_quadspi_52005000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_quadspi_52005000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_quadspi_52005000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_quadspi_52005000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_quadspi_52005000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_quadspi_52005000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_52005000, status, 0)
#define DT_N_S_soc_S_quadspi_52005000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_52005000, status, 0)
#define DT_N_S_soc_S_quadspi_52005000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_52005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_52005000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_52005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_52005000_P_status_LEN 1
#define DT_N_S_soc_S_quadspi_52005000_P_status_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_compatible {"st,stm32-qspi"}
#define DT_N_S_soc_S_quadspi_52005000_P_compatible_IDX_0 "st,stm32-qspi"
#define DT_N_S_soc_S_quadspi_52005000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-qspi
#define DT_N_S_soc_S_quadspi_52005000_P_compatible_IDX_0_STRING_TOKEN st_stm32_qspi
#define DT_N_S_soc_S_quadspi_52005000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_QSPI
#define DT_N_S_soc_S_quadspi_52005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_52005000, compatible, 0)
#define DT_N_S_soc_S_quadspi_52005000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_52005000, compatible, 0)
#define DT_N_S_soc_S_quadspi_52005000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_52005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_52005000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_52005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_52005000_P_compatible_LEN 1
#define DT_N_S_soc_S_quadspi_52005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_quadspi_52005000_P_clocks_IDX_0_VAL_bus 212
#define DT_N_S_soc_S_quadspi_52005000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_clocks_IDX_0_VAL_bits 16384
#define DT_N_S_soc_S_quadspi_52005000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_52005000, clocks, 0)
#define DT_N_S_soc_S_quadspi_52005000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_quadspi_52005000, clocks, 0)
#define DT_N_S_soc_S_quadspi_52005000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_52005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_52005000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_quadspi_52005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_52005000_P_clocks_LEN 1
#define DT_N_S_soc_S_quadspi_52005000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_wakeup_source 0
#define DT_N_S_soc_S_quadspi_52005000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_quadspi_52005000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_quadspi_52005000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rng@48021800
 *
 * Node identifier: DT_N_S_soc_S_rng_48021800
 *
 * Binding (compatible = st,stm32-rng):
 *   $ZEPHYR_BASE\dts\bindings\rng\st,stm32-rng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rng_48021800_PATH "/soc/rng@48021800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rng_48021800_FULL_NAME "rng@48021800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rng_48021800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rng_48021800_CHILD_IDX 54

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rng_48021800_ORD 68
#define DT_N_S_soc_S_rng_48021800_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rng_48021800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rng_48021800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rng_48021800_EXISTS 1
#define DT_N_INST_0_st_stm32_rng DT_N_S_soc_S_rng_48021800
#define DT_N_NODELABEL_rng       DT_N_S_soc_S_rng_48021800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rng_48021800_REG_NUM 1
#define DT_N_S_soc_S_rng_48021800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_REG_IDX_0_VAL_ADDRESS 1208096768 /* 0x48021800 */
#define DT_N_S_soc_S_rng_48021800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rng_48021800_RANGES_NUM 0
#define DT_N_S_soc_S_rng_48021800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rng_48021800_IRQ_NUM 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_VAL_irq 80
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_COMPAT_MATCHES_st_stm32_rng 1
#define DT_N_S_soc_S_rng_48021800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rng_48021800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_COMPAT_MODEL_IDX_0 "stm32-rng"
#define DT_N_S_soc_S_rng_48021800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rng_48021800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rng_48021800_P_reg {1208096768 /* 0x48021800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rng_48021800_P_reg_IDX_0 1208096768
#define DT_N_S_soc_S_rng_48021800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rng_48021800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_reg_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_VAL_bus 220
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_48021800, clocks, 0)
#define DT_N_S_soc_S_rng_48021800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rng_48021800, clocks, 0)
#define DT_N_S_soc_S_rng_48021800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_48021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rng_48021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_P_clocks_LEN 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_nist_config 15731968
#define DT_N_S_soc_S_rng_48021800_P_nist_config_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_health_test_magic 391711420
#define DT_N_S_soc_S_rng_48021800_P_health_test_magic_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_health_test_config 29356
#define DT_N_S_soc_S_rng_48021800_P_health_test_config_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_status "disabled"
#define DT_N_S_soc_S_rng_48021800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_rng_48021800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_rng_48021800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_rng_48021800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_rng_48021800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_rng_48021800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_rng_48021800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_rng_48021800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_48021800, status, 0)
#define DT_N_S_soc_S_rng_48021800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rng_48021800, status, 0)
#define DT_N_S_soc_S_rng_48021800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_48021800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rng_48021800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_P_status_LEN 1
#define DT_N_S_soc_S_rng_48021800_P_status_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_compatible {"st,stm32-rng"}
#define DT_N_S_soc_S_rng_48021800_P_compatible_IDX_0 "st,stm32-rng"
#define DT_N_S_soc_S_rng_48021800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-rng
#define DT_N_S_soc_S_rng_48021800_P_compatible_IDX_0_STRING_TOKEN st_stm32_rng
#define DT_N_S_soc_S_rng_48021800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_RNG
#define DT_N_S_soc_S_rng_48021800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_48021800, compatible, 0)
#define DT_N_S_soc_S_rng_48021800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rng_48021800, compatible, 0)
#define DT_N_S_soc_S_rng_48021800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_48021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rng_48021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_P_compatible_LEN 1
#define DT_N_S_soc_S_rng_48021800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_interrupts {80 /* 0x50 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rng_48021800_P_interrupts_IDX_0 80
#define DT_N_S_soc_S_rng_48021800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rng_48021800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_wakeup_source 0
#define DT_N_S_soc_S_rng_48021800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rng_48021800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rtc@58004000
 *
 * Node identifier: DT_N_S_soc_S_rtc_58004000
 *
 * Binding (compatible = st,stm32-rtc):
 *   $ZEPHYR_BASE\dts\bindings\rtc\st,stm32-rtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rtc_58004000_PATH "/soc/rtc@58004000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rtc_58004000_FULL_NAME "rtc@58004000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rtc_58004000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rtc_58004000_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rtc_58004000_ORD 69
#define DT_N_S_soc_S_rtc_58004000_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rtc_58004000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rtc_58004000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_58004000_EXISTS 1
#define DT_N_INST_0_st_stm32_rtc DT_N_S_soc_S_rtc_58004000
#define DT_N_NODELABEL_rtc       DT_N_S_soc_S_rtc_58004000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rtc_58004000_REG_NUM 1
#define DT_N_S_soc_S_rtc_58004000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_REG_IDX_0_VAL_ADDRESS 1476411392 /* 0x58004000 */
#define DT_N_S_soc_S_rtc_58004000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rtc_58004000_RANGES_NUM 0
#define DT_N_S_soc_S_rtc_58004000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rtc_58004000_IRQ_NUM 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_COMPAT_MATCHES_st_stm32_rtc 1
#define DT_N_S_soc_S_rtc_58004000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rtc_58004000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_COMPAT_MODEL_IDX_0 "stm32-rtc"
#define DT_N_S_soc_S_rtc_58004000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rtc_58004000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_58004000_P_reg {1476411392 /* 0x58004000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rtc_58004000_P_reg_IDX_0 1476411392
#define DT_N_S_soc_S_rtc_58004000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rtc_58004000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_reg_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_interrupts {41 /* 0x29 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_prescaler 32768
#define DT_N_S_soc_S_rtc_58004000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_status "disabled"
#define DT_N_S_soc_S_rtc_58004000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_rtc_58004000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_rtc_58004000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_rtc_58004000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_rtc_58004000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_rtc_58004000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_rtc_58004000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_rtc_58004000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_58004000, status, 0)
#define DT_N_S_soc_S_rtc_58004000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_58004000, status, 0)
#define DT_N_S_soc_S_rtc_58004000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_58004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_58004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_P_status_LEN 1
#define DT_N_S_soc_S_rtc_58004000_P_status_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_compatible {"st,stm32-rtc"}
#define DT_N_S_soc_S_rtc_58004000_P_compatible_IDX_0 "st,stm32-rtc"
#define DT_N_S_soc_S_rtc_58004000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-rtc
#define DT_N_S_soc_S_rtc_58004000_P_compatible_IDX_0_STRING_TOKEN st_stm32_rtc
#define DT_N_S_soc_S_rtc_58004000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_RTC
#define DT_N_S_soc_S_rtc_58004000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_58004000, compatible, 0)
#define DT_N_S_soc_S_rtc_58004000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_58004000, compatible, 0)
#define DT_N_S_soc_S_rtc_58004000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_58004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_58004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_58004000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_VAL_bus 244
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_VAL_bits 65536
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_58004000, clocks, 0)
#define DT_N_S_soc_S_rtc_58004000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_58004000, clocks, 0)
#define DT_N_S_soc_S_rtc_58004000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_58004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_58004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_P_clocks_LEN 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_wakeup_source 0
#define DT_N_S_soc_S_rtc_58004000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rtc_58004000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rcc@58024400/reset-controller
 *
 * Node identifier: DT_N_S_soc_S_rcc_58024400_S_reset_controller
 *
 * Binding (compatible = st,stm32-rcc-rctl):
 *   $ZEPHYR_BASE\dts\bindings\reset\st,stm32-rcc-rctl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_PATH "/soc/rcc@58024400/reset-controller"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FULL_NAME "reset-controller"

/* Node parent (/soc/rcc@58024400) identifier: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_PARENT DT_N_S_soc_S_rcc_58024400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_ORD 70
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_REQUIRES_ORDS \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_SUPPORTS_ORDS \
	71, /* /soc/sdmmc@48022400 */ \
	79, /* /soc/sdmmc@52007000 */ \
	80, /* /soc/serial@40004400 */ \
	81, /* /soc/serial@40004800 */ \
	84, /* /soc/serial@40004c00 */ \
	85, /* /soc/serial@40005000 */ \
	86, /* /soc/serial@40007800 */ \
	87, /* /soc/serial@40007c00 */ \
	90, /* /soc/serial@40011000 */ \
	91, /* /soc/serial@40011400 */ \
	92, /* /soc/serial@58000c00 */ \
	205, /* /soc/timers@40000000 */ \
	208, /* /soc/timers@40000400 */ \
	211, /* /soc/timers@40000800 */ \
	214, /* /soc/timers@40000c00 */ \
	217, /* /soc/timers@40001000 */ \
	219, /* /soc/timers@40001400 */ \
	221, /* /soc/timers@40001800 */ \
	224, /* /soc/timers@40001c00 */ \
	227, /* /soc/timers@40002000 */ \
	230, /* /soc/timers@40010000 */ \
	232, /* /soc/timers@40010400 */ \
	234, /* /soc/timers@40014000 */ \
	237, /* /soc/timers@40014400 */ \
	240, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_EXISTS 1
#define DT_N_INST_0_st_stm32_rcc_rctl DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_NODELABEL_rctl           DT_N_S_soc_S_rcc_58024400_S_reset_controller

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_REG_NUM 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_RANGES_NUM 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_IRQ_NUM 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_COMPAT_MATCHES_st_stm32_rcc_rctl 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_COMPAT_MODEL_IDX_0 "stm32-rcc-rctl"
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_set_bit_to_deassert 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_set_bit_to_deassert_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible {"st,stm32-rcc-rctl"}
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_IDX_0 "st,stm32-rcc-rctl"
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-rcc-rctl
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_IDX_0_STRING_TOKEN st_stm32_rcc_rctl
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_RCC_RCTL
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, compatible, 0)
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, compatible, 0)
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_LEN 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_wakeup_source 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sdmmc@48022400
 *
 * Node identifier: DT_N_S_soc_S_sdmmc_48022400
 *
 * Binding (compatible = st,stm32-sdmmc):
 *   $ZEPHYR_BASE\dts\bindings\mmc\st,stm32-sdmmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sdmmc_48022400_PATH "/soc/sdmmc@48022400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sdmmc_48022400_FULL_NAME "sdmmc@48022400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sdmmc_48022400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sdmmc_48022400_CHILD_IDX 56

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdmmc_48022400_ORD 71
#define DT_N_S_soc_S_sdmmc_48022400_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdmmc_48022400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdmmc_48022400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdmmc_48022400_EXISTS 1
#define DT_N_INST_1_st_stm32_sdmmc DT_N_S_soc_S_sdmmc_48022400
#define DT_N_NODELABEL_sdmmc2      DT_N_S_soc_S_sdmmc_48022400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sdmmc_48022400_REG_NUM 1
#define DT_N_S_soc_S_sdmmc_48022400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_REG_IDX_0_VAL_ADDRESS 1208099840 /* 0x48022400 */
#define DT_N_S_soc_S_sdmmc_48022400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_sdmmc_48022400_RANGES_NUM 0
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_NUM 1
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_VAL_irq 124
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_COMPAT_MATCHES_st_stm32_sdmmc 1
#define DT_N_S_soc_S_sdmmc_48022400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_sdmmc_48022400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_COMPAT_MODEL_IDX_0 "stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_48022400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sdmmc_48022400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_0_VAL_bus 220
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_0_VAL_bits 512
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_1_VAL_bus 2
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_1_VAL_bits 12364
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 0) \
	fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 1)
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 1)
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_LEN 2
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_reg {1208099840 /* 0x48022400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_sdmmc_48022400_P_reg_IDX_0 1208099840
#define DT_N_S_soc_S_sdmmc_48022400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_sdmmc_48022400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_IDX_0_VAL_id 4233
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_48022400, resets, 0)
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_48022400, resets, 0)
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_48022400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_48022400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_LEN 1
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_bus_width 1
#define DT_N_S_soc_S_sdmmc_48022400_P_bus_width_ENUM_IDX 0
#define DT_N_S_soc_S_sdmmc_48022400_P_bus_width_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_bus_width_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clk_div 0
#define DT_N_S_soc_S_sdmmc_48022400_P_clk_div_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_idma 0
#define DT_N_S_soc_S_sdmmc_48022400_P_idma_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_status "disabled"
#define DT_N_S_soc_S_sdmmc_48022400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sdmmc_48022400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sdmmc_48022400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdmmc_48022400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sdmmc_48022400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sdmmc_48022400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sdmmc_48022400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdmmc_48022400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_48022400, status, 0)
#define DT_N_S_soc_S_sdmmc_48022400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_48022400, status, 0)
#define DT_N_S_soc_S_sdmmc_48022400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_48022400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_48022400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_status_LEN 1
#define DT_N_S_soc_S_sdmmc_48022400_P_status_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible {"st,stm32-sdmmc"}
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_IDX_0 "st,stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-sdmmc
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_IDX_0_STRING_TOKEN st_stm32_sdmmc
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SDMMC
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_48022400, compatible, 0)
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_48022400, compatible, 0)
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_48022400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_48022400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_LEN 1
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_interrupts {124 /* 0x7c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_sdmmc_48022400_P_interrupts_IDX_0 124
#define DT_N_S_soc_S_sdmmc_48022400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sdmmc_48022400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_wakeup_source 0
#define DT_N_S_soc_S_sdmmc_48022400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sdmmc_48022400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58022000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_PATH "/soc/pin-controller@58020000/gpio@58022000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FULL_NAME "gpio@58022000"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_ORD 72
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REQUIRES_ORDS \
	9, /* /soc/rcc@58024400 */ \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_SUPPORTS_ORDS \
	79, /* /soc/sdmmc@52007000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_EXISTS 1
#define DT_N_INST_8_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_NODELABEL_gpioi      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REG_IDX_0_VAL_ADDRESS 1476534272 /* 0x58022000 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg {1476534272 /* 0x58022000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_IDX_0 1476534272
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_ck_pc12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_PATH "/soc/pin-controller@58020000/sdmmc1_ck_pc12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_FULL_NAME "sdmmc1_ck_pc12"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_CHILD_IDX 96

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_ORD 73
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_SUPPORTS_ORDS \
	79, /* /soc/sdmmc@52007000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_ck_pc12 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_pinmux 1420
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_cmd_pd2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_PATH "/soc/pin-controller@58020000/sdmmc1_cmd_pd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_FULL_NAME "sdmmc1_cmd_pd2"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_CHILD_IDX 97

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_ORD 74
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_SUPPORTS_ORDS \
	79, /* /soc/sdmmc@52007000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_cmd_pd2 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_pinmux 1612
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d0_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_PATH "/soc/pin-controller@58020000/sdmmc1_d0_pc8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_FULL_NAME "sdmmc1_d0_pc8"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_CHILD_IDX 92

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_ORD 75
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_SUPPORTS_ORDS \
	79, /* /soc/sdmmc@52007000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d0_pc8 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_pinmux 1292
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d1_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_PATH "/soc/pin-controller@58020000/sdmmc1_d1_pc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_FULL_NAME "sdmmc1_d1_pc9"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_CHILD_IDX 93

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_ORD 76
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_SUPPORTS_ORDS \
	79, /* /soc/sdmmc@52007000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d1_pc9 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_pinmux 1324
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d2_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_PATH "/soc/pin-controller@58020000/sdmmc1_d2_pc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_FULL_NAME "sdmmc1_d2_pc10"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_CHILD_IDX 94

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_ORD 77
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_SUPPORTS_ORDS \
	79, /* /soc/sdmmc@52007000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d2_pc10 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_pinmux 1356
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/sdmmc1_d3_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_PATH "/soc/pin-controller@58020000/sdmmc1_d3_pc11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_FULL_NAME "sdmmc1_d3_pc11"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_CHILD_IDX 95

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_ORD 78
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_SUPPORTS_ORDS \
	79, /* /soc/sdmmc@52007000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d3_pc11 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_pinmux 1388
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/sdmmc@52007000
 *
 * Node identifier: DT_N_S_soc_S_sdmmc_52007000
 *
 * Binding (compatible = st,stm32-sdmmc):
 *   $ZEPHYR_BASE\dts\bindings\mmc\st,stm32-sdmmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sdmmc_52007000_PATH "/soc/sdmmc@52007000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sdmmc_52007000_FULL_NAME "sdmmc@52007000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sdmmc_52007000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sdmmc_52007000_CHILD_IDX 55

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdmmc_52007000_ORD 79
#define DT_N_S_soc_S_sdmmc_52007000_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdmmc_52007000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */ \
	72, /* /soc/pin-controller@58020000/gpio@58022000 */ \
	73, /* /soc/pin-controller@58020000/sdmmc1_ck_pc12 */ \
	74, /* /soc/pin-controller@58020000/sdmmc1_cmd_pd2 */ \
	75, /* /soc/pin-controller@58020000/sdmmc1_d0_pc8 */ \
	76, /* /soc/pin-controller@58020000/sdmmc1_d1_pc9 */ \
	77, /* /soc/pin-controller@58020000/sdmmc1_d2_pc10 */ \
	78, /* /soc/pin-controller@58020000/sdmmc1_d3_pc11 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdmmc_52007000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdmmc_52007000_EXISTS 1
#define DT_N_INST_0_st_stm32_sdmmc DT_N_S_soc_S_sdmmc_52007000
#define DT_N_NODELABEL_sdmmc1      DT_N_S_soc_S_sdmmc_52007000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sdmmc_52007000_REG_NUM 1
#define DT_N_S_soc_S_sdmmc_52007000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_REG_IDX_0_VAL_ADDRESS 1375760384 /* 0x52007000 */
#define DT_N_S_soc_S_sdmmc_52007000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_sdmmc_52007000_RANGES_NUM 0
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_NUM 1
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_VAL_irq 49
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_COMPAT_MATCHES_st_stm32_sdmmc 1
#define DT_N_S_soc_S_sdmmc_52007000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_sdmmc_52007000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_COMPAT_MODEL_IDX_0 "stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_52007000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_NUM 1
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_NAME_default_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_NAME_default_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2

/* Generic property macros: */
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_0_VAL_bus 212
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_0_VAL_bits 65536
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_1_VAL_bus 2
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_1_VAL_bits 12364
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 0) \
	fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 1)
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 1)
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_LEN 2
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_reg {1375760384 /* 0x52007000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_sdmmc_52007000_P_reg_IDX_0 1375760384
#define DT_N_S_soc_S_sdmmc_52007000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_sdmmc_52007000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_IDX_0_VAL_id 3984
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_52007000, resets, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_52007000, resets, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_52007000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_52007000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_LEN 1
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 5)
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 5)
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 5, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_0, 5, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_LEN 6
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_names, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_names, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_52007000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sdmmc_52007000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_cd_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_cd_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_soc_S_sdmmc_52007000_P_cd_gpios_IDX_0_VAL_pin 8
#define DT_N_S_soc_S_sdmmc_52007000_P_cd_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_cd_gpios_IDX_0_VAL_flags 17
#define DT_N_S_soc_S_sdmmc_52007000_P_cd_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_cd_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_52007000, cd_gpios, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_cd_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_52007000, cd_gpios, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_cd_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_52007000, cd_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_cd_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_52007000, cd_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_cd_gpios_LEN 1
#define DT_N_S_soc_S_sdmmc_52007000_P_cd_gpios_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_bus_width 1
#define DT_N_S_soc_S_sdmmc_52007000_P_bus_width_ENUM_IDX 0
#define DT_N_S_soc_S_sdmmc_52007000_P_bus_width_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_bus_width_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clk_div 0
#define DT_N_S_soc_S_sdmmc_52007000_P_clk_div_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_idma 0
#define DT_N_S_soc_S_sdmmc_52007000_P_idma_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_status "disabled"
#define DT_N_S_soc_S_sdmmc_52007000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sdmmc_52007000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sdmmc_52007000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdmmc_52007000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sdmmc_52007000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sdmmc_52007000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sdmmc_52007000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdmmc_52007000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_52007000, status, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_52007000, status, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_52007000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_52007000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_status_LEN 1
#define DT_N_S_soc_S_sdmmc_52007000_P_status_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible {"st,stm32-sdmmc"}
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_IDX_0 "st,stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-sdmmc
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_IDX_0_STRING_TOKEN st_stm32_sdmmc
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SDMMC
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_52007000, compatible, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_52007000, compatible, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_52007000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_52007000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_LEN 1
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_interrupts {49 /* 0x31 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_sdmmc_52007000_P_interrupts_IDX_0 49
#define DT_N_S_soc_S_sdmmc_52007000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sdmmc_52007000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_wakeup_source 0
#define DT_N_S_soc_S_sdmmc_52007000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sdmmc_52007000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004400
 *
 * Node identifier: DT_N_S_soc_S_serial_40004400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40004400_PATH "/soc/serial@40004400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40004400_FULL_NAME "serial@40004400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40004400_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004400_ORD 80
#define DT_N_S_soc_S_serial_40004400_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004400_EXISTS 1
#define DT_N_INST_1_st_stm32_usart DT_N_S_soc_S_serial_40004400
#define DT_N_INST_2_st_stm32_uart  DT_N_S_soc_S_serial_40004400
#define DT_N_NODELABEL_usart2      DT_N_S_soc_S_serial_40004400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40004400_REG_NUM 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_ADDRESS 1073759232 /* 0x40004400 */
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004400_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40004400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40004400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MODEL_IDX_0 "stm32-usart"
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_40004400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004400_P_reg {1073759232 /* 0x40004400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_0 1073759232
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, clocks, 0)
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, clocks, 0)
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_VAL_id 4625
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, resets, 0)
#define DT_N_S_soc_S_serial_40004400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, resets, 0)
#define DT_N_S_soc_S_serial_40004400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts {38 /* 0x26 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_single_wire 0
#define DT_N_S_soc_S_serial_40004400_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40004400_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_tx_invert 0
#define DT_N_S_soc_S_serial_40004400_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_rx_invert 0
#define DT_N_S_soc_S_serial_40004400_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_de_enable 0
#define DT_N_S_soc_S_serial_40004400_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40004400_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40004400_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_de_invert 0
#define DT_N_S_soc_S_serial_40004400_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status "disabled"
#define DT_N_S_soc_S_serial_40004400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40004400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40004400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40004400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, status, 0)
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, status, 0)
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_status_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-usart
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_STRING_TOKEN st_stm32_usart
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_USART
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1)
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1)
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40004400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40004400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004800
 *
 * Node identifier: DT_N_S_soc_S_serial_40004800
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40004800_PATH "/soc/serial@40004800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40004800_FULL_NAME "serial@40004800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40004800_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004800_ORD 81
#define DT_N_S_soc_S_serial_40004800_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004800_EXISTS 1
#define DT_N_INST_2_st_stm32_usart DT_N_S_soc_S_serial_40004800
#define DT_N_INST_3_st_stm32_uart  DT_N_S_soc_S_serial_40004800
#define DT_N_NODELABEL_usart3      DT_N_S_soc_S_serial_40004800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40004800_REG_NUM 1
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_VAL_ADDRESS 1073760256 /* 0x40004800 */
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004800_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40004800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40004800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MODEL_IDX_0 "stm32-usart"
#define DT_N_S_soc_S_serial_40004800_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004800_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_40004800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40004800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004800_P_reg {1073760256 /* 0x40004800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_0 1073760256
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, clocks, 0)
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, clocks, 0)
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_VAL_id 4626
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, resets, 0)
#define DT_N_S_soc_S_serial_40004800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, resets, 0)
#define DT_N_S_soc_S_serial_40004800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_single_wire 0
#define DT_N_S_soc_S_serial_40004800_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40004800_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_tx_invert 0
#define DT_N_S_soc_S_serial_40004800_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_rx_invert 0
#define DT_N_S_soc_S_serial_40004800_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_de_enable 0
#define DT_N_S_soc_S_serial_40004800_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40004800_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40004800_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_de_invert 0
#define DT_N_S_soc_S_serial_40004800_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status "disabled"
#define DT_N_S_soc_S_serial_40004800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40004800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40004800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40004800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40004800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40004800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, status, 0)
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, status, 0)
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_status_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-usart
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_STRING_TOKEN st_stm32_usart
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_USART
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1)
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1)
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40004800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40004800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_rx_ph14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_PATH "/soc/pin-controller@58020000/uart4_rx_ph14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_FULL_NAME "uart4_rx_ph14"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_CHILD_IDX 103

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_ORD 82
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_SUPPORTS_ORDS \
	84, /* /soc/serial@40004c00 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_ph14 DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_pinmux 4040
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_tx_ph13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_PATH "/soc/pin-controller@58020000/uart4_tx_ph13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FULL_NAME "uart4_tx_ph13"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_CHILD_IDX 105

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_ORD 83
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_SUPPORTS_ORDS \
	84, /* /soc/serial@40004c00 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_ph13 DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_pinmux 4008
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004c00
 *
 * Node identifier: DT_N_S_soc_S_serial_40004c00
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40004c00_PATH "/soc/serial@40004c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40004c00_FULL_NAME "serial@40004c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40004c00_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004c00_ORD 84
#define DT_N_S_soc_S_serial_40004c00_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */ \
	82, /* /soc/pin-controller@58020000/uart4_rx_ph14 */ \
	83, /* /soc/pin-controller@58020000/uart4_tx_ph13 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004c00_EXISTS 1
#define DT_N_INST_1_st_stm32_uart     DT_N_S_soc_S_serial_40004c00
#define DT_N_NODELABEL_uart4          DT_N_S_soc_S_serial_40004c00
#define DT_N_NODELABEL_arduino_serial DT_N_S_soc_S_serial_40004c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40004c00_REG_NUM 1
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_VAL_ADDRESS 1073761280 /* 0x40004c00 */
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004c00_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40004c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40004c00_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_irq 52
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_MODEL_IDX_0 "stm32-uart"
#define DT_N_S_soc_S_serial_40004c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004c00_P_reg {1073761280 /* 0x40004c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_0 1073761280
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bits 524288
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_VAL_id 4627
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, resets, 0)
#define DT_N_S_soc_S_serial_40004c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, resets, 0)
#define DT_N_S_soc_S_serial_40004c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts {52 /* 0x34 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_0 52
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_single_wire 0
#define DT_N_S_soc_S_serial_40004c00_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40004c00_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_tx_invert 0
#define DT_N_S_soc_S_serial_40004c00_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_rx_invert 0
#define DT_N_S_soc_S_serial_40004c00_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_de_enable 0
#define DT_N_S_soc_S_serial_40004c00_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40004c00_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40004c00_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_de_invert 0
#define DT_N_S_soc_S_serial_40004c00_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004c00_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status "okay"
#define DT_N_S_soc_S_serial_40004c00_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_40004c00_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40004c00_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40004c00_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_40004c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004c00_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_serial_40004c00_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, status, 0)
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, status, 0)
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_status_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40004c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40004c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40005000
 *
 * Node identifier: DT_N_S_soc_S_serial_40005000
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40005000_PATH "/soc/serial@40005000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40005000_FULL_NAME "serial@40005000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40005000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40005000_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40005000_ORD 85
#define DT_N_S_soc_S_serial_40005000_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40005000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40005000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40005000_EXISTS 1
#define DT_N_INST_4_st_stm32_uart DT_N_S_soc_S_serial_40005000
#define DT_N_NODELABEL_uart5      DT_N_S_soc_S_serial_40005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40005000_REG_NUM 1
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_VAL_ADDRESS 1073762304 /* 0x40005000 */
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40005000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40005000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40005000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_irq 53
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40005000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_MODEL_IDX_0 "stm32-uart"
#define DT_N_S_soc_S_serial_40005000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40005000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40005000_P_reg {1073762304 /* 0x40005000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_0 1073762304
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bits 1048576
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, clocks, 0)
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, clocks, 0)
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_VAL_id 4628
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, resets, 0)
#define DT_N_S_soc_S_serial_40005000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, resets, 0)
#define DT_N_S_soc_S_serial_40005000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts {53 /* 0x35 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_0 53
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_single_wire 0
#define DT_N_S_soc_S_serial_40005000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40005000_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_tx_invert 0
#define DT_N_S_soc_S_serial_40005000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_rx_invert 0
#define DT_N_S_soc_S_serial_40005000_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_de_enable 0
#define DT_N_S_soc_S_serial_40005000_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40005000_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40005000_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_de_invert 0
#define DT_N_S_soc_S_serial_40005000_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40005000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status "disabled"
#define DT_N_S_soc_S_serial_40005000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40005000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40005000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40005000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40005000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40005000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40005000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, status, 0)
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, status, 0)
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, compatible, 0)
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, compatible, 0)
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40005000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40005000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40007800
 *
 * Node identifier: DT_N_S_soc_S_serial_40007800
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40007800_PATH "/soc/serial@40007800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40007800_FULL_NAME "serial@40007800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40007800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40007800_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40007800_ORD 86
#define DT_N_S_soc_S_serial_40007800_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40007800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40007800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40007800_EXISTS 1
#define DT_N_INST_6_st_stm32_uart DT_N_S_soc_S_serial_40007800
#define DT_N_NODELABEL_uart7      DT_N_S_soc_S_serial_40007800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40007800_REG_NUM 1
#define DT_N_S_soc_S_serial_40007800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_REG_IDX_0_VAL_ADDRESS 1073772544 /* 0x40007800 */
#define DT_N_S_soc_S_serial_40007800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40007800_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40007800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40007800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_irq 82
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40007800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40007800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_COMPAT_MODEL_IDX_0 "stm32-uart"
#define DT_N_S_soc_S_serial_40007800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40007800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40007800_P_reg {1073772544 /* 0x40007800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_0 1073772544
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bits 1073741824
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, clocks, 0)
#define DT_N_S_soc_S_serial_40007800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800, clocks, 0)
#define DT_N_S_soc_S_serial_40007800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40007800_P_resets_IDX_0_VAL_id 4638
#define DT_N_S_soc_S_serial_40007800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, resets, 0)
#define DT_N_S_soc_S_serial_40007800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800, resets, 0)
#define DT_N_S_soc_S_serial_40007800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_interrupts {82 /* 0x52 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_0 82
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_single_wire 0
#define DT_N_S_soc_S_serial_40007800_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40007800_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_tx_invert 0
#define DT_N_S_soc_S_serial_40007800_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_rx_invert 0
#define DT_N_S_soc_S_serial_40007800_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_de_enable 0
#define DT_N_S_soc_S_serial_40007800_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40007800_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40007800_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_de_invert 0
#define DT_N_S_soc_S_serial_40007800_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40007800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_status "disabled"
#define DT_N_S_soc_S_serial_40007800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40007800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40007800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40007800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40007800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40007800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40007800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40007800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, status, 0)
#define DT_N_S_soc_S_serial_40007800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800, status, 0)
#define DT_N_S_soc_S_serial_40007800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_status_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, compatible, 0)
#define DT_N_S_soc_S_serial_40007800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800, compatible, 0)
#define DT_N_S_soc_S_serial_40007800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40007800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40007800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40007c00
 *
 * Node identifier: DT_N_S_soc_S_serial_40007c00
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40007c00_PATH "/soc/serial@40007c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40007c00_FULL_NAME "serial@40007c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40007c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40007c00_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40007c00_ORD 87
#define DT_N_S_soc_S_serial_40007c00_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40007c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40007c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40007c00_EXISTS 1
#define DT_N_INST_7_st_stm32_uart DT_N_S_soc_S_serial_40007c00
#define DT_N_NODELABEL_uart8      DT_N_S_soc_S_serial_40007c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40007c00_REG_NUM 1
#define DT_N_S_soc_S_serial_40007c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_REG_IDX_0_VAL_ADDRESS 1073773568 /* 0x40007c00 */
#define DT_N_S_soc_S_serial_40007c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40007c00_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40007c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40007c00_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_irq 83
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40007c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40007c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_COMPAT_MODEL_IDX_0 "stm32-uart"
#define DT_N_S_soc_S_serial_40007c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40007c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40007c00_P_reg {1073773568 /* 0x40007c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_0 1073773568
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bits 2147483648
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, clocks, 0)
#define DT_N_S_soc_S_serial_40007c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007c00, clocks, 0)
#define DT_N_S_soc_S_serial_40007c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40007c00_P_resets_IDX_0_VAL_id 4639
#define DT_N_S_soc_S_serial_40007c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, resets, 0)
#define DT_N_S_soc_S_serial_40007c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007c00, resets, 0)
#define DT_N_S_soc_S_serial_40007c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_interrupts {83 /* 0x53 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_0 83
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_single_wire 0
#define DT_N_S_soc_S_serial_40007c00_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40007c00_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_tx_invert 0
#define DT_N_S_soc_S_serial_40007c00_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_rx_invert 0
#define DT_N_S_soc_S_serial_40007c00_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_de_enable 0
#define DT_N_S_soc_S_serial_40007c00_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40007c00_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40007c00_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_de_invert 0
#define DT_N_S_soc_S_serial_40007c00_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40007c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_status "disabled"
#define DT_N_S_soc_S_serial_40007c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40007c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40007c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40007c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40007c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40007c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40007c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40007c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, status, 0)
#define DT_N_S_soc_S_serial_40007c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007c00, status, 0)
#define DT_N_S_soc_S_serial_40007c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_status_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, compatible, 0)
#define DT_N_S_soc_S_serial_40007c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007c00, compatible, 0)
#define DT_N_S_soc_S_serial_40007c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40007c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40007c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart1_rx_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_PATH "/soc/pin-controller@58020000/usart1_rx_pa10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_FULL_NAME "usart1_rx_pa10"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_CHILD_IDX 102

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_ORD 88
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_SUPPORTS_ORDS \
	90, /* /soc/serial@40011000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_EXISTS 1
#define DT_N_NODELABEL_usart1_rx_pa10 DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_pinmux 327
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart1_tx_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_PATH "/soc/pin-controller@58020000/usart1_tx_pa9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FULL_NAME "usart1_tx_pa9"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_CHILD_IDX 104

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_ORD 89
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_SUPPORTS_ORDS \
	90, /* /soc/serial@40011000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_EXISTS 1
#define DT_N_NODELABEL_usart1_tx_pa9 DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_pinmux 295
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/serial@40011000
 *
 * Node identifier: DT_N_S_soc_S_serial_40011000
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40011000_PATH "/soc/serial@40011000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40011000_FULL_NAME "serial@40011000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40011000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40011000_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40011000_ORD 90
#define DT_N_S_soc_S_serial_40011000_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40011000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */ \
	88, /* /soc/pin-controller@58020000/usart1_rx_pa10 */ \
	89, /* /soc/pin-controller@58020000/usart1_tx_pa9 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40011000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40011000_EXISTS 1
#define DT_N_INST_0_st_stm32_usart DT_N_S_soc_S_serial_40011000
#define DT_N_INST_0_st_stm32_uart  DT_N_S_soc_S_serial_40011000
#define DT_N_NODELABEL_usart1      DT_N_S_soc_S_serial_40011000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40011000_REG_NUM 1
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_VAL_ADDRESS 1073811456 /* 0x40011000 */
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40011000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40011000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40011000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40011000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_MODEL_IDX_0 "stm32-usart"
#define DT_N_S_soc_S_serial_40011000_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40011000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_40011000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40011000_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40011000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40011000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40011000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40011000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9
#define DT_N_S_soc_S_serial_40011000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40011000_P_reg {1073811456 /* 0x40011000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_0 1073811456
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, clocks, 0)
#define DT_N_S_soc_S_serial_40011000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, clocks, 0)
#define DT_N_S_soc_S_serial_40011000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40011000_P_resets_IDX_0_VAL_id 4868
#define DT_N_S_soc_S_serial_40011000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, resets, 0)
#define DT_N_S_soc_S_serial_40011000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, resets, 0)
#define DT_N_S_soc_S_serial_40011000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_single_wire 0
#define DT_N_S_soc_S_serial_40011000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40011000_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_tx_invert 0
#define DT_N_S_soc_S_serial_40011000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_rx_invert 0
#define DT_N_S_soc_S_serial_40011000_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_de_enable 0
#define DT_N_S_soc_S_serial_40011000_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40011000_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40011000_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_de_invert 0
#define DT_N_S_soc_S_serial_40011000_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_current_speed 115200
#define DT_N_S_soc_S_serial_40011000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40011000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_status "okay"
#define DT_N_S_soc_S_serial_40011000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_40011000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40011000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40011000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_40011000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40011000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_serial_40011000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40011000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, status, 0)
#define DT_N_S_soc_S_serial_40011000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, status, 0)
#define DT_N_S_soc_S_serial_40011000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-usart
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0_STRING_TOKEN st_stm32_usart
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_USART
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40011000, compatible, 1)
#define DT_N_S_soc_S_serial_40011000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011000, compatible, 1)
#define DT_N_S_soc_S_serial_40011000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40011000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40011000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40011000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40011400
 *
 * Node identifier: DT_N_S_soc_S_serial_40011400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40011400_PATH "/soc/serial@40011400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40011400_FULL_NAME "serial@40011400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40011400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40011400_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40011400_ORD 91
#define DT_N_S_soc_S_serial_40011400_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40011400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40011400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40011400_EXISTS 1
#define DT_N_INST_3_st_stm32_usart DT_N_S_soc_S_serial_40011400
#define DT_N_INST_5_st_stm32_uart  DT_N_S_soc_S_serial_40011400
#define DT_N_NODELABEL_usart6      DT_N_S_soc_S_serial_40011400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40011400_REG_NUM 1
#define DT_N_S_soc_S_serial_40011400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_REG_IDX_0_VAL_ADDRESS 1073812480 /* 0x40011400 */
#define DT_N_S_soc_S_serial_40011400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40011400_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40011400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40011400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_irq 71
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40011400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_MODEL_IDX_0 "stm32-usart"
#define DT_N_S_soc_S_serial_40011400_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40011400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_40011400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40011400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40011400_P_reg {1073812480 /* 0x40011400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_0 1073812480
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, clocks, 0)
#define DT_N_S_soc_S_serial_40011400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011400, clocks, 0)
#define DT_N_S_soc_S_serial_40011400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40011400_P_resets_IDX_0_VAL_id 4869
#define DT_N_S_soc_S_serial_40011400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, resets, 0)
#define DT_N_S_soc_S_serial_40011400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011400, resets, 0)
#define DT_N_S_soc_S_serial_40011400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40011400_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_interrupts {71 /* 0x47 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_0 71
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_single_wire 0
#define DT_N_S_soc_S_serial_40011400_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40011400_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_tx_invert 0
#define DT_N_S_soc_S_serial_40011400_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_rx_invert 0
#define DT_N_S_soc_S_serial_40011400_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_de_enable 0
#define DT_N_S_soc_S_serial_40011400_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40011400_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40011400_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_de_invert 0
#define DT_N_S_soc_S_serial_40011400_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40011400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_status "disabled"
#define DT_N_S_soc_S_serial_40011400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40011400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40011400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40011400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40011400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40011400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40011400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40011400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, status, 0)
#define DT_N_S_soc_S_serial_40011400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011400, status, 0)
#define DT_N_S_soc_S_serial_40011400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_status_LEN 1
#define DT_N_S_soc_S_serial_40011400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-usart
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0_STRING_TOKEN st_stm32_usart
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_USART
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40011400, compatible, 1)
#define DT_N_S_soc_S_serial_40011400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011400, compatible, 1)
#define DT_N_S_soc_S_serial_40011400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40011400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40011400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40011400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@58000c00
 *
 * Node identifier: DT_N_S_soc_S_serial_58000c00
 *
 * Binding (compatible = st,stm32-lpuart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_58000c00_PATH "/soc/serial@58000c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_58000c00_FULL_NAME "serial@58000c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_58000c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_58000c00_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_58000c00_ORD 92
#define DT_N_S_soc_S_serial_58000c00_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_58000c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_58000c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_58000c00_EXISTS 1
#define DT_N_INST_0_st_stm32_lpuart DT_N_S_soc_S_serial_58000c00
#define DT_N_INST_8_st_stm32_uart   DT_N_S_soc_S_serial_58000c00
#define DT_N_NODELABEL_lpuart1      DT_N_S_soc_S_serial_58000c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_58000c00_REG_NUM 1
#define DT_N_S_soc_S_serial_58000c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_REG_IDX_0_VAL_ADDRESS 1476398080 /* 0x58000c00 */
#define DT_N_S_soc_S_serial_58000c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_58000c00_RANGES_NUM 0
#define DT_N_S_soc_S_serial_58000c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_58000c00_IRQ_NUM 1
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_VAL_irq 142
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_MATCHES_st_stm32_lpuart 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_58000c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_MODEL_IDX_0 "stm32-lpuart"
#define DT_N_S_soc_S_serial_58000c00_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_58000c00_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_58000c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_58000c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_58000c00_P_reg {1476398080 /* 0x58000c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_58000c00_P_reg_IDX_0 1476398080
#define DT_N_S_soc_S_serial_58000c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_58000c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_58000c00_P_clocks_IDX_0_VAL_bus 244
#define DT_N_S_soc_S_serial_58000c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_serial_58000c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_58000c00, clocks, 0)
#define DT_N_S_soc_S_serial_58000c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_58000c00, clocks, 0)
#define DT_N_S_soc_S_serial_58000c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_58000c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_58000c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_58000c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_58000c00_P_resets_IDX_0_VAL_id 4995
#define DT_N_S_soc_S_serial_58000c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_58000c00, resets, 0)
#define DT_N_S_soc_S_serial_58000c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_58000c00, resets, 0)
#define DT_N_S_soc_S_serial_58000c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_58000c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_58000c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_resets_LEN 1
#define DT_N_S_soc_S_serial_58000c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_interrupts {142 /* 0x8e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_58000c00_P_interrupts_IDX_0 142
#define DT_N_S_soc_S_serial_58000c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_58000c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_single_wire 0
#define DT_N_S_soc_S_serial_58000c00_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_58000c00_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_tx_invert 0
#define DT_N_S_soc_S_serial_58000c00_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_rx_invert 0
#define DT_N_S_soc_S_serial_58000c00_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_de_enable 0
#define DT_N_S_soc_S_serial_58000c00_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_de_assert_time 0
#define DT_N_S_soc_S_serial_58000c00_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_58000c00_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_de_invert 0
#define DT_N_S_soc_S_serial_58000c00_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_58000c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_status "disabled"
#define DT_N_S_soc_S_serial_58000c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_58000c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_58000c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_58000c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_58000c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_58000c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_58000c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_58000c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_58000c00, status, 0)
#define DT_N_S_soc_S_serial_58000c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_58000c00, status, 0)
#define DT_N_S_soc_S_serial_58000c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_58000c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_58000c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_status_LEN 1
#define DT_N_S_soc_S_serial_58000c00_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_compatible {"st,stm32-lpuart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_0 "st,stm32-lpuart"
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-lpuart
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_lpuart
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LPUART
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_58000c00, compatible, 0) \
	fn(DT_N_S_soc_S_serial_58000c00, compatible, 1)
#define DT_N_S_soc_S_serial_58000c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_58000c00, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_58000c00, compatible, 1)
#define DT_N_S_soc_S_serial_58000c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_58000c00, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_58000c00, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_58000c00, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_58000c00, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_58000c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_wakeup_source 0
#define DT_N_S_soc_S_serial_58000c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_58000c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_miso_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_PATH "/soc/pin-controller@58020000/spi2_miso_pb14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_FULL_NAME "spi2_miso_pb14"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_CHILD_IDX 98

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_ORD 93
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_SUPPORTS_ORDS \
	97, /* /soc/spi@40003800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_EXISTS 1
#define DT_N_NODELABEL_spi2_miso_pb14 DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_pinmux 965
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_mosi_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_PATH "/soc/pin-controller@58020000/spi2_mosi_pb15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_FULL_NAME "spi2_mosi_pb15"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_CHILD_IDX 99

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_ORD 94
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_SUPPORTS_ORDS \
	97, /* /soc/spi@40003800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_EXISTS 1
#define DT_N_NODELABEL_spi2_mosi_pb15 DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_pinmux 997
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_nss_pi0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_PATH "/soc/pin-controller@58020000/spi2_nss_pi0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_FULL_NAME "spi2_nss_pi0"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_CHILD_IDX 100

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_ORD 95
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_SUPPORTS_ORDS \
	97, /* /soc/spi@40003800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_EXISTS 1
#define DT_N_NODELABEL_spi2_nss_pi0 DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_pinmux 4101
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi2_sck_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_PATH "/soc/pin-controller@58020000/spi2_sck_pa12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_FULL_NAME "spi2_sck_pa12"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_CHILD_IDX 101

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_ORD 96
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_SUPPORTS_ORDS \
	97, /* /soc/spi@40003800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pa12 DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_pinmux 389
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/spi@40003800
 *
 * Node identifier: DT_N_S_soc_S_spi_40003800
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40003800_PATH "/soc/spi@40003800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40003800_FULL_NAME "spi@40003800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40003800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40003800_CHILD_IDX 23

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40003800_ORD 97
#define DT_N_S_soc_S_spi_40003800_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40003800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	93, /* /soc/pin-controller@58020000/spi2_miso_pb14 */ \
	94, /* /soc/pin-controller@58020000/spi2_mosi_pb15 */ \
	95, /* /soc/pin-controller@58020000/spi2_nss_pi0 */ \
	96, /* /soc/pin-controller@58020000/spi2_sck_pa12 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40003800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40003800_EXISTS 1
#define DT_N_INST_1_st_stm32h7_spi    DT_N_S_soc_S_spi_40003800
#define DT_N_INST_1_st_stm32_spi_fifo DT_N_S_soc_S_spi_40003800
#define DT_N_INST_1_st_stm32_spi      DT_N_S_soc_S_spi_40003800
#define DT_N_NODELABEL_spi2           DT_N_S_soc_S_spi_40003800
#define DT_N_NODELABEL_arduino_spi    DT_N_S_soc_S_spi_40003800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40003800_REG_NUM 1
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_VAL_ADDRESS 1073756160 /* 0x40003800 */
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40003800_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40003800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40003800_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_40003800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40003800_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_40003800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_40003800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40003800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_40003800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12
#define DT_N_S_soc_S_spi_40003800_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14
#define DT_N_S_soc_S_spi_40003800_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15
#define DT_N_S_soc_S_spi_40003800_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40003800_P_reg {1073756160 /* 0x40003800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_0 1073756160
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts {36 /* 0x24 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 3)
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 3)
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_LEN 4
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_40003800_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_status "disabled"
#define DT_N_S_soc_S_spi_40003800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40003800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40003800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40003800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40003800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40003800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, status, 0)
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, status, 0)
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_status_LEN 1
#define DT_N_S_soc_S_spi_40003800_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 2)
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 2)
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003800, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_40003800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bits 16384
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_1_VAL_bus 2
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_1_VAL_bits 60496
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, clocks, 0) \
	fn(DT_N_S_soc_S_spi_40003800, clocks, 1)
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, clocks, 1)
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003800, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_clocks_LEN 2
#define DT_N_S_soc_S_spi_40003800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40003800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40003800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@40003c00
 *
 * Node identifier: DT_N_S_soc_S_spi_40003c00
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40003c00_PATH "/soc/spi@40003c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40003c00_FULL_NAME "spi@40003c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40003c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40003c00_CHILD_IDX 24

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40003c00_ORD 98
#define DT_N_S_soc_S_spi_40003c00_ORD_STR_SORTABLE 00098

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40003c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40003c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40003c00_EXISTS 1
#define DT_N_INST_2_st_stm32h7_spi    DT_N_S_soc_S_spi_40003c00
#define DT_N_INST_2_st_stm32_spi_fifo DT_N_S_soc_S_spi_40003c00
#define DT_N_INST_2_st_stm32_spi      DT_N_S_soc_S_spi_40003c00
#define DT_N_NODELABEL_spi3           DT_N_S_soc_S_spi_40003c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40003c00_REG_NUM 1
#define DT_N_S_soc_S_spi_40003c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_REG_IDX_0_VAL_ADDRESS 1073757184 /* 0x40003c00 */
#define DT_N_S_soc_S_spi_40003c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40003c00_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40003c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40003c00_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_irq 51
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_40003c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40003c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40003c00_P_reg {1073757184 /* 0x40003c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_0 1073757184
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_interrupts {51 /* 0x33 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_0 51
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_status "disabled"
#define DT_N_S_soc_S_spi_40003c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40003c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40003c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40003c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40003c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40003c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003c00, status, 0)
#define DT_N_S_soc_S_spi_40003c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003c00, status, 0)
#define DT_N_S_soc_S_spi_40003c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_status_LEN 1
#define DT_N_S_soc_S_spi_40003c00_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003c00, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 1) \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 2)
#define DT_N_S_soc_S_spi_40003c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003c00, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 2)
#define DT_N_S_soc_S_spi_40003c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003c00, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003c00, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_40003c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bits 32768
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_1_VAL_bus 2
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_1_VAL_bits 60496
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003c00, clocks, 0) \
	fn(DT_N_S_soc_S_spi_40003c00, clocks, 1)
#define DT_N_S_soc_S_spi_40003c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003c00, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003c00, clocks, 1)
#define DT_N_S_soc_S_spi_40003c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003c00, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003c00, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_clocks_LEN 2
#define DT_N_S_soc_S_spi_40003c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40003c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40003c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@40013000
 *
 * Node identifier: DT_N_S_soc_S_spi_40013000
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40013000_PATH "/soc/spi@40013000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40013000_FULL_NAME "spi@40013000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40013000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40013000_CHILD_IDX 22

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40013000_ORD 99
#define DT_N_S_soc_S_spi_40013000_ORD_STR_SORTABLE 00099

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40013000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40013000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40013000_EXISTS 1
#define DT_N_INST_0_st_stm32h7_spi    DT_N_S_soc_S_spi_40013000
#define DT_N_INST_0_st_stm32_spi_fifo DT_N_S_soc_S_spi_40013000
#define DT_N_INST_0_st_stm32_spi      DT_N_S_soc_S_spi_40013000
#define DT_N_NODELABEL_spi1           DT_N_S_soc_S_spi_40013000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40013000_REG_NUM 1
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_VAL_ADDRESS 1073819648 /* 0x40013000 */
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40013000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40013000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40013000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_irq 35
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_40013000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40013000_P_reg {1073819648 /* 0x40013000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_0 1073819648
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts {35 /* 0x23 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_0 35
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_status "disabled"
#define DT_N_S_soc_S_spi_40013000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40013000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40013000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40013000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40013000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40013000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40013000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, status, 0)
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, status, 0)
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40013000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 2)
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 2)
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_40013000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bits 4096
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_1_VAL_bus 2
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_1_VAL_bits 60496
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, clocks, 0) \
	fn(DT_N_S_soc_S_spi_40013000, clocks, 1)
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, clocks, 1)
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_clocks_LEN 2
#define DT_N_S_soc_S_spi_40013000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40013000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40013000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@40013400
 *
 * Node identifier: DT_N_S_soc_S_spi_40013400
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40013400_PATH "/soc/spi@40013400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40013400_FULL_NAME "spi@40013400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40013400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40013400_CHILD_IDX 25

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40013400_ORD 100
#define DT_N_S_soc_S_spi_40013400_ORD_STR_SORTABLE 00100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40013400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40013400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40013400_EXISTS 1
#define DT_N_INST_3_st_stm32h7_spi    DT_N_S_soc_S_spi_40013400
#define DT_N_INST_3_st_stm32_spi_fifo DT_N_S_soc_S_spi_40013400
#define DT_N_INST_3_st_stm32_spi      DT_N_S_soc_S_spi_40013400
#define DT_N_NODELABEL_spi4           DT_N_S_soc_S_spi_40013400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40013400_REG_NUM 1
#define DT_N_S_soc_S_spi_40013400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_REG_IDX_0_VAL_ADDRESS 1073820672 /* 0x40013400 */
#define DT_N_S_soc_S_spi_40013400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40013400_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40013400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40013400_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_VAL_irq 84
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_40013400_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013400_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013400_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_40013400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40013400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40013400_P_reg {1073820672 /* 0x40013400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40013400_P_reg_IDX_0 1073820672
#define DT_N_S_soc_S_spi_40013400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40013400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_interrupts {84 /* 0x54 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40013400_P_interrupts_IDX_0 84
#define DT_N_S_soc_S_spi_40013400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40013400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_status "disabled"
#define DT_N_S_soc_S_spi_40013400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40013400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40013400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40013400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40013400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40013400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40013400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40013400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013400, status, 0)
#define DT_N_S_soc_S_spi_40013400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013400, status, 0)
#define DT_N_S_soc_S_spi_40013400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_status_LEN 1
#define DT_N_S_soc_S_spi_40013400_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013400, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 1) \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 2)
#define DT_N_S_soc_S_spi_40013400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 2)
#define DT_N_S_soc_S_spi_40013400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_40013400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_VAL_bits 8192
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013400, clocks, 0)
#define DT_N_S_soc_S_spi_40013400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013400, clocks, 0)
#define DT_N_S_soc_S_spi_40013400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40013400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40013400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@40015000
 *
 * Node identifier: DT_N_S_soc_S_spi_40015000
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40015000_PATH "/soc/spi@40015000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40015000_FULL_NAME "spi@40015000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40015000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40015000_CHILD_IDX 26

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40015000_ORD 101
#define DT_N_S_soc_S_spi_40015000_ORD_STR_SORTABLE 00101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40015000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40015000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40015000_EXISTS 1
#define DT_N_INST_4_st_stm32h7_spi    DT_N_S_soc_S_spi_40015000
#define DT_N_INST_4_st_stm32_spi_fifo DT_N_S_soc_S_spi_40015000
#define DT_N_INST_4_st_stm32_spi      DT_N_S_soc_S_spi_40015000
#define DT_N_NODELABEL_spi5           DT_N_S_soc_S_spi_40015000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40015000_REG_NUM 1
#define DT_N_S_soc_S_spi_40015000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_REG_IDX_0_VAL_ADDRESS 1073827840 /* 0x40015000 */
#define DT_N_S_soc_S_spi_40015000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40015000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40015000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40015000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_VAL_irq 85
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40015000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_40015000_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40015000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40015000_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40015000_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_40015000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40015000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40015000_P_reg {1073827840 /* 0x40015000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40015000_P_reg_IDX_0 1073827840
#define DT_N_S_soc_S_spi_40015000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40015000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_interrupts {85 /* 0x55 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40015000_P_interrupts_IDX_0 85
#define DT_N_S_soc_S_spi_40015000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40015000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_status "disabled"
#define DT_N_S_soc_S_spi_40015000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40015000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40015000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40015000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40015000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40015000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40015000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40015000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, status, 0)
#define DT_N_S_soc_S_spi_40015000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40015000, status, 0)
#define DT_N_S_soc_S_spi_40015000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40015000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40015000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 1) \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 2)
#define DT_N_S_soc_S_spi_40015000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40015000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 2)
#define DT_N_S_soc_S_spi_40015000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40015000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_40015000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_VAL_bits 1048576
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, clocks, 0)
#define DT_N_S_soc_S_spi_40015000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40015000, clocks, 0)
#define DT_N_S_soc_S_spi_40015000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40015000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40015000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40015000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@58001400
 *
 * Node identifier: DT_N_S_soc_S_spi_58001400
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_58001400_PATH "/soc/spi@58001400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_58001400_FULL_NAME "spi@58001400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_58001400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_58001400_CHILD_IDX 27

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_58001400_ORD 102
#define DT_N_S_soc_S_spi_58001400_ORD_STR_SORTABLE 00102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_58001400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_58001400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_58001400_EXISTS 1
#define DT_N_INST_5_st_stm32h7_spi    DT_N_S_soc_S_spi_58001400
#define DT_N_INST_5_st_stm32_spi_fifo DT_N_S_soc_S_spi_58001400
#define DT_N_INST_5_st_stm32_spi      DT_N_S_soc_S_spi_58001400
#define DT_N_NODELABEL_spi6           DT_N_S_soc_S_spi_58001400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_58001400_REG_NUM 1
#define DT_N_S_soc_S_spi_58001400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_REG_IDX_0_VAL_ADDRESS 1476400128 /* 0x58001400 */
#define DT_N_S_soc_S_spi_58001400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_58001400_RANGES_NUM 0
#define DT_N_S_soc_S_spi_58001400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_58001400_IRQ_NUM 1
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_VAL_irq 86
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_58001400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_58001400_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_58001400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_58001400_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_58001400_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_58001400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_58001400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_58001400_P_reg {1476400128 /* 0x58001400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_58001400_P_reg_IDX_0 1476400128
#define DT_N_S_soc_S_spi_58001400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_58001400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_interrupts {86 /* 0x56 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_58001400_P_interrupts_IDX_0 86
#define DT_N_S_soc_S_spi_58001400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_58001400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_status "disabled"
#define DT_N_S_soc_S_spi_58001400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_58001400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_58001400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_58001400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_58001400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_58001400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_58001400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_58001400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_58001400, status, 0)
#define DT_N_S_soc_S_spi_58001400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_58001400, status, 0)
#define DT_N_S_soc_S_spi_58001400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_58001400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_58001400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_P_status_LEN 1
#define DT_N_S_soc_S_spi_58001400_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_58001400, compatible, 0) \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 1) \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 2)
#define DT_N_S_soc_S_spi_58001400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_58001400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 2)
#define DT_N_S_soc_S_spi_58001400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_58001400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_58001400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_58001400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_58001400_P_clocks_IDX_0_VAL_bus 244
#define DT_N_S_soc_S_spi_58001400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_spi_58001400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_58001400, clocks, 0)
#define DT_N_S_soc_S_spi_58001400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_58001400, clocks, 0)
#define DT_N_S_soc_S_spi_58001400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_58001400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_58001400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_58001400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_wakeup_source 0
#define DT_N_S_soc_S_spi_58001400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_58001400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv7m-systick):
 *   $ZEPHYR_BASE\dts\bindings\timer\arm,armv7m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 103
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv7m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv7m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV7M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40002400
 *
 * Node identifier: DT_N_S_soc_S_timers_40002400
 *
 * Binding (compatible = st,stm32-lptim):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-lptim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40002400_PATH "/soc/timers@40002400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40002400_FULL_NAME "timers@40002400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40002400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40002400_CHILD_IDX 44

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40002400_ORD 104
#define DT_N_S_soc_S_timers_40002400_ORD_STR_SORTABLE 00104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40002400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40002400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40002400_EXISTS 1
#define DT_N_INST_0_st_stm32_lptim DT_N_S_soc_S_timers_40002400
#define DT_N_NODELABEL_lptim1      DT_N_S_soc_S_timers_40002400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40002400_REG_NUM 1
#define DT_N_S_soc_S_timers_40002400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_REG_IDX_0_VAL_ADDRESS 1073751040 /* 0x40002400 */
#define DT_N_S_soc_S_timers_40002400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40002400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40002400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40002400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_VAL_irq 93
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_IRQ_NAME_wakeup_VAL_irq DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40002400_IRQ_NAME_wakeup_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_IRQ_NAME_wakeup_VAL_priority DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40002400_IRQ_NAME_wakeup_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_COMPAT_MATCHES_st_stm32_lptim 1
#define DT_N_S_soc_S_timers_40002400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40002400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_COMPAT_MODEL_IDX_0 "stm32-lptim"
#define DT_N_S_soc_S_timers_40002400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40002400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40002400_P_st_prescaler 1
#define DT_N_S_soc_S_timers_40002400_P_st_prescaler_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40002400_P_st_prescaler_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_st_static_prescaler 0
#define DT_N_S_soc_S_timers_40002400_P_st_static_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_reg {1073751040 /* 0x40002400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40002400_P_reg_IDX_0 1073751040
#define DT_N_S_soc_S_timers_40002400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40002400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40002400_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40002400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_clocks_IDX_0_VAL_bits 512
#define DT_N_S_soc_S_timers_40002400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002400, clocks, 0)
#define DT_N_S_soc_S_timers_40002400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002400, clocks, 0)
#define DT_N_S_soc_S_timers_40002400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40002400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_status "disabled"
#define DT_N_S_soc_S_timers_40002400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40002400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40002400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40002400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40002400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40002400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002400, status, 0)
#define DT_N_S_soc_S_timers_40002400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002400, status, 0)
#define DT_N_S_soc_S_timers_40002400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40002400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_compatible {"st,stm32-lptim"}
#define DT_N_S_soc_S_timers_40002400_P_compatible_IDX_0 "st,stm32-lptim"
#define DT_N_S_soc_S_timers_40002400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-lptim
#define DT_N_S_soc_S_timers_40002400_P_compatible_IDX_0_STRING_TOKEN st_stm32_lptim
#define DT_N_S_soc_S_timers_40002400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LPTIM
#define DT_N_S_soc_S_timers_40002400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002400, compatible, 0)
#define DT_N_S_soc_S_timers_40002400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002400, compatible, 0)
#define DT_N_S_soc_S_timers_40002400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40002400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_interrupts {93 /* 0x5d */, 1 /* 0x1 */}
#define DT_N_S_soc_S_timers_40002400_P_interrupts_IDX_0 93
#define DT_N_S_soc_S_timers_40002400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_timers_40002400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names {"wakeup"}
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_IDX_0 "wakeup"
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_IDX_0_STRING_UNQUOTED wakeup
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_IDX_0_STRING_TOKEN wakeup
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN WAKEUP
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40002400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40002400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /otghs_fs_phy
 *
 * Node identifier: DT_N_S_otghs_fs_phy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   $ZEPHYR_BASE\dts\bindings\phy\usb-nop-xceiv.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_otghs_fs_phy_PATH "/otghs_fs_phy"

/* Node's name with unit-address: */
#define DT_N_S_otghs_fs_phy_FULL_NAME "otghs_fs_phy"

/* Node parent (/) identifier: */
#define DT_N_S_otghs_fs_phy_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_otghs_fs_phy_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD(fn) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_otghs_fs_phy_ORD 105
#define DT_N_S_otghs_fs_phy_ORD_STR_SORTABLE 00105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_otghs_fs_phy_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_otghs_fs_phy_SUPPORTS_ORDS \
	106, /* /soc/usb@40040000 */

/* Existence and alternate IDs: */
#define DT_N_S_otghs_fs_phy_EXISTS 1
#define DT_N_INST_0_usb_nop_xceiv   DT_N_S_otghs_fs_phy
#define DT_N_NODELABEL_otghs_fs_phy DT_N_S_otghs_fs_phy

/* Macros for properties that are special in the specification: */
#define DT_N_S_otghs_fs_phy_REG_NUM 0
#define DT_N_S_otghs_fs_phy_RANGES_NUM 0
#define DT_N_S_otghs_fs_phy_FOREACH_RANGE(fn) 
#define DT_N_S_otghs_fs_phy_IRQ_NUM 0
#define DT_N_S_otghs_fs_phy_COMPAT_MATCHES_usb_nop_xceiv 1
#define DT_N_S_otghs_fs_phy_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_otghs_fs_phy_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_otghs_fs_phy_P_compatible {"usb-nop-xceiv"}
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0 "usb-nop-xceiv"
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0_STRING_UNQUOTED usb-nop-xceiv
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0_STRING_TOKEN usb_nop_xceiv
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0_STRING_UPPER_TOKEN USB_NOP_XCEIV
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_otghs_fs_phy_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_otghs_fs_phy, compatible, 0)
#define DT_N_S_otghs_fs_phy_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_otghs_fs_phy, compatible, 0)
#define DT_N_S_otghs_fs_phy_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_otghs_fs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_otghs_fs_phy_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_otghs_fs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_otghs_fs_phy_P_compatible_LEN 1
#define DT_N_S_otghs_fs_phy_P_compatible_EXISTS 1
#define DT_N_S_otghs_fs_phy_P_wakeup_source 0
#define DT_N_S_otghs_fs_phy_P_wakeup_source_EXISTS 1
#define DT_N_S_otghs_fs_phy_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_otghs_fs_phy_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/usb@40040000
 *
 * Node identifier: DT_N_S_soc_S_usb_40040000
 *
 * Binding (compatible = st,stm32-otghs):
 *   $ZEPHYR_BASE\dts\bindings\usb\st,stm32-otghs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usb_40040000_PATH "/soc/usb@40040000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usb_40040000_FULL_NAME "usb@40040000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usb_40040000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usb_40040000_CHILD_IDX 61

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usb_40040000_ORD 106
#define DT_N_S_soc_S_usb_40040000_ORD_STR_SORTABLE 00106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usb_40040000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	105, /* /otghs_fs_phy */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usb_40040000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usb_40040000_EXISTS 1
#define DT_N_INST_0_st_stm32_otghs DT_N_S_soc_S_usb_40040000
#define DT_N_NODELABEL_usbotg_hs   DT_N_S_soc_S_usb_40040000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usb_40040000_REG_NUM 1
#define DT_N_S_soc_S_usb_40040000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_REG_IDX_0_VAL_ADDRESS 1074003968 /* 0x40040000 */
#define DT_N_S_soc_S_usb_40040000_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_usb_40040000_RANGES_NUM 0
#define DT_N_S_soc_S_usb_40040000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usb_40040000_IRQ_NUM 3
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_irq 77
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_irq 74
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_irq 75
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_VAL_irq DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_VAL_priority DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_VAL_irq DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_VAL_priority DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_VAL_irq DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_VAL_priority DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_COMPAT_MATCHES_st_stm32_otghs 1
#define DT_N_S_soc_S_usb_40040000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_usb_40040000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_COMPAT_MODEL_IDX_0 "stm32-otghs"
#define DT_N_S_soc_S_usb_40040000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usb_40040000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usb_40040000_P_reg {1074003968 /* 0x40040000 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_usb_40040000_P_reg_IDX_0 1074003968
#define DT_N_S_soc_S_usb_40040000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_reg_IDX_1 262144
#define DT_N_S_soc_S_usb_40040000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts {77 /* 0x4d */, 0 /* 0x0 */, 74 /* 0x4a */, 0 /* 0x0 */, 75 /* 0x4b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_0 77
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_2 74
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_4 75
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_ram_size 4096
#define DT_N_S_soc_S_usb_40040000_P_ram_size_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_phys DT_N_S_otghs_fs_phy
#define DT_N_S_soc_S_usb_40040000_P_phys_IDX_0 DT_N_S_otghs_fs_phy
#define DT_N_S_soc_S_usb_40040000_P_phys_IDX_0_PH DT_N_S_otghs_fs_phy
#define DT_N_S_soc_S_usb_40040000_P_phys_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_phys_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, phys, 0)
#define DT_N_S_soc_S_usb_40040000_P_phys_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40040000, phys, 0)
#define DT_N_S_soc_S_usb_40040000_P_phys_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_phys_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40040000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_phys_LEN 1
#define DT_N_S_soc_S_usb_40040000_P_phys_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_VAL_bits 33554432
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_1_VAL_bus 13
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_1_VAL_bits 226388
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, clocks, 0) \
	fn(DT_N_S_soc_S_usb_40040000, clocks, 1)
#define DT_N_S_soc_S_usb_40040000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40040000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, clocks, 1)
#define DT_N_S_soc_S_usb_40040000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40040000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_clocks_LEN 2
#define DT_N_S_soc_S_usb_40040000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_num_bidir_endpoints 9
#define DT_N_S_soc_S_usb_40040000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed "full-speed"
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_STRING_UNQUOTED full-speed
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_STRING_TOKEN full_speed
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_STRING_UPPER_TOKEN FULL_SPEED
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_IDX_0 "full-speed"
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_ENUM_IDX 1
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_ENUM_VAL_full_speed_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_ENUM_TOKEN full_speed
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_ENUM_UPPER_TOKEN FULL_SPEED
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 0)
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 0)
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_LEN 1
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_status "disabled"
#define DT_N_S_soc_S_usb_40040000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_usb_40040000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_usb_40040000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usb_40040000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_usb_40040000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_usb_40040000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_usb_40040000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usb_40040000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, status, 0)
#define DT_N_S_soc_S_usb_40040000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40040000, status, 0)
#define DT_N_S_soc_S_usb_40040000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40040000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_status_LEN 1
#define DT_N_S_soc_S_usb_40040000_P_status_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_compatible {"st,stm32-otghs"}
#define DT_N_S_soc_S_usb_40040000_P_compatible_IDX_0 "st,stm32-otghs"
#define DT_N_S_soc_S_usb_40040000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-otghs
#define DT_N_S_soc_S_usb_40040000_P_compatible_IDX_0_STRING_TOKEN st_stm32_otghs
#define DT_N_S_soc_S_usb_40040000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_OTGHS
#define DT_N_S_soc_S_usb_40040000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, compatible, 0)
#define DT_N_S_soc_S_usb_40040000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40040000, compatible, 0)
#define DT_N_S_soc_S_usb_40040000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40040000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_compatible_LEN 1
#define DT_N_S_soc_S_usb_40040000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names {"otghs", "ep1_out", "ep1_in"}
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_0 "otghs"
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_0_STRING_UNQUOTED otghs
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_0_STRING_TOKEN otghs
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN OTGHS
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_1 "ep1_out"
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_1_STRING_UNQUOTED ep1_out
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_1_STRING_TOKEN ep1_out
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN EP1_OUT
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_2 "ep1_in"
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_2_STRING_UNQUOTED ep1_in
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_2_STRING_TOKEN ep1_in
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN EP1_IN
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 2)
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 2)
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_wakeup_source 0
#define DT_N_S_soc_S_usb_40040000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_usb_40040000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@50003000
 *
 * Node identifier: DT_N_S_soc_S_watchdog_50003000
 *
 * Binding (compatible = st,stm32-window-watchdog):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\st,stm32-window-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_50003000_PATH "/soc/watchdog@50003000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_50003000_FULL_NAME "watchdog@50003000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_50003000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_50003000_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_50003000_ORD 107
#define DT_N_S_soc_S_watchdog_50003000_ORD_STR_SORTABLE 00107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_50003000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_50003000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_50003000_EXISTS 1
#define DT_N_INST_0_st_stm32_window_watchdog DT_N_S_soc_S_watchdog_50003000
#define DT_N_NODELABEL_wwdg                  DT_N_S_soc_S_watchdog_50003000
#define DT_N_NODELABEL_wwdg1                 DT_N_S_soc_S_watchdog_50003000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_50003000_REG_NUM 1
#define DT_N_S_soc_S_watchdog_50003000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_REG_IDX_0_VAL_ADDRESS 1342189568 /* 0x50003000 */
#define DT_N_S_soc_S_watchdog_50003000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_watchdog_50003000_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_50003000_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_VAL_priority 7
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_COMPAT_MATCHES_st_stm32_window_watchdog 1
#define DT_N_S_soc_S_watchdog_50003000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_watchdog_50003000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_COMPAT_MODEL_IDX_0 "stm32-window-watchdog"
#define DT_N_S_soc_S_watchdog_50003000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_50003000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_50003000_P_reg {1342189568 /* 0x50003000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_watchdog_50003000_P_reg_IDX_0 1342189568
#define DT_N_S_soc_S_watchdog_50003000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_watchdog_50003000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_VAL_bus 228
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_50003000, clocks, 0)
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_50003000, clocks, 0)
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_50003000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_50003000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_LEN 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_status "disabled"
#define DT_N_S_soc_S_watchdog_50003000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_watchdog_50003000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_watchdog_50003000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_50003000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_watchdog_50003000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_watchdog_50003000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_watchdog_50003000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_50003000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_50003000, status, 0)
#define DT_N_S_soc_S_watchdog_50003000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_50003000, status, 0)
#define DT_N_S_soc_S_watchdog_50003000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_50003000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_50003000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_P_status_LEN 1
#define DT_N_S_soc_S_watchdog_50003000_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_compatible {"st,stm32-window-watchdog"}
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_IDX_0 "st,stm32-window-watchdog"
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-window-watchdog
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_IDX_0_STRING_TOKEN st_stm32_window_watchdog
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_WINDOW_WATCHDOG
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_50003000, compatible, 0)
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_50003000, compatible, 0)
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_50003000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_50003000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts {0 /* 0x0 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_IDX_1 7
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_50003000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_50003000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@58004800
 *
 * Node identifier: DT_N_S_soc_S_watchdog_58004800
 *
 * Binding (compatible = st,stm32-watchdog):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\st,stm32-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_58004800_PATH "/soc/watchdog@58004800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_58004800_FULL_NAME "watchdog@58004800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_58004800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_58004800_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_58004800_ORD 108
#define DT_N_S_soc_S_watchdog_58004800_ORD_STR_SORTABLE 00108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_58004800_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_58004800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_58004800_EXISTS 1
#define DT_N_INST_0_st_stm32_watchdog DT_N_S_soc_S_watchdog_58004800
#define DT_N_NODELABEL_iwdg           DT_N_S_soc_S_watchdog_58004800
#define DT_N_NODELABEL_iwdg1          DT_N_S_soc_S_watchdog_58004800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_58004800_REG_NUM 1
#define DT_N_S_soc_S_watchdog_58004800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_REG_IDX_0_VAL_ADDRESS 1476413440 /* 0x58004800 */
#define DT_N_S_soc_S_watchdog_58004800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_watchdog_58004800_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_58004800_IRQ_NUM 0
#define DT_N_S_soc_S_watchdog_58004800_COMPAT_MATCHES_st_stm32_watchdog 1
#define DT_N_S_soc_S_watchdog_58004800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_watchdog_58004800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_COMPAT_MODEL_IDX_0 "stm32-watchdog"
#define DT_N_S_soc_S_watchdog_58004800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_58004800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_58004800_P_reg {1476413440 /* 0x58004800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_watchdog_58004800_P_reg_IDX_0 1476413440
#define DT_N_S_soc_S_watchdog_58004800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_watchdog_58004800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_status "disabled"
#define DT_N_S_soc_S_watchdog_58004800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_watchdog_58004800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_watchdog_58004800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_58004800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_watchdog_58004800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_watchdog_58004800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_watchdog_58004800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_58004800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_58004800, status, 0)
#define DT_N_S_soc_S_watchdog_58004800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_58004800, status, 0)
#define DT_N_S_soc_S_watchdog_58004800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_58004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_58004800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_58004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_58004800_P_status_LEN 1
#define DT_N_S_soc_S_watchdog_58004800_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_compatible {"st,stm32-watchdog"}
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_IDX_0 "st,stm32-watchdog"
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-watchdog
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_IDX_0_STRING_TOKEN st_stm32_watchdog
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_WATCHDOG
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_58004800, compatible, 0)
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_58004800, compatible, 0)
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_58004800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_58004800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_58004800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_58004800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /sdram@d0000000
 *
 * Node identifier: DT_N_S_sdram_d0000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_sdram_d0000000_PATH "/sdram@d0000000"

/* Node's name with unit-address: */
#define DT_N_S_sdram_d0000000_FULL_NAME "sdram@d0000000"

/* Node parent (/) identifier: */
#define DT_N_S_sdram_d0000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_sdram_d0000000_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_sdram_d0000000_FOREACH_CHILD(fn) 
#define DT_N_S_sdram_d0000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_sdram_d0000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_sdram_d0000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_sdram_d0000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_sdram_d0000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_sdram_d0000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_sdram_d0000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_sdram_d0000000_ORD 109
#define DT_N_S_sdram_d0000000_ORD_STR_SORTABLE 00109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_sdram_d0000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_sdram_d0000000_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_sdram_d0000000_EXISTS 1
#define DT_N_INST_7_zephyr_memory_region DT_N_S_sdram_d0000000
#define DT_N_INST_5_mmio_sram            DT_N_S_sdram_d0000000
#define DT_N_NODELABEL_sdram2            DT_N_S_sdram_d0000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_sdram_d0000000_REG_NUM 1
#define DT_N_S_sdram_d0000000_REG_IDX_0_EXISTS 1
#define DT_N_S_sdram_d0000000_REG_IDX_0_VAL_ADDRESS 3489660928 /* 0xd0000000 */
#define DT_N_S_sdram_d0000000_REG_IDX_0_VAL_SIZE 16777216 /* 0x1000000 */
#define DT_N_S_sdram_d0000000_RANGES_NUM 0
#define DT_N_S_sdram_d0000000_FOREACH_RANGE(fn) 
#define DT_N_S_sdram_d0000000_IRQ_NUM 0
#define DT_N_S_sdram_d0000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_sdram_d0000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_sdram_d0000000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_sdram_d0000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_sdram_d0000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_sdram_d0000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_sdram_d0000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_sdram_d0000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_sdram_d0000000_P_zephyr_memory_region "SDRAM2"
#define DT_N_S_sdram_d0000000_P_zephyr_memory_region_STRING_UNQUOTED SDRAM2
#define DT_N_S_sdram_d0000000_P_zephyr_memory_region_STRING_TOKEN SDRAM2
#define DT_N_S_sdram_d0000000_P_zephyr_memory_region_STRING_UPPER_TOKEN SDRAM2
#define DT_N_S_sdram_d0000000_P_zephyr_memory_region_IDX_0 "SDRAM2"
#define DT_N_S_sdram_d0000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_sdram_d0000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sdram_d0000000, zephyr_memory_region, 0)
#define DT_N_S_sdram_d0000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sdram_d0000000, zephyr_memory_region, 0)
#define DT_N_S_sdram_d0000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sdram_d0000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_sdram_d0000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sdram_d0000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_sdram_d0000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_sdram_d0000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_sdram_d0000000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_sdram_d0000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_sdram_d0000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_sdram_d0000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_sdram_d0000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_sdram_d0000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_sdram_d0000000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_sdram_d0000000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_sdram_d0000000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_sdram_d0000000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_sdram_d0000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_sdram_d0000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sdram_d0000000, compatible, 0) \
	fn(DT_N_S_sdram_d0000000, compatible, 1)
#define DT_N_S_sdram_d0000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sdram_d0000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_sdram_d0000000, compatible, 1)
#define DT_N_S_sdram_d0000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sdram_d0000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_sdram_d0000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_sdram_d0000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sdram_d0000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_sdram_d0000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_sdram_d0000000_P_compatible_LEN 2
#define DT_N_S_sdram_d0000000_P_compatible_EXISTS 1
#define DT_N_S_sdram_d0000000_P_reg {3489660928 /* 0xd0000000 */, 16777216 /* 0x1000000 */}
#define DT_N_S_sdram_d0000000_P_reg_IDX_0 3489660928
#define DT_N_S_sdram_d0000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_sdram_d0000000_P_reg_IDX_1 16777216
#define DT_N_S_sdram_d0000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_sdram_d0000000_P_reg_EXISTS 1
#define DT_N_S_sdram_d0000000_P_wakeup_source 0
#define DT_N_S_sdram_d0000000_P_wakeup_source_EXISTS 1
#define DT_N_S_sdram_d0000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_sdram_d0000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr "RAM"
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_STRING_UNQUOTED RAM
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_STRING_TOKEN RAM
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_STRING_UPPER_TOKEN RAM
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_IDX_0 "RAM"
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_IDX_0_EXISTS 1
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_ENUM_IDX 0
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_ENUM_VAL_RAM_EXISTS 1
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_ENUM_TOKEN RAM
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_ENUM_UPPER_TOKEN RAM
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sdram_d0000000, zephyr_memory_attr, 0)
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sdram_d0000000, zephyr_memory_attr, 0)
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sdram_d0000000, zephyr_memory_attr, 0, __VA_ARGS__)
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sdram_d0000000, zephyr_memory_attr, 0, __VA_ARGS__)
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_LEN 1
#define DT_N_S_sdram_d0000000_P_zephyr_memory_attr_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58020000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_PATH "/soc/pin-controller@58020000/gpio@58020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FULL_NAME "gpio@58020000"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_ORD 110
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_ORD_STR_SORTABLE 00110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REQUIRES_ORDS \
	9, /* /soc/rcc@58024400 */ \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_EXISTS 1
#define DT_N_INST_0_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_NODELABEL_gpioa      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REG_IDX_0_VAL_ADDRESS 1476526080 /* 0x58020000 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg {1476526080 /* 0x58020000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_IDX_0 1476526080
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_b0_pj12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_PATH "/soc/pin-controller@58020000/ltdc_b0_pj12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_FULL_NAME "ltdc_b0_pj12"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_CHILD_IDX 69

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_ORD 111
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_ORD_STR_SORTABLE 00111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_EXISTS 1
#define DT_N_NODELABEL_ltdc_b0_pj12 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_pinmux 5006
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_b1_pj13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_PATH "/soc/pin-controller@58020000/ltdc_b1_pj13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_FULL_NAME "ltdc_b1_pj13"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_CHILD_IDX 70

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_ORD 112
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_ORD_STR_SORTABLE 00112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_EXISTS 1
#define DT_N_NODELABEL_ltdc_b1_pj13 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_pinmux 5038
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_b2_pj14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_PATH "/soc/pin-controller@58020000/ltdc_b2_pj14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_FULL_NAME "ltdc_b2_pj14"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_CHILD_IDX 71

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_ORD 113
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_ORD_STR_SORTABLE 00113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_EXISTS 1
#define DT_N_NODELABEL_ltdc_b2_pj14 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_pinmux 5070
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_b3_pj15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_PATH "/soc/pin-controller@58020000/ltdc_b3_pj15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_FULL_NAME "ltdc_b3_pj15"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_CHILD_IDX 72

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_ORD 114
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_ORD_STR_SORTABLE 00114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_EXISTS 1
#define DT_N_NODELABEL_ltdc_b3_pj15 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_pinmux 5102
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_b4_pk3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_PATH "/soc/pin-controller@58020000/ltdc_b4_pk3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_FULL_NAME "ltdc_b4_pk3"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_CHILD_IDX 76

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_ORD 115
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_ORD_STR_SORTABLE 00115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_EXISTS 1
#define DT_N_NODELABEL_ltdc_b4_pk3 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_pinmux 5230
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_b5_pk4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_PATH "/soc/pin-controller@58020000/ltdc_b5_pk4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_FULL_NAME "ltdc_b5_pk4"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_CHILD_IDX 77

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_ORD 116
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_ORD_STR_SORTABLE 00116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_EXISTS 1
#define DT_N_NODELABEL_ltdc_b5_pk4 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_pinmux 5262
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_b6_pk5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_PATH "/soc/pin-controller@58020000/ltdc_b6_pk5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_FULL_NAME "ltdc_b6_pk5"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_CHILD_IDX 78

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_ORD 117
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_ORD_STR_SORTABLE 00117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_EXISTS 1
#define DT_N_NODELABEL_ltdc_b6_pk5 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_pinmux 5294
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_b7_pk6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_PATH "/soc/pin-controller@58020000/ltdc_b7_pk6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_FULL_NAME "ltdc_b7_pk6"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_CHILD_IDX 79

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_ORD 118
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_ORD_STR_SORTABLE 00118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_EXISTS 1
#define DT_N_NODELABEL_ltdc_b7_pk6 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_pinmux 5326
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_clk_pi14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_PATH "/soc/pin-controller@58020000/ltdc_clk_pi14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_FULL_NAME "ltdc_clk_pi14"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_CHILD_IDX 55

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_ORD 119
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_ORD_STR_SORTABLE 00119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_EXISTS 1
#define DT_N_NODELABEL_ltdc_clk_pi14 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_pinmux 4558
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_de_pk7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_PATH "/soc/pin-controller@58020000/ltdc_de_pk7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_FULL_NAME "ltdc_de_pk7"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_CHILD_IDX 80

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_ORD 120
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_ORD_STR_SORTABLE 00120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_EXISTS 1
#define DT_N_NODELABEL_ltdc_de_pk7 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_pinmux 5358
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_g0_pj7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_PATH "/soc/pin-controller@58020000/ltdc_g0_pj7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_FULL_NAME "ltdc_g0_pj7"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_CHILD_IDX 64

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_ORD 121
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_ORD_STR_SORTABLE 00121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_EXISTS 1
#define DT_N_NODELABEL_ltdc_g0_pj7 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_pinmux 4846
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_g1_pj8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_PATH "/soc/pin-controller@58020000/ltdc_g1_pj8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_FULL_NAME "ltdc_g1_pj8"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_CHILD_IDX 65

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_ORD 122
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_ORD_STR_SORTABLE 00122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_EXISTS 1
#define DT_N_NODELABEL_ltdc_g1_pj8 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_pinmux 4878
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_g2_pj9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_PATH "/soc/pin-controller@58020000/ltdc_g2_pj9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_FULL_NAME "ltdc_g2_pj9"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_CHILD_IDX 66

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_ORD 123
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_ORD_STR_SORTABLE 00123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_EXISTS 1
#define DT_N_NODELABEL_ltdc_g2_pj9 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_pinmux 4910
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_g3_pj10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_PATH "/soc/pin-controller@58020000/ltdc_g3_pj10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_FULL_NAME "ltdc_g3_pj10"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_CHILD_IDX 67

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_ORD 124
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_ORD_STR_SORTABLE 00124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_EXISTS 1
#define DT_N_NODELABEL_ltdc_g3_pj10 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_pinmux 4942
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_g4_pj11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_PATH "/soc/pin-controller@58020000/ltdc_g4_pj11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_FULL_NAME "ltdc_g4_pj11"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_CHILD_IDX 68

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_ORD 125
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_ORD_STR_SORTABLE 00125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_EXISTS 1
#define DT_N_NODELABEL_ltdc_g4_pj11 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_pinmux 4974
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_g5_pk0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_PATH "/soc/pin-controller@58020000/ltdc_g5_pk0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_FULL_NAME "ltdc_g5_pk0"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_CHILD_IDX 73

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_ORD 126
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_ORD_STR_SORTABLE 00126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_EXISTS 1
#define DT_N_NODELABEL_ltdc_g5_pk0 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_pinmux 5134
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_g6_pk1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_PATH "/soc/pin-controller@58020000/ltdc_g6_pk1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_FULL_NAME "ltdc_g6_pk1"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_CHILD_IDX 74

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_ORD 127
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_ORD_STR_SORTABLE 00127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_EXISTS 1
#define DT_N_NODELABEL_ltdc_g6_pk1 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_pinmux 5166
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_g7_pk2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_PATH "/soc/pin-controller@58020000/ltdc_g7_pk2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_FULL_NAME "ltdc_g7_pk2"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_CHILD_IDX 75

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_ORD 128
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_ORD_STR_SORTABLE 00128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_EXISTS 1
#define DT_N_NODELABEL_ltdc_g7_pk2 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_pinmux 5198
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_hsync_pi12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_PATH "/soc/pin-controller@58020000/ltdc_hsync_pi12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_FULL_NAME "ltdc_hsync_pi12"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_CHILD_IDX 53

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_ORD 129
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_ORD_STR_SORTABLE 00129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_EXISTS 1
#define DT_N_NODELABEL_ltdc_hsync_pi12 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_pinmux 4494
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_r0_pi15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_PATH "/soc/pin-controller@58020000/ltdc_r0_pi15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_FULL_NAME "ltdc_r0_pi15"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_CHILD_IDX 56

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_ORD 130
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_ORD_STR_SORTABLE 00130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_EXISTS 1
#define DT_N_NODELABEL_ltdc_r0_pi15 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_pinmux 4590
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_r1_pj0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_PATH "/soc/pin-controller@58020000/ltdc_r1_pj0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_FULL_NAME "ltdc_r1_pj0"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_CHILD_IDX 57

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_ORD 131
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_ORD_STR_SORTABLE 00131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_EXISTS 1
#define DT_N_NODELABEL_ltdc_r1_pj0 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_pinmux 4622
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_r2_pj1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_PATH "/soc/pin-controller@58020000/ltdc_r2_pj1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_FULL_NAME "ltdc_r2_pj1"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_CHILD_IDX 58

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_ORD 132
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_ORD_STR_SORTABLE 00132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_EXISTS 1
#define DT_N_NODELABEL_ltdc_r2_pj1 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_pinmux 4654
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_r3_pj2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_PATH "/soc/pin-controller@58020000/ltdc_r3_pj2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_FULL_NAME "ltdc_r3_pj2"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_CHILD_IDX 59

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_ORD 133
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_ORD_STR_SORTABLE 00133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_EXISTS 1
#define DT_N_NODELABEL_ltdc_r3_pj2 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_pinmux 4686
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_r4_pj3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_PATH "/soc/pin-controller@58020000/ltdc_r4_pj3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_FULL_NAME "ltdc_r4_pj3"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_CHILD_IDX 60

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_ORD 134
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_ORD_STR_SORTABLE 00134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_EXISTS 1
#define DT_N_NODELABEL_ltdc_r4_pj3 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_pinmux 4718
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_r5_pj4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_PATH "/soc/pin-controller@58020000/ltdc_r5_pj4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_FULL_NAME "ltdc_r5_pj4"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_CHILD_IDX 61

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_ORD 135
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_ORD_STR_SORTABLE 00135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_EXISTS 1
#define DT_N_NODELABEL_ltdc_r5_pj4 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_pinmux 4750
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_r6_pj5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_PATH "/soc/pin-controller@58020000/ltdc_r6_pj5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_FULL_NAME "ltdc_r6_pj5"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_CHILD_IDX 62

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_ORD 136
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_ORD_STR_SORTABLE 00136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_EXISTS 1
#define DT_N_NODELABEL_ltdc_r6_pj5 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_pinmux 4782
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_r7_pj6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_PATH "/soc/pin-controller@58020000/ltdc_r7_pj6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_FULL_NAME "ltdc_r7_pj6"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_CHILD_IDX 63

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_ORD 137
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_ORD_STR_SORTABLE 00137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_EXISTS 1
#define DT_N_NODELABEL_ltdc_r7_pj6 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_pinmux 4814
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/ltdc_vsync_pi13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_PATH "/soc/pin-controller@58020000/ltdc_vsync_pi13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_FULL_NAME "ltdc_vsync_pi13"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_CHILD_IDX 54

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_ORD 138
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_ORD_STR_SORTABLE 00138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_SUPPORTS_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_EXISTS 1
#define DT_N_NODELABEL_ltdc_vsync_pi13 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_pinmux 4526
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/display-controller@50001000
 *
 * Node identifier: DT_N_S_soc_S_display_controller_50001000
 *
 * Binding (compatible = st,stm32-ltdc):
 *   $ZEPHYR_BASE\dts\bindings\display\st,stm32-ltdc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_display_controller_50001000_PATH "/soc/display-controller@50001000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_display_controller_50001000_FULL_NAME "display-controller@50001000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_display_controller_50001000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_display_controller_50001000_CHILD_IDX 62

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_display_controller_50001000_ORD 139
#define DT_N_S_soc_S_display_controller_50001000_ORD_STR_SORTABLE 00139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_display_controller_50001000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	109, /* /sdram@d0000000 */ \
	110, /* /soc/pin-controller@58020000/gpio@58020000 */ \
	111, /* /soc/pin-controller@58020000/ltdc_b0_pj12 */ \
	112, /* /soc/pin-controller@58020000/ltdc_b1_pj13 */ \
	113, /* /soc/pin-controller@58020000/ltdc_b2_pj14 */ \
	114, /* /soc/pin-controller@58020000/ltdc_b3_pj15 */ \
	115, /* /soc/pin-controller@58020000/ltdc_b4_pk3 */ \
	116, /* /soc/pin-controller@58020000/ltdc_b5_pk4 */ \
	117, /* /soc/pin-controller@58020000/ltdc_b6_pk5 */ \
	118, /* /soc/pin-controller@58020000/ltdc_b7_pk6 */ \
	119, /* /soc/pin-controller@58020000/ltdc_clk_pi14 */ \
	120, /* /soc/pin-controller@58020000/ltdc_de_pk7 */ \
	121, /* /soc/pin-controller@58020000/ltdc_g0_pj7 */ \
	122, /* /soc/pin-controller@58020000/ltdc_g1_pj8 */ \
	123, /* /soc/pin-controller@58020000/ltdc_g2_pj9 */ \
	124, /* /soc/pin-controller@58020000/ltdc_g3_pj10 */ \
	125, /* /soc/pin-controller@58020000/ltdc_g4_pj11 */ \
	126, /* /soc/pin-controller@58020000/ltdc_g5_pk0 */ \
	127, /* /soc/pin-controller@58020000/ltdc_g6_pk1 */ \
	128, /* /soc/pin-controller@58020000/ltdc_g7_pk2 */ \
	129, /* /soc/pin-controller@58020000/ltdc_hsync_pi12 */ \
	130, /* /soc/pin-controller@58020000/ltdc_r0_pi15 */ \
	131, /* /soc/pin-controller@58020000/ltdc_r1_pj0 */ \
	132, /* /soc/pin-controller@58020000/ltdc_r2_pj1 */ \
	133, /* /soc/pin-controller@58020000/ltdc_r3_pj2 */ \
	134, /* /soc/pin-controller@58020000/ltdc_r4_pj3 */ \
	135, /* /soc/pin-controller@58020000/ltdc_r5_pj4 */ \
	136, /* /soc/pin-controller@58020000/ltdc_r6_pj5 */ \
	137, /* /soc/pin-controller@58020000/ltdc_r7_pj6 */ \
	138, /* /soc/pin-controller@58020000/ltdc_vsync_pi13 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_display_controller_50001000_SUPPORTS_ORDS \
	140, /* /soc/display-controller@50001000/display-timings */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_display_controller_50001000_EXISTS 1
#define DT_N_INST_0_st_stm32_ltdc DT_N_S_soc_S_display_controller_50001000
#define DT_N_NODELABEL_ltdc       DT_N_S_soc_S_display_controller_50001000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_display_controller_50001000_REG_NUM 1
#define DT_N_S_soc_S_display_controller_50001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_REG_IDX_0_VAL_ADDRESS 1342181376 /* 0x50001000 */
#define DT_N_S_soc_S_display_controller_50001000_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_display_controller_50001000_RANGES_NUM 0
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NUM 2
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_VAL_irq 88
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_VAL_irq 89
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_VAL_irq DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_VAL_priority DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_er_VAL_irq DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_er_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_er_VAL_priority DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_er_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_COMPAT_MATCHES_st_stm32_ltdc 1
#define DT_N_S_soc_S_display_controller_50001000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_display_controller_50001000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_COMPAT_MODEL_IDX_0 "stm32-ltdc"
#define DT_N_S_soc_S_display_controller_50001000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NUM 1
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_11_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_12_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_13_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_14_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_15_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_16_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_17_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_18_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_19_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_20_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_21_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_22_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_23_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_24_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_25_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_26_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NAME_default_IDX_27_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13

/* Generic property macros: */
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_IDX_0_VAL_pin 2
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, disp_on_gpios, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, disp_on_gpios, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, disp_on_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, disp_on_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, bl_ctrl_gpios, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, bl_ctrl_gpios, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, bl_ctrl_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, bl_ctrl_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram DT_N_S_sdram_d0000000
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_IDX_0 DT_N_S_sdram_d0000000
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_IDX_0_PH DT_N_S_sdram_d0000000
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, ext_sdram, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, ext_sdram, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, ext_sdram, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, ext_sdram, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_IDX_0_VAL_bus 228
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, clocks, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, clocks, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts {88 /* 0x58 */, 0 /* 0x0 */, 89 /* 0x59 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_0 88
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_2 89
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_6 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_6_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_7 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_7_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_8 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_8_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_9 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_9_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_10 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_10_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_11 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_11_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_11_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_12 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_12_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_12_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_13 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_13_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_13_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_14 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_14_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_14_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_15 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_15_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_15_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_16 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_16_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_16_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_17 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_17_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_17_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_18 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_18_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_18_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_19 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_19_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_19_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_20 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_20_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_20_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_21 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_21_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_21_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_22 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_22_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_22_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_23 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_23_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_23_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_24 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_24_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_24_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_25 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_25_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_25_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_26 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_26_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_26_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_27 DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_27_PH DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_IDX_27_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 5) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 6) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 7) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 8) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 9) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 10) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 11) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 12) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 13) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 14) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 15) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 16) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 17) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 18) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 19) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 20) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 21) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 22) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 23) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 24) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 25) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 26) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 27)
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 23) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 24) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 25) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 26) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 27)
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 17, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 18, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 19, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 20, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 21, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 22, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 23, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 24, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 25, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 26, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 27, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_0, 27, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_LEN 28
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_def_back_color_red 255
#define DT_N_S_soc_S_display_controller_50001000_P_def_back_color_red_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_def_back_color_green 255
#define DT_N_S_soc_S_display_controller_50001000_P_def_back_color_green_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_def_back_color_blue 255
#define DT_N_S_soc_S_display_controller_50001000_P_def_back_color_blue_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pixel_format 16
#define DT_N_S_soc_S_display_controller_50001000_P_pixel_format_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_height 272
#define DT_N_S_soc_S_display_controller_50001000_P_height_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_width 480
#define DT_N_S_soc_S_display_controller_50001000_P_width_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_status "disabled"
#define DT_N_S_soc_S_display_controller_50001000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_display_controller_50001000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_display_controller_50001000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_display_controller_50001000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_display_controller_50001000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_display_controller_50001000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_display_controller_50001000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_display_controller_50001000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, status, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, status, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_status_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_status_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_compatible {"st,stm32-ltdc"}
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_IDX_0 "st,stm32-ltdc"
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-ltdc
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_IDX_0_STRING_TOKEN st_stm32_ltdc
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LTDC
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, compatible, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, compatible, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_reg {1342181376 /* 0x50001000 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_display_controller_50001000_P_reg_IDX_0 1342181376
#define DT_N_S_soc_S_display_controller_50001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_reg_IDX_1 512
#define DT_N_S_soc_S_display_controller_50001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names {"ltdc", "ltdc_er"}
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_0 "ltdc"
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_0_STRING_UNQUOTED ltdc
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_0_STRING_TOKEN ltdc
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN LTDC
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_1 "ltdc_er"
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_1_STRING_UNQUOTED ltdc_er
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_1_STRING_TOKEN ltdc_er
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN LTDC_ER
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 1)
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 1)
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_wakeup_source 0
#define DT_N_S_soc_S_display_controller_50001000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_display_controller_50001000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_names, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_names, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/display-controller@50001000/display-timings
 *
 * Node identifier: DT_N_S_soc_S_display_controller_50001000_S_display_timings
 *
 * Binding (compatible = zephyr,panel-timing):
 *   $ZEPHYR_BASE\dts\bindings\display\panel\panel-timing.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_PATH "/soc/display-controller@50001000/display-timings"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FULL_NAME "display-timings"

/* Node parent (/soc/display-controller@50001000) identifier: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_PARENT DT_N_S_soc_S_display_controller_50001000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_ORD 140
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_ORD_STR_SORTABLE 00140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_REQUIRES_ORDS \
	139, /* /soc/display-controller@50001000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_EXISTS 1
#define DT_N_INST_0_zephyr_panel_timing DT_N_S_soc_S_display_controller_50001000_S_display_timings

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_REG_NUM 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_RANGES_NUM 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_IRQ_NUM 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_COMPAT_MATCHES_zephyr_panel_timing 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_COMPAT_MODEL_IDX_0 "panel-timing"
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_len 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_len_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_len 10
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_len_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hback_porch 43
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hback_porch_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vback_porch 12
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vback_porch_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hfront_porch 8
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hfront_porch_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vfront_porch 4
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vfront_porch_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_active 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_active_ENUM_IDX 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_active_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_active_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_active 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_active_ENUM_IDX 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_active_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_active_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_de_active 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_de_active_ENUM_IDX 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_de_active_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_de_active_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_pixelclk_active 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_pixelclk_active_ENUM_IDX 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_pixelclk_active_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_pixelclk_active_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@52002000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_52002000
 *
 * Binding (compatible = st,stm32h7-flash-controller):
 *   $ZEPHYR_BASE\dts\bindings\flash_controller\st,stm32h7-flash-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_52002000_PATH "/soc/flash-controller@52002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_52002000_FULL_NAME "flash-controller@52002000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_52002000_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_52002000_ORD 141
#define DT_N_S_soc_S_flash_controller_52002000_ORD_STR_SORTABLE 00141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_52002000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_52002000_SUPPORTS_ORDS \
	142, /* /soc/flash-controller@52002000/flash@8000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_52002000_EXISTS 1
#define DT_N_INST_0_st_stm32h7_flash_controller DT_N_S_soc_S_flash_controller_52002000
#define DT_N_NODELABEL_flash                    DT_N_S_soc_S_flash_controller_52002000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_52002000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_REG_IDX_0_VAL_ADDRESS 1375739904 /* 0x52002000 */
#define DT_N_S_soc_S_flash_controller_52002000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_flash_controller_52002000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_MATCHES_st_stm32h7_flash_controller 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_MODEL_IDX_0 "stm32h7-flash-controller"
#define DT_N_S_soc_S_flash_controller_52002000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_52002000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_52002000_P_reg {1375739904 /* 0x52002000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_IDX_0 1375739904
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible {"st,stm32h7-flash-controller"}
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_0 "st,stm32h7-flash-controller"
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-flash-controller
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_flash_controller
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_FLASH_CONTROLLER
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_52002000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts {4 /* 0x4 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_IDX_0_VAL_bus 212
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_52002000, clocks, 0)
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000, clocks, 0)
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_LEN 1
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_52002000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_52002000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@52002000/flash@8000000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000
 *
 * Binding (compatible = st,stm32-nv-flash):
 *   $ZEPHYR_BASE\dts\bindings\mtd\st,stm32-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_PATH "/soc/flash-controller@52002000/flash@8000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FULL_NAME "flash@8000000"

/* Node parent (/soc/flash-controller@52002000) identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_PARENT DT_N_S_soc_S_flash_controller_52002000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_ORD 142
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_ORD_STR_SORTABLE 00142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REQUIRES_ORDS \
	141, /* /soc/flash-controller@52002000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_EXISTS 1
#define DT_N_INST_0_st_stm32_nv_flash DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000
#define DT_N_INST_0_soc_nv_flash      DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000
#define DT_N_NODELABEL_flash0         DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REG_IDX_0_VAL_ADDRESS 134217728 /* 0x8000000 */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REG_IDX_0_VAL_SIZE 2097152 /* 0x200000 */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_MATCHES_st_stm32_nv_flash 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_MODEL_IDX_0 "stm32-nv-flash"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_max_erase_time 3
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_max_erase_time_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_erase_block_size 8192
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_write_block_size 16
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible {"st,stm32-nv-flash", "soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_0 "st,stm32-nv-flash"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-nv-flash
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_0_STRING_TOKEN st_stm32_nv_flash
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_NV_FLASH
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_1 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_1_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_1_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_1_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 0) \
	fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 1)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 1)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_LEN 2
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg {134217728 /* 0x8000000 */, 2097152 /* 0x200000 */}
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_IDX_0 134217728
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_IDX_1 2097152
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a0_pf0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_PATH "/soc/pin-controller@58020000/fmc_a0_pf0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FULL_NAME "fmc_a0_pf0"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_CHILD_IDX 31

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_ORD 143
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_ORD_STR_SORTABLE 00143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_EXISTS 1
#define DT_N_NODELABEL_fmc_a0_pf0 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_pinmux 2572
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a10_pg0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_PATH "/soc/pin-controller@58020000/fmc_a10_pg0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FULL_NAME "fmc_a10_pg0"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_CHILD_IDX 42

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_ORD 144
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_ORD_STR_SORTABLE 00144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_EXISTS 1
#define DT_N_NODELABEL_fmc_a10_pg0 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_pinmux 3084
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a11_pg1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_PATH "/soc/pin-controller@58020000/fmc_a11_pg1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FULL_NAME "fmc_a11_pg1"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_CHILD_IDX 43

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_ORD 145
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_ORD_STR_SORTABLE 00145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_EXISTS 1
#define DT_N_NODELABEL_fmc_a11_pg1 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_pinmux 3116
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a14_pg4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_PATH "/soc/pin-controller@58020000/fmc_a14_pg4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FULL_NAME "fmc_a14_pg4"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_CHILD_IDX 44

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_ORD 146
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_ORD_STR_SORTABLE 00146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_EXISTS 1
#define DT_N_NODELABEL_fmc_a14_pg4 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_pinmux 3212
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a15_pg5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_PATH "/soc/pin-controller@58020000/fmc_a15_pg5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FULL_NAME "fmc_a15_pg5"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_CHILD_IDX 45

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_ORD 147
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_ORD_STR_SORTABLE 00147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_EXISTS 1
#define DT_N_NODELABEL_fmc_a15_pg5 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_pinmux 3244
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a1_pf1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_PATH "/soc/pin-controller@58020000/fmc_a1_pf1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FULL_NAME "fmc_a1_pf1"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_CHILD_IDX 32

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_ORD 148
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_ORD_STR_SORTABLE 00148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_EXISTS 1
#define DT_N_NODELABEL_fmc_a1_pf1 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_pinmux 2604
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a2_pf2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_PATH "/soc/pin-controller@58020000/fmc_a2_pf2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FULL_NAME "fmc_a2_pf2"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_CHILD_IDX 33

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_ORD 149
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_ORD_STR_SORTABLE 00149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_EXISTS 1
#define DT_N_NODELABEL_fmc_a2_pf2 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_pinmux 2636
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a3_pf3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_PATH "/soc/pin-controller@58020000/fmc_a3_pf3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FULL_NAME "fmc_a3_pf3"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_CHILD_IDX 34

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_ORD 150
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_ORD_STR_SORTABLE 00150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_EXISTS 1
#define DT_N_NODELABEL_fmc_a3_pf3 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_pinmux 2668
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a4_pf4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_PATH "/soc/pin-controller@58020000/fmc_a4_pf4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FULL_NAME "fmc_a4_pf4"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_CHILD_IDX 35

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_ORD 151
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_ORD_STR_SORTABLE 00151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_EXISTS 1
#define DT_N_NODELABEL_fmc_a4_pf4 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_pinmux 2700
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a5_pf5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_PATH "/soc/pin-controller@58020000/fmc_a5_pf5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FULL_NAME "fmc_a5_pf5"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_CHILD_IDX 36

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_ORD 152
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_ORD_STR_SORTABLE 00152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_EXISTS 1
#define DT_N_NODELABEL_fmc_a5_pf5 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_pinmux 2732
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a6_pf12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_PATH "/soc/pin-controller@58020000/fmc_a6_pf12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FULL_NAME "fmc_a6_pf12"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_CHILD_IDX 38

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_ORD 153
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_ORD_STR_SORTABLE 00153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_EXISTS 1
#define DT_N_NODELABEL_fmc_a6_pf12 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_pinmux 2956
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a7_pf13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_PATH "/soc/pin-controller@58020000/fmc_a7_pf13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FULL_NAME "fmc_a7_pf13"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_CHILD_IDX 39

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_ORD 154
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_ORD_STR_SORTABLE 00154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_EXISTS 1
#define DT_N_NODELABEL_fmc_a7_pf13 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_pinmux 2988
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a8_pf14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_PATH "/soc/pin-controller@58020000/fmc_a8_pf14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FULL_NAME "fmc_a8_pf14"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_CHILD_IDX 40

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_ORD 155
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_ORD_STR_SORTABLE 00155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_EXISTS 1
#define DT_N_NODELABEL_fmc_a8_pf14 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_pinmux 3020
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a9_pf15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_PATH "/soc/pin-controller@58020000/fmc_a9_pf15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FULL_NAME "fmc_a9_pf15"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_CHILD_IDX 41

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_ORD 156
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_ORD_STR_SORTABLE 00156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_EXISTS 1
#define DT_N_NODELABEL_fmc_a9_pf15 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_pinmux 3052
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d0_pd14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_PATH "/soc/pin-controller@58020000/fmc_d0_pd14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FULL_NAME "fmc_d0_pd14"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_ORD 157
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_ORD_STR_SORTABLE 00157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_EXISTS 1
#define DT_N_NODELABEL_fmc_d0_pd14 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_pinmux 1996
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d10_pe13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_PATH "/soc/pin-controller@58020000/fmc_d10_pe13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FULL_NAME "fmc_d10_pe13"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_CHILD_IDX 28

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_ORD 158
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_ORD_STR_SORTABLE 00158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_EXISTS 1
#define DT_N_NODELABEL_fmc_d10_pe13 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_pinmux 2476
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d11_pe14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_PATH "/soc/pin-controller@58020000/fmc_d11_pe14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FULL_NAME "fmc_d11_pe14"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_CHILD_IDX 29

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_ORD 159
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_ORD_STR_SORTABLE 00159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_EXISTS 1
#define DT_N_NODELABEL_fmc_d11_pe14 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_pinmux 2508
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d12_pe15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_PATH "/soc/pin-controller@58020000/fmc_d12_pe15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FULL_NAME "fmc_d12_pe15"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_CHILD_IDX 30

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_ORD 160
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_ORD_STR_SORTABLE 00160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_EXISTS 1
#define DT_N_NODELABEL_fmc_d12_pe15 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_pinmux 2540
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d13_pd8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_PATH "/soc/pin-controller@58020000/fmc_d13_pd8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FULL_NAME "fmc_d13_pd8"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_ORD 161
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_ORD_STR_SORTABLE 00161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_EXISTS 1
#define DT_N_NODELABEL_fmc_d13_pd8 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_pinmux 1804
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d14_pd9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_PATH "/soc/pin-controller@58020000/fmc_d14_pd9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FULL_NAME "fmc_d14_pd9"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_ORD 162
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_ORD_STR_SORTABLE 00162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_EXISTS 1
#define DT_N_NODELABEL_fmc_d14_pd9 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_pinmux 1836
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d15_pd10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_PATH "/soc/pin-controller@58020000/fmc_d15_pd10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FULL_NAME "fmc_d15_pd10"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_ORD 163
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_ORD_STR_SORTABLE 00163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_EXISTS 1
#define DT_N_NODELABEL_fmc_d15_pd10 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_pinmux 1868
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d1_pd15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_PATH "/soc/pin-controller@58020000/fmc_d1_pd15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FULL_NAME "fmc_d1_pd15"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_ORD 164
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_ORD_STR_SORTABLE 00164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_EXISTS 1
#define DT_N_NODELABEL_fmc_d1_pd15 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_pinmux 2028
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d2_pd0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_PATH "/soc/pin-controller@58020000/fmc_d2_pd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FULL_NAME "fmc_d2_pd0"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_ORD 165
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_ORD_STR_SORTABLE 00165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_EXISTS 1
#define DT_N_NODELABEL_fmc_d2_pd0 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_pinmux 1548
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d3_pd1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_PATH "/soc/pin-controller@58020000/fmc_d3_pd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FULL_NAME "fmc_d3_pd1"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_ORD 166
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_ORD_STR_SORTABLE 00166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_EXISTS 1
#define DT_N_NODELABEL_fmc_d3_pd1 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_pinmux 1580
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d4_pe7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_PATH "/soc/pin-controller@58020000/fmc_d4_pe7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FULL_NAME "fmc_d4_pe7"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_CHILD_IDX 22

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_ORD 167
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_ORD_STR_SORTABLE 00167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_EXISTS 1
#define DT_N_NODELABEL_fmc_d4_pe7 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_pinmux 2284
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d5_pe8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_PATH "/soc/pin-controller@58020000/fmc_d5_pe8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FULL_NAME "fmc_d5_pe8"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_CHILD_IDX 23

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_ORD 168
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_ORD_STR_SORTABLE 00168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_EXISTS 1
#define DT_N_NODELABEL_fmc_d5_pe8 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_pinmux 2316
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d6_pe9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_PATH "/soc/pin-controller@58020000/fmc_d6_pe9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FULL_NAME "fmc_d6_pe9"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_CHILD_IDX 24

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_ORD 169
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_ORD_STR_SORTABLE 00169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_EXISTS 1
#define DT_N_NODELABEL_fmc_d6_pe9 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_pinmux 2348
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d7_pe10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_PATH "/soc/pin-controller@58020000/fmc_d7_pe10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FULL_NAME "fmc_d7_pe10"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_CHILD_IDX 25

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_ORD 170
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_ORD_STR_SORTABLE 00170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_EXISTS 1
#define DT_N_NODELABEL_fmc_d7_pe10 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_pinmux 2380
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d8_pe11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_PATH "/soc/pin-controller@58020000/fmc_d8_pe11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FULL_NAME "fmc_d8_pe11"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_CHILD_IDX 26

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_ORD 171
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_ORD_STR_SORTABLE 00171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_EXISTS 1
#define DT_N_NODELABEL_fmc_d8_pe11 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_pinmux 2412
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d9_pe12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_PATH "/soc/pin-controller@58020000/fmc_d9_pe12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FULL_NAME "fmc_d9_pe12"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_CHILD_IDX 27

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_ORD 172
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_ORD_STR_SORTABLE 00172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_EXISTS 1
#define DT_N_NODELABEL_fmc_d9_pe12 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_pinmux 2444
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_nbl0_pe0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_PATH "/soc/pin-controller@58020000/fmc_nbl0_pe0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FULL_NAME "fmc_nbl0_pe0"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_ORD 173
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_ORD_STR_SORTABLE 00173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_EXISTS 1
#define DT_N_NODELABEL_fmc_nbl0_pe0 DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_pinmux 2060
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_nbl1_pe1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_PATH "/soc/pin-controller@58020000/fmc_nbl1_pe1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FULL_NAME "fmc_nbl1_pe1"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_ORD 174
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_ORD_STR_SORTABLE 00174

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_EXISTS 1
#define DT_N_NODELABEL_fmc_nbl1_pe1 DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_pinmux 2092
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_sdcke1_ph7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_PATH "/soc/pin-controller@58020000/fmc_sdcke1_ph7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_FULL_NAME "fmc_sdcke1_ph7"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_CHILD_IDX 50

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_ORD 175
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_ORD_STR_SORTABLE 00175

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_EXISTS 1
#define DT_N_NODELABEL_fmc_sdcke1_ph7 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_pinmux 3820
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_sdclk_pg8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_PATH "/soc/pin-controller@58020000/fmc_sdclk_pg8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FULL_NAME "fmc_sdclk_pg8"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_CHILD_IDX 46

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_ORD 176
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_ORD_STR_SORTABLE 00176

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_EXISTS 1
#define DT_N_NODELABEL_fmc_sdclk_pg8 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_pinmux 3340
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_sdncas_pg15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_PATH "/soc/pin-controller@58020000/fmc_sdncas_pg15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FULL_NAME "fmc_sdncas_pg15"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_CHILD_IDX 47

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_ORD 177
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_ORD_STR_SORTABLE 00177

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_EXISTS 1
#define DT_N_NODELABEL_fmc_sdncas_pg15 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_pinmux 3564
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_sdne1_ph6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_PATH "/soc/pin-controller@58020000/fmc_sdne1_ph6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_FULL_NAME "fmc_sdne1_ph6"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_CHILD_IDX 49

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_ORD 178
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_ORD_STR_SORTABLE 00178

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_EXISTS 1
#define DT_N_NODELABEL_fmc_sdne1_ph6 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_pinmux 3788
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_sdnras_pf11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_PATH "/soc/pin-controller@58020000/fmc_sdnras_pf11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FULL_NAME "fmc_sdnras_pf11"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_CHILD_IDX 37

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_ORD 179
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_ORD_STR_SORTABLE 00179

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_EXISTS 1
#define DT_N_NODELABEL_fmc_sdnras_pf11 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_pinmux 2924
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_sdnwe_ph5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_PATH "/soc/pin-controller@58020000/fmc_sdnwe_ph5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FULL_NAME "fmc_sdnwe_ph5"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_CHILD_IDX 48

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_ORD 180
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_ORD_STR_SORTABLE 00180

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_SUPPORTS_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_EXISTS 1
#define DT_N_NODELABEL_fmc_sdnwe_ph5 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_pinmux 3756
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@52004000
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_52004000
 *
 * Binding (compatible = st,stm32h7-fmc):
 *   $ZEPHYR_BASE\dts\bindings\memory-controllers\st,stm32h7-fmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_52004000_PATH "/soc/memory-controller@52004000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_52004000_FULL_NAME "memory-controller@52004000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_controller_52004000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_52004000_CHILD_IDX 58

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_52004000_ORD 181
#define DT_N_S_soc_S_memory_controller_52004000_ORD_STR_SORTABLE 00181

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_52004000_REQUIRES_ORDS \
	4, /* /soc */ \
	9, /* /soc/rcc@58024400 */ \
	143, /* /soc/pin-controller@58020000/fmc_a0_pf0 */ \
	144, /* /soc/pin-controller@58020000/fmc_a10_pg0 */ \
	145, /* /soc/pin-controller@58020000/fmc_a11_pg1 */ \
	146, /* /soc/pin-controller@58020000/fmc_a14_pg4 */ \
	147, /* /soc/pin-controller@58020000/fmc_a15_pg5 */ \
	148, /* /soc/pin-controller@58020000/fmc_a1_pf1 */ \
	149, /* /soc/pin-controller@58020000/fmc_a2_pf2 */ \
	150, /* /soc/pin-controller@58020000/fmc_a3_pf3 */ \
	151, /* /soc/pin-controller@58020000/fmc_a4_pf4 */ \
	152, /* /soc/pin-controller@58020000/fmc_a5_pf5 */ \
	153, /* /soc/pin-controller@58020000/fmc_a6_pf12 */ \
	154, /* /soc/pin-controller@58020000/fmc_a7_pf13 */ \
	155, /* /soc/pin-controller@58020000/fmc_a8_pf14 */ \
	156, /* /soc/pin-controller@58020000/fmc_a9_pf15 */ \
	157, /* /soc/pin-controller@58020000/fmc_d0_pd14 */ \
	158, /* /soc/pin-controller@58020000/fmc_d10_pe13 */ \
	159, /* /soc/pin-controller@58020000/fmc_d11_pe14 */ \
	160, /* /soc/pin-controller@58020000/fmc_d12_pe15 */ \
	161, /* /soc/pin-controller@58020000/fmc_d13_pd8 */ \
	162, /* /soc/pin-controller@58020000/fmc_d14_pd9 */ \
	163, /* /soc/pin-controller@58020000/fmc_d15_pd10 */ \
	164, /* /soc/pin-controller@58020000/fmc_d1_pd15 */ \
	165, /* /soc/pin-controller@58020000/fmc_d2_pd0 */ \
	166, /* /soc/pin-controller@58020000/fmc_d3_pd1 */ \
	167, /* /soc/pin-controller@58020000/fmc_d4_pe7 */ \
	168, /* /soc/pin-controller@58020000/fmc_d5_pe8 */ \
	169, /* /soc/pin-controller@58020000/fmc_d6_pe9 */ \
	170, /* /soc/pin-controller@58020000/fmc_d7_pe10 */ \
	171, /* /soc/pin-controller@58020000/fmc_d8_pe11 */ \
	172, /* /soc/pin-controller@58020000/fmc_d9_pe12 */ \
	173, /* /soc/pin-controller@58020000/fmc_nbl0_pe0 */ \
	174, /* /soc/pin-controller@58020000/fmc_nbl1_pe1 */ \
	175, /* /soc/pin-controller@58020000/fmc_sdcke1_ph7 */ \
	176, /* /soc/pin-controller@58020000/fmc_sdclk_pg8 */ \
	177, /* /soc/pin-controller@58020000/fmc_sdncas_pg15 */ \
	178, /* /soc/pin-controller@58020000/fmc_sdne1_ph6 */ \
	179, /* /soc/pin-controller@58020000/fmc_sdnras_pf11 */ \
	180, /* /soc/pin-controller@58020000/fmc_sdnwe_ph5 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_52004000_SUPPORTS_ORDS \
	182, /* /soc/memory-controller@52004000/sdram */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_52004000_EXISTS 1
#define DT_N_INST_0_st_stm32h7_fmc DT_N_S_soc_S_memory_controller_52004000
#define DT_N_NODELABEL_fmc         DT_N_S_soc_S_memory_controller_52004000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_52004000_REG_NUM 1
#define DT_N_S_soc_S_memory_controller_52004000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_REG_IDX_0_VAL_ADDRESS 1375748096 /* 0x52004000 */
#define DT_N_S_soc_S_memory_controller_52004000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_memory_controller_52004000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_52004000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_COMPAT_MATCHES_st_stm32h7_fmc 1
#define DT_N_S_soc_S_memory_controller_52004000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_memory_controller_52004000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_COMPAT_MODEL_IDX_0 "stm32h7-fmc"
#define DT_N_S_soc_S_memory_controller_52004000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NUM 1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_11_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_12_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_13_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_14_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_15_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_16_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_17_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_18_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_19_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_20_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_21_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_22_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_23_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_24_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_25_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_26_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_27_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_28_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_29_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_30_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_31_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_32_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_33_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_34_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_35_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_36_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_37_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap "disable"
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_STRING_UNQUOTED disable
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_STRING_TOKEN disable
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_STRING_UPPER_TOKEN DISABLE
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_IDX_0 "disable"
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_ENUM_IDX 0
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_ENUM_VAL_disable_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_ENUM_TOKEN disable
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_ENUM_UPPER_TOKEN DISABLE
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000, st_mem_swap, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000, st_mem_swap, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, st_mem_swap, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000, st_mem_swap, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_reg {1375748096 /* 0x52004000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_memory_controller_52004000_P_reg_IDX_0 1375748096
#define DT_N_S_soc_S_memory_controller_52004000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_memory_controller_52004000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_IDX_0_VAL_bus 212
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_IDX_0_VAL_bits 4096
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000, clocks, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000, clocks, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_6 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_6_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_7 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_7_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_8 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_8_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_9 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_9_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_10 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_10_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_11 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_11_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_11_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_12 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_12_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_12_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_13 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_13_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_13_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_14 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_14_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_14_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_15 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_15_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_15_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_16 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_16_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_16_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_17 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_17_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_17_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_18 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_18_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_18_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_19 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_19_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_19_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_20 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_20_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_20_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_21 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_21_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_21_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_22 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_22_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_22_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_23 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_23_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_23_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_24 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_24_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_24_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_25 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_25_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_25_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_26 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_26_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_26_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_27 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_27_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_27_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_28 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_28_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_28_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_29 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_29_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_29_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_30 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_30_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_30_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_31 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_31_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_31_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_32 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_32_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_32_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_33 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_33_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_33_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_34 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_34_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_34_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_35 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_35_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_35_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_36 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_36_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_36_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_37 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_37_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_37_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 5) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 6) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 7) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 8) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 9) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 10) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 11) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 12) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 13) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 14) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 15) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 16) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 17) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 18) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 19) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 20) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 21) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 22) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 23) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 24) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 25) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 26) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 27) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 28) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 29) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 30) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 31) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 32) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 33) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 34) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 35) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 36) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 37)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 23) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 24) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 25) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 26) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 27) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 28) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 29) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 30) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 31) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 32) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 33) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 34) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 35) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 36) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 37)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 17, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 18, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 19, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 20, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 21, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 22, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 23, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 24, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 25, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 26, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 27, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 28, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 29, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 30, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 31, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 32, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 33, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 34, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 35, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 36, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 37, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 33, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 34, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 35, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 36, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 37, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_LEN 38
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_names, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_names, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_status "disabled"
#define DT_N_S_soc_S_memory_controller_52004000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_memory_controller_52004000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_memory_controller_52004000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_controller_52004000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_memory_controller_52004000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_memory_controller_52004000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_memory_controller_52004000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_controller_52004000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000, status, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000, status, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_status_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible {"st,stm32h7-fmc"}
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_IDX_0 "st,stm32h7-fmc"
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-fmc
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_fmc
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_FMC
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000, compatible, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000, compatible, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_controller_52004000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_controller_52004000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@52004000/sdram
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_52004000_S_sdram
 *
 * Binding (compatible = st,stm32-fmc-sdram):
 *   $ZEPHYR_BASE\dts\bindings\memory-controllers\st,stm32-fmc-sdram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_PATH "/soc/memory-controller@52004000/sdram"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FULL_NAME "sdram"

/* Node parent (/soc/memory-controller@52004000) identifier: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_PARENT DT_N_S_soc_S_memory_controller_52004000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_ORD 182
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_ORD_STR_SORTABLE 00182

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_REQUIRES_ORDS \
	181, /* /soc/memory-controller@52004000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_SUPPORTS_ORDS \
	183, /* /soc/memory-controller@52004000/sdram/bank@1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_EXISTS 1
#define DT_N_INST_0_st_stm32_fmc_sdram DT_N_S_soc_S_memory_controller_52004000_S_sdram
#define DT_N_NODELABEL_sdram           DT_N_S_soc_S_memory_controller_52004000_S_sdram

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_REG_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_COMPAT_MATCHES_st_stm32_fmc_sdram 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_COMPAT_MODEL_IDX_0 "stm32-fmc-sdram"
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_power_up_delay 100
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_power_up_delay_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_num_auto_refresh 8
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_num_auto_refresh_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_mode_register 544
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_mode_register_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_refresh_rate 1539
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_refresh_rate_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status "okay"
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, status, 0)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, status, 0)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible {"st,stm32-fmc-sdram"}
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_IDX_0 "st,stm32-fmc-sdram"
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-fmc-sdram
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_IDX_0_STRING_TOKEN st_stm32_fmc_sdram
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_FMC_SDRAM
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, compatible, 0)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, compatible, 0)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_wakeup_source 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@52004000/sdram/bank@1
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_PATH "/soc/memory-controller@52004000/sdram/bank@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_FULL_NAME "bank@1"

/* Node parent (/soc/memory-controller@52004000/sdram) identifier: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_PARENT DT_N_S_soc_S_memory_controller_52004000_S_sdram

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_ORD 183
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_ORD_STR_SORTABLE 00183

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_REQUIRES_ORDS \
	182, /* /soc/memory-controller@52004000/sdram */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_REG_NUM 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_reg 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control {1 /* 0x1 */, 4 /* 0x4 */, 16 /* 0x10 */, 64 /* 0x40 */, 256 /* 0x100 */, 3072 /* 0xc00 */, 4096 /* 0x1000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_0 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_1 4
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_2 16
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_2_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_3 64
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_3_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_4 256
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_4_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_5 3072
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_5_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_6 4096
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_6_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_7 16384
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_IDX_7_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 0) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 1) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 2) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 3) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 4) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 5) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 6) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 7)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 7)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 7, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_control, 7, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_LEN 8
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_control_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing {2 /* 0x2 */, 7 /* 0x7 */, 4 /* 0x4 */, 7 /* 0x7 */, 2 /* 0x2 */, 2 /* 0x2 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_0 2
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_1 7
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_2 4
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_2_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_3 7
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_3_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_4 2
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_4_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_5 2
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_5_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_6 2
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_IDX_6_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 0) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 1) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 2) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 3) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 4) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 5) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 6)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 6)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 6, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, st_sdram_timing, 6, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_LEN 7
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1_P_st_sdram_timing_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/octospim_p1_clk_pf10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_PATH "/soc/pin-controller@58020000/octospim_p1_clk_pf10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_FULL_NAME "octospim_p1_clk_pf10"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_CHILD_IDX 87

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_ORD 184
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_ORD_STR_SORTABLE 00184

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_SUPPORTS_ORDS \
	195, /* /soc/octospi@52005000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_EXISTS 1
#define DT_N_NODELABEL_octospim_p1_clk_pf10 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_pinmux 2889
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/octospim_p1_dqs_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_PATH "/soc/pin-controller@58020000/octospim_p1_dqs_pc5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_FULL_NAME "octospim_p1_dqs_pc5"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_CHILD_IDX 84

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_ORD 185
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_ORD_STR_SORTABLE 00185

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_SUPPORTS_ORDS \
	195, /* /soc/octospi@52005000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_EXISTS 1
#define DT_N_NODELABEL_octospim_p1_dqs_pc5 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_pinmux 1194
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/octospim_p1_io2_pe2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_PATH "/soc/pin-controller@58020000/octospim_p1_io2_pe2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_FULL_NAME "octospim_p1_io2_pe2"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_CHILD_IDX 86

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_ORD 186
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_ORD_STR_SORTABLE 00186

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_SUPPORTS_ORDS \
	195, /* /soc/octospi@52005000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_EXISTS 1
#define DT_N_NODELABEL_octospim_p1_io2_pe2 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_pinmux 2121
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/octospim_p1_io3_pa1_c
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_PATH "/soc/pin-controller@58020000/octospim_p1_io3_pa1_c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_FULL_NAME "octospim_p1_io3_pa1_c"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_CHILD_IDX 81

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_ORD 187
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_ORD_STR_SORTABLE 00187

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_SUPPORTS_ORDS \
	195, /* /soc/octospi@52005000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_EXISTS 1
#define DT_N_NODELABEL_octospim_p1_io3_pa1_c DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_pinmux 41
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/octospim_p1_io4_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_PATH "/soc/pin-controller@58020000/octospim_p1_io4_pc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_FULL_NAME "octospim_p1_io4_pc1"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_CHILD_IDX 83

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_ORD 188
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_ORD_STR_SORTABLE 00188

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_SUPPORTS_ORDS \
	195, /* /soc/octospi@52005000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_EXISTS 1
#define DT_N_NODELABEL_octospim_p1_io4_pc1 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_pinmux 1066
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/octospim_p1_io5_ph3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_PATH "/soc/pin-controller@58020000/octospim_p1_io5_ph3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_FULL_NAME "octospim_p1_io5_ph3"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_CHILD_IDX 89

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_ORD 189
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_ORD_STR_SORTABLE 00189

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_SUPPORTS_ORDS \
	195, /* /soc/octospi@52005000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_EXISTS 1
#define DT_N_NODELABEL_octospim_p1_io5_ph3 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_pinmux 3689
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/octospim_p1_io6_pg9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_PATH "/soc/pin-controller@58020000/octospim_p1_io6_pg9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_FULL_NAME "octospim_p1_io6_pg9"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_CHILD_IDX 88

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_ORD 190
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_ORD_STR_SORTABLE 00190

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_SUPPORTS_ORDS \
	195, /* /soc/octospi@52005000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_EXISTS 1
#define DT_N_NODELABEL_octospim_p1_io6_pg9 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_pinmux 3369
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/octospim_p1_io7_pd7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_PATH "/soc/pin-controller@58020000/octospim_p1_io7_pd7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_FULL_NAME "octospim_p1_io7_pd7"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_CHILD_IDX 85

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_ORD 191
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_ORD_STR_SORTABLE 00191

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_SUPPORTS_ORDS \
	195, /* /soc/octospi@52005000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_EXISTS 1
#define DT_N_NODELABEL_octospim_p1_io7_pd7 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_pinmux 1770
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/octospim_p1_ncs_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_PATH "/soc/pin-controller@58020000/octospim_p1_ncs_pb6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_FULL_NAME "octospim_p1_ncs_pb6"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_CHILD_IDX 82

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_ORD 192
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_ORD_STR_SORTABLE 00192

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_SUPPORTS_ORDS \
	195, /* /soc/octospi@52005000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_EXISTS 1
#define DT_N_NODELABEL_octospim_p1_ncs_pb6 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_pinmux 714
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/octospim_p2_io0_pi9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_PATH "/soc/pin-controller@58020000/octospim_p2_io0_pi9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_FULL_NAME "octospim_p2_io0_pi9"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_CHILD_IDX 90

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_ORD 193
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_ORD_STR_SORTABLE 00193

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_SUPPORTS_ORDS \
	195, /* /soc/octospi@52005000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_EXISTS 1
#define DT_N_NODELABEL_octospim_p2_io0_pi9 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_pinmux 4387
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/octospim_p2_io1_pi10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_PATH "/soc/pin-controller@58020000/octospim_p2_io1_pi10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_FULL_NAME "octospim_p2_io1_pi10"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_CHILD_IDX 91

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_ORD 194
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_ORD_STR_SORTABLE 00194

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_REQUIRES_ORDS \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_SUPPORTS_ORDS \
	195, /* /soc/octospi@52005000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_EXISTS 1
#define DT_N_NODELABEL_octospim_p2_io1_pi10 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_pinmux 4419
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/octospi@52005000
 *
 * Node identifier: DT_N_S_soc_S_octospi_52005000
 *
 * Binding (compatible = st,stm32-ospi):
 *   $ZEPHYR_BASE\dts\bindings\ospi\st,stm32-ospi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_octospi_52005000_PATH "/soc/octospi@52005000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_octospi_52005000_FULL_NAME "octospi@52005000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_octospi_52005000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_octospi_52005000_CHILD_IDX 63

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_octospi_52005000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0)
#define DT_N_S_soc_S_octospi_52005000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0)
#define DT_N_S_soc_S_octospi_52005000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0)
#define DT_N_S_soc_S_octospi_52005000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0)
#define DT_N_S_soc_S_octospi_52005000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_octospi_52005000_ORD 195
#define DT_N_S_soc_S_octospi_52005000_ORD_STR_SORTABLE 00195

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_octospi_52005000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	184, /* /soc/pin-controller@58020000/octospim_p1_clk_pf10 */ \
	185, /* /soc/pin-controller@58020000/octospim_p1_dqs_pc5 */ \
	186, /* /soc/pin-controller@58020000/octospim_p1_io2_pe2 */ \
	187, /* /soc/pin-controller@58020000/octospim_p1_io3_pa1_c */ \
	188, /* /soc/pin-controller@58020000/octospim_p1_io4_pc1 */ \
	189, /* /soc/pin-controller@58020000/octospim_p1_io5_ph3 */ \
	190, /* /soc/pin-controller@58020000/octospim_p1_io6_pg9 */ \
	191, /* /soc/pin-controller@58020000/octospim_p1_io7_pd7 */ \
	192, /* /soc/pin-controller@58020000/octospim_p1_ncs_pb6 */ \
	193, /* /soc/pin-controller@58020000/octospim_p2_io0_pi9 */ \
	194, /* /soc/pin-controller@58020000/octospim_p2_io1_pi10 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_octospi_52005000_SUPPORTS_ORDS \
	196, /* /soc/octospi@52005000/ospi-nor-flash@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_octospi_52005000_EXISTS 1
#define DT_N_INST_0_st_stm32_ospi DT_N_S_soc_S_octospi_52005000
#define DT_N_NODELABEL_octospi1   DT_N_S_soc_S_octospi_52005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_octospi_52005000_REG_NUM 1
#define DT_N_S_soc_S_octospi_52005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_REG_IDX_0_VAL_ADDRESS 1375752192 /* 0x52005000 */
#define DT_N_S_soc_S_octospi_52005000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_octospi_52005000_RANGES_NUM 0
#define DT_N_S_soc_S_octospi_52005000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_octospi_52005000_IRQ_NUM 1
#define DT_N_S_soc_S_octospi_52005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_IRQ_IDX_0_VAL_irq 92
#define DT_N_S_soc_S_octospi_52005000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_octospi_52005000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_COMPAT_MATCHES_st_stm32_ospi 1
#define DT_N_S_soc_S_octospi_52005000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_octospi_52005000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_COMPAT_MODEL_IDX_0 "stm32-ospi"
#define DT_N_S_soc_S_octospi_52005000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NUM 1
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7
#define DT_N_S_soc_S_octospi_52005000_PINCTRL_NAME_default_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5

/* Generic property macros: */
#define DT_N_S_soc_S_octospi_52005000_P_reg {1375752192 /* 0x52005000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_octospi_52005000_P_reg_IDX_0 1375752192
#define DT_N_S_soc_S_octospi_52005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_octospi_52005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_interrupts {92 /* 0x5c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_octospi_52005000_P_interrupts_IDX_0 92
#define DT_N_S_soc_S_octospi_52005000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_octospi_52005000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_6 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_6_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_7 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_7_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_8 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_8_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_9 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_9_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_10 DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_IDX_10_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 5) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 6) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 7) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 8) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 9) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 10)
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 10)
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 10, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, pinctrl_0, 10, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_LEN 11
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_52005000, pinctrl_names, 0)
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000, pinctrl_names, 0)
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_octospi_52005000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clock_names {"ospix", "ospi-ker"}
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_IDX_0 "ospix"
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_IDX_0_STRING_UNQUOTED ospix
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_IDX_0_STRING_TOKEN ospix
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_IDX_0_STRING_UPPER_TOKEN OSPIX
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_IDX_1 "ospi-ker"
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_IDX_1_STRING_UNQUOTED ospi-ker
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_IDX_1_STRING_TOKEN ospi_ker
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_IDX_1_STRING_UPPER_TOKEN OSPI_KER
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_52005000, clock_names, 0) \
	fn(DT_N_S_soc_S_octospi_52005000, clock_names, 1)
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, clock_names, 1)
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_LEN 2
#define DT_N_S_soc_S_octospi_52005000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_dlyb_bypass 0
#define DT_N_S_soc_S_octospi_52005000_P_dlyb_bypass_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_ssht_enable 0
#define DT_N_S_soc_S_octospi_52005000_P_ssht_enable_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_status "okay"
#define DT_N_S_soc_S_octospi_52005000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_octospi_52005000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_octospi_52005000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_octospi_52005000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_octospi_52005000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_octospi_52005000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_octospi_52005000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_octospi_52005000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_52005000, status, 0)
#define DT_N_S_soc_S_octospi_52005000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000, status, 0)
#define DT_N_S_soc_S_octospi_52005000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_P_status_LEN 1
#define DT_N_S_soc_S_octospi_52005000_P_status_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_compatible {"st,stm32-ospi"}
#define DT_N_S_soc_S_octospi_52005000_P_compatible_IDX_0 "st,stm32-ospi"
#define DT_N_S_soc_S_octospi_52005000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-ospi
#define DT_N_S_soc_S_octospi_52005000_P_compatible_IDX_0_STRING_TOKEN st_stm32_ospi
#define DT_N_S_soc_S_octospi_52005000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_OSPI
#define DT_N_S_soc_S_octospi_52005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_52005000, compatible, 0)
#define DT_N_S_soc_S_octospi_52005000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000, compatible, 0)
#define DT_N_S_soc_S_octospi_52005000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_P_compatible_LEN 1
#define DT_N_S_soc_S_octospi_52005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_0_VAL_bus 212
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_0_VAL_bits 16384
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_0_NAME "ospix"
#define DT_N_S_soc_S_octospi_52005000_P_clocks_NAME_ospix_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_octospi_52005000_P_clocks_NAME_ospix_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_NAME_ospix_VAL_bus DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_octospi_52005000_P_clocks_NAME_ospix_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_NAME_ospix_VAL_bits DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_octospi_52005000_P_clocks_NAME_ospix_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_1_VAL_bus 2
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_1_VAL_bits 91212
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_1_NAME "ospi-ker"
#define DT_N_S_soc_S_octospi_52005000_P_clocks_NAME_ospi_ker_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_octospi_52005000_P_clocks_NAME_ospi_ker_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_NAME_ospi_ker_VAL_bus DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_octospi_52005000_P_clocks_NAME_ospi_ker_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_NAME_ospi_ker_VAL_bits DT_N_S_soc_S_octospi_52005000_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_octospi_52005000_P_clocks_NAME_ospi_ker_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_52005000, clocks, 0) \
	fn(DT_N_S_soc_S_octospi_52005000, clocks, 1)
#define DT_N_S_soc_S_octospi_52005000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, clocks, 1)
#define DT_N_S_soc_S_octospi_52005000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_P_clocks_LEN 2
#define DT_N_S_soc_S_octospi_52005000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_wakeup_source 0
#define DT_N_S_soc_S_octospi_52005000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_octospi_52005000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/octospi@52005000/ospi-nor-flash@0
 *
 * Node identifier: DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0
 *
 * Binding (compatible = st,stm32-ospi-nor):
 *   $ZEPHYR_BASE\dts\bindings\flash_controller\st,stm32-ospi-nor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_PATH "/soc/octospi@52005000/ospi-nor-flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_FULL_NAME "ospi-nor-flash@0"

/* Node parent (/soc/octospi@52005000) identifier: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_PARENT DT_N_S_soc_S_octospi_52005000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_ORD 196
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_ORD_STR_SORTABLE 00196

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_REQUIRES_ORDS \
	195, /* /soc/octospi@52005000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_SUPPORTS_ORDS \
	197, /* /soc/octospi@52005000/ospi-nor-flash@0/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_EXISTS 1
#define DT_N_ALIAS_spi_flash0         DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0
#define DT_N_INST_0_st_stm32_ospi_nor DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0
#define DT_N_NODELABEL_mx25lm51245    DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0

/* Bus info (controller: '/soc/octospi@52005000', type: '['ospi']') */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_BUS_ospi 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_BUS DT_N_S_soc_S_octospi_52005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_REG_NUM 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_COMPAT_MATCHES_st_stm32_ospi_nor 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_COMPAT_MODEL_IDX_0 "stm32-ospi-nor"
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_ospi_max_frequency 50000000
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_ospi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_size 536870912
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_size_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_spi_bus_width 8
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_spi_bus_width_ENUM_IDX 3
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_spi_bus_width_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_spi_bus_width_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_data_rate 2
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_data_rate_ENUM_IDX 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_data_rate_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_data_rate_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_four_byte_opcodes 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_four_byte_opcodes_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status "okay"
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, status, 0)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, status, 0)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_LEN 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_status_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_compatible {"st,stm32-ospi-nor"}
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_compatible_IDX_0 "st,stm32-ospi-nor"
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-ospi-nor
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_compatible_IDX_0_STRING_TOKEN st_stm32_ospi_nor
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_OSPI_NOR
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, compatible, 0)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, compatible, 0)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp {83 /* 0x53 */, 70 /* 0x46 */, 68 /* 0x44 */, 80 /* 0x50 */, 6 /* 0x6 */, 1 /* 0x1 */, 2 /* 0x2 */, 255 /* 0xff */, 0 /* 0x0 */, 6 /* 0x6 */, 1 /* 0x1 */, 16 /* 0x10 */, 48 /* 0x30 */, 0 /* 0x0 */, 0 /* 0x0 */, 255 /* 0xff */, 194 /* 0xc2 */, 0 /* 0x0 */, 1 /* 0x1 */, 4 /* 0x4 */, 16 /* 0x10 */, 1 /* 0x1 */, 0 /* 0x0 */, 255 /* 0xff */, 132 /* 0x84 */, 0 /* 0x0 */, 1 /* 0x1 */, 2 /* 0x2 */, 192 /* 0xc0 */, 0 /* 0x0 */, 0 /* 0x0 */, 255 /* 0xff */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_0 83
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_1 70
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_1_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_2 68
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_2_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_3 80
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_3_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_4 6
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_4_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_5 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_5_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_6 2
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_6_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_7 255
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_7_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_8 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_8_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_9 6
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_9_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_10 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_10_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_11 16
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_11_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_12 48
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_12_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_13 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_13_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_14 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_14_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_15 255
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_15_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_16 194
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_16_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_17 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_17_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_18 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_18_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_19 4
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_19_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_20 16
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_20_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_21 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_21_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_22 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_22_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_23 255
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_23_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_24 132
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_24_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_25 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_25_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_26 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_26_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_27 2
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_27_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_28 192
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_28_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_29 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_29_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_30 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_30_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_31 255
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_31_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_32 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_32_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_33 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_33_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_34 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_34_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_35 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_IDX_35_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 0) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 1) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 2) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 3) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 4) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 5) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 6) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 7) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 8) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 9) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 10) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 11) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 12) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 13) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 14) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 15) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 16) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 17) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 18) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 19) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 20) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 21) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 22) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 23) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 24) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 25) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 26) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 27) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 28) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 29) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 30) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 31) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 32) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 33) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 34) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 35)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 23) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 24) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 25) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 26) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 27) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 28) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 29) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 30) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 31) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 32) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 33) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 34) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 35)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 17, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 18, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 19, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 20, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 21, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 22, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 23, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 24, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 25, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 26, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 27, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 28, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 29, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 30, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 31, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 32, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 33, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 34, __VA_ARGS__) \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 35, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 33, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 34, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, sfdp_bfp, 35, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_LEN 36
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_P_sfdp_bfp_EXISTS 1

/*
 * Devicetree node: /soc/octospi@52005000/ospi-nor-flash@0/partitions
 *
 * Node identifier: DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE\dts\bindings\mtd\fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_PATH "/soc/octospi@52005000/ospi-nor-flash@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_FULL_NAME "partitions"

/* Node parent (/soc/octospi@52005000/ospi-nor-flash@0) identifier: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_PARENT DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_ORD 197
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_ORD_STR_SORTABLE 00197

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_REQUIRES_ORDS \
	196, /* /soc/octospi@52005000/ospi-nor-flash@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_SUPPORTS_ORDS \
	198, /* /soc/octospi@52005000/ospi-nor-flash@0/partitions/partition@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/octospi@52005000/ospi-nor-flash@0/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_PATH "/soc/octospi@52005000/ospi-nor-flash@0/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_FULL_NAME "partition@0"

/* Node parent (/soc/octospi@52005000/ospi-nor-flash@0/partitions) identifier: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_ORD 198
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_ORD_STR_SORTABLE 00198

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_REQUIRES_ORDS \
	197, /* /soc/octospi@52005000/ospi-nor-flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 4194304 /* 0x400000 */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_label "nor"
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_label_STRING_UNQUOTED nor
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_label_STRING_TOKEN nor
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN NOR
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_label_IDX_0 "nor"
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 4194304 /* 0x400000 */}
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_reg_IDX_1 4194304
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58020400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_PATH "/soc/pin-controller@58020000/gpio@58020400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FULL_NAME "gpio@58020400"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_ORD 199
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_ORD_STR_SORTABLE 00199

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REQUIRES_ORDS \
	9, /* /soc/rcc@58024400 */ \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_EXISTS 1
#define DT_N_INST_1_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_NODELABEL_gpiob      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REG_IDX_0_VAL_ADDRESS 1476527104 /* 0x58020400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg {1476527104 /* 0x58020400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_IDX_0 1476527104
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58020C00
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_PATH "/soc/pin-controller@58020000/gpio@58020C00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FULL_NAME "gpio@58020C00"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_ORD 200
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_ORD_STR_SORTABLE 00200

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REQUIRES_ORDS \
	9, /* /soc/rcc@58024400 */ \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_EXISTS 1
#define DT_N_INST_3_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
#define DT_N_NODELABEL_gpiod      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REG_IDX_0_VAL_ADDRESS 1476529152 /* 0x58020c00 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg {1476529152 /* 0x58020c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_IDX_0 1476529152
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58021000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_PATH "/soc/pin-controller@58020000/gpio@58021000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FULL_NAME "gpio@58021000"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_ORD 201
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_ORD_STR_SORTABLE 00201

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REQUIRES_ORDS \
	9, /* /soc/rcc@58024400 */ \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_EXISTS 1
#define DT_N_INST_4_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000
#define DT_N_NODELABEL_gpioe      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REG_IDX_0_VAL_ADDRESS 1476530176 /* 0x58021000 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg {1476530176 /* 0x58021000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_IDX_0 1476530176
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58021400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_PATH "/soc/pin-controller@58020000/gpio@58021400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FULL_NAME "gpio@58021400"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_ORD 202
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_ORD_STR_SORTABLE 00202

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REQUIRES_ORDS \
	9, /* /soc/rcc@58024400 */ \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_EXISTS 1
#define DT_N_INST_5_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400
#define DT_N_NODELABEL_gpiof      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REG_IDX_0_VAL_ADDRESS 1476531200 /* 0x58021400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg {1476531200 /* 0x58021400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_IDX_0 1476531200
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58022400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_PATH "/soc/pin-controller@58020000/gpio@58022400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FULL_NAME "gpio@58022400"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_ORD 203
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_ORD_STR_SORTABLE 00203

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REQUIRES_ORDS \
	9, /* /soc/rcc@58024400 */ \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_EXISTS 1
#define DT_N_INST_9_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_NODELABEL_gpioj      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REG_IDX_0_VAL_ADDRESS 1476535296 /* 0x58022400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg {1476535296 /* 0x58022400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_IDX_0 1476535296
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_VAL_bits 512
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58022800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_PATH "/soc/pin-controller@58020000/gpio@58022800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FULL_NAME "gpio@58022800"

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_ORD 204
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_ORD_STR_SORTABLE 00204

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REQUIRES_ORDS \
	9, /* /soc/rcc@58024400 */ \
	12, /* /soc/pin-controller@58020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_EXISTS 1
#define DT_N_INST_10_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
#define DT_N_NODELABEL_gpiok       DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REG_IDX_0_VAL_ADDRESS 1476536320 /* 0x58022800 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg {1476536320 /* 0x58022800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_IDX_0 1476536320
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_VAL_bits 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000000_PATH "/soc/timers@40000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000000_FULL_NAME "timers@40000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000000_CHILD_IDX 31

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm) fn(DT_N_S_soc_S_timers_40000000_S_counter)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000_S_counter)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_ORD 205
#define DT_N_S_soc_S_timers_40000000_ORD_STR_SORTABLE 00205

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_SUPPORTS_ORDS \
	206, /* /soc/timers@40000000/counter */ \
	207, /* /soc/timers@40000000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_EXISTS 1
#define DT_N_INST_1_st_stm32_timers DT_N_S_soc_S_timers_40000000
#define DT_N_NODELABEL_timers2      DT_N_S_soc_S_timers_40000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000000_REG_NUM 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_ADDRESS 1073741824 /* 0x40000000 */
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40000000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_P_reg {1073741824 /* 0x40000000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_0 1073741824
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, clocks, 0)
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, clocks, 0)
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_VAL_id 4608
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, resets, 0)
#define DT_N_S_soc_S_timers_40000000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, resets, 0)
#define DT_N_S_soc_S_timers_40000000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40000000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, status, 0)
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, status, 0)
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts {28 /* 0x1c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000000_S_counter_PATH "/soc/timers@40000000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000000_S_counter_FULL_NAME "counter"

/* Node parent (/soc/timers@40000000) identifier: */
#define DT_N_S_soc_S_timers_40000000_S_counter_PARENT DT_N_S_soc_S_timers_40000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000000_S_counter_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_S_counter_ORD 206
#define DT_N_S_soc_S_timers_40000000_S_counter_ORD_STR_SORTABLE 00206

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_S_counter_REQUIRES_ORDS \
	205, /* /soc/timers@40000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_S_counter_EXISTS 1
#define DT_N_INST_0_st_stm32_counter DT_N_S_soc_S_timers_40000000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40000000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PATH "/soc/timers@40000000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40000000) identifier: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PARENT DT_N_S_soc_S_timers_40000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_ORD 207
#define DT_N_S_soc_S_timers_40000000_S_pwm_ORD_STR_SORTABLE 00207

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REQUIRES_ORDS \
	205, /* /soc/timers@40000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_EXISTS 1
#define DT_N_INST_1_st_stm32_pwm DT_N_S_soc_S_timers_40000000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40000000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000400_PATH "/soc/timers@40000400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000400_FULL_NAME "timers@40000400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000400_CHILD_IDX 32

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm) fn(DT_N_S_soc_S_timers_40000400_S_counter)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400_S_counter)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_ORD 208
#define DT_N_S_soc_S_timers_40000400_ORD_STR_SORTABLE 00208

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_SUPPORTS_ORDS \
	209, /* /soc/timers@40000400/counter */ \
	210, /* /soc/timers@40000400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_EXISTS 1
#define DT_N_INST_2_st_stm32_timers DT_N_S_soc_S_timers_40000400
#define DT_N_NODELABEL_timers3      DT_N_S_soc_S_timers_40000400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000400_REG_NUM 1
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_VAL_ADDRESS 1073742848 /* 0x40000400 */
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq 29
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40000400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_P_reg {1073742848 /* 0x40000400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_0 1073742848
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, clocks, 0)
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, clocks, 0)
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_VAL_id 4609
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, resets, 0)
#define DT_N_S_soc_S_timers_40000400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, resets, 0)
#define DT_N_S_soc_S_timers_40000400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_st_countermode 0
#define DT_N_S_soc_S_timers_40000400_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status "disabled"
#define DT_N_S_soc_S_timers_40000400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, status, 0)
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, status, 0)
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts {29 /* 0x1d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_0 29
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000400_S_counter_PATH "/soc/timers@40000400/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000400_S_counter_FULL_NAME "counter"

/* Node parent (/soc/timers@40000400) identifier: */
#define DT_N_S_soc_S_timers_40000400_S_counter_PARENT DT_N_S_soc_S_timers_40000400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000400_S_counter_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_S_counter_ORD 209
#define DT_N_S_soc_S_timers_40000400_S_counter_ORD_STR_SORTABLE 00209

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_S_counter_REQUIRES_ORDS \
	208, /* /soc/timers@40000400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_S_counter_EXISTS 1
#define DT_N_INST_1_st_stm32_counter DT_N_S_soc_S_timers_40000400_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000400_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000400_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40000400_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000400_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000400_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000400_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PATH "/soc/timers@40000400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40000400) identifier: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PARENT DT_N_S_soc_S_timers_40000400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_ORD 210
#define DT_N_S_soc_S_timers_40000400_S_pwm_ORD_STR_SORTABLE 00210

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_REQUIRES_ORDS \
	208, /* /soc/timers@40000400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_EXISTS 1
#define DT_N_INST_2_st_stm32_pwm DT_N_S_soc_S_timers_40000400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40000400_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000800_PATH "/soc/timers@40000800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000800_FULL_NAME "timers@40000800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000800_CHILD_IDX 33

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm) fn(DT_N_S_soc_S_timers_40000800_S_counter)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800_S_counter)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_ORD 211
#define DT_N_S_soc_S_timers_40000800_ORD_STR_SORTABLE 00211

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_SUPPORTS_ORDS \
	212, /* /soc/timers@40000800/counter */ \
	213, /* /soc/timers@40000800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_EXISTS 1
#define DT_N_INST_3_st_stm32_timers DT_N_S_soc_S_timers_40000800
#define DT_N_NODELABEL_timers4      DT_N_S_soc_S_timers_40000800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000800_REG_NUM 1
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_VAL_ADDRESS 1073743872 /* 0x40000800 */
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000800_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq 30
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40000800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_P_reg {1073743872 /* 0x40000800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_0 1073743872
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, clocks, 0)
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, clocks, 0)
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_VAL_id 4610
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, resets, 0)
#define DT_N_S_soc_S_timers_40000800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, resets, 0)
#define DT_N_S_soc_S_timers_40000800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000800_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_st_countermode 0
#define DT_N_S_soc_S_timers_40000800_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status "disabled"
#define DT_N_S_soc_S_timers_40000800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, status, 0)
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, status, 0)
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts {30 /* 0x1e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_0 30
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000800_S_counter_PATH "/soc/timers@40000800/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000800_S_counter_FULL_NAME "counter"

/* Node parent (/soc/timers@40000800) identifier: */
#define DT_N_S_soc_S_timers_40000800_S_counter_PARENT DT_N_S_soc_S_timers_40000800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000800_S_counter_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_S_counter_ORD 212
#define DT_N_S_soc_S_timers_40000800_S_counter_ORD_STR_SORTABLE 00212

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_S_counter_REQUIRES_ORDS \
	211, /* /soc/timers@40000800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_S_counter_EXISTS 1
#define DT_N_INST_2_st_stm32_counter DT_N_S_soc_S_timers_40000800_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000800_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000800_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40000800_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000800_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000800_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000800_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PATH "/soc/timers@40000800/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40000800) identifier: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PARENT DT_N_S_soc_S_timers_40000800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_ORD 213
#define DT_N_S_soc_S_timers_40000800_S_pwm_ORD_STR_SORTABLE 00213

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_REQUIRES_ORDS \
	211, /* /soc/timers@40000800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_EXISTS 1
#define DT_N_INST_3_st_stm32_pwm DT_N_S_soc_S_timers_40000800_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40000800_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000c00_PATH "/soc/timers@40000c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000c00_FULL_NAME "timers@40000c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000c00_CHILD_IDX 34

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm) fn(DT_N_S_soc_S_timers_40000c00_S_counter)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00_S_counter)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_ORD 214
#define DT_N_S_soc_S_timers_40000c00_ORD_STR_SORTABLE 00214

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_SUPPORTS_ORDS \
	215, /* /soc/timers@40000c00/counter */ \
	216, /* /soc/timers@40000c00/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_EXISTS 1
#define DT_N_INST_4_st_stm32_timers DT_N_S_soc_S_timers_40000c00
#define DT_N_NODELABEL_timers5      DT_N_S_soc_S_timers_40000c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_VAL_ADDRESS 1073744896 /* 0x40000c00 */
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000c00_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000c00_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40000c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_P_reg {1073744896 /* 0x40000c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_0 1073744896
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_VAL_id 4611
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, resets, 0)
#define DT_N_S_soc_S_timers_40000c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, resets, 0)
#define DT_N_S_soc_S_timers_40000c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000c00_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_st_countermode 0
#define DT_N_S_soc_S_timers_40000c00_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, status, 0)
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, status, 0)
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts {50 /* 0x32 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_PATH "/soc/timers@40000c00/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_FULL_NAME "counter"

/* Node parent (/soc/timers@40000c00) identifier: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_PARENT DT_N_S_soc_S_timers_40000c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_ORD 215
#define DT_N_S_soc_S_timers_40000c00_S_counter_ORD_STR_SORTABLE 00215

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_REQUIRES_ORDS \
	214, /* /soc/timers@40000c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_EXISTS 1
#define DT_N_INST_3_st_stm32_counter DT_N_S_soc_S_timers_40000c00_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40000c00_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PATH "/soc/timers@40000c00/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40000c00) identifier: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PARENT DT_N_S_soc_S_timers_40000c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_ORD 216
#define DT_N_S_soc_S_timers_40000c00_S_pwm_ORD_STR_SORTABLE 00216

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_REQUIRES_ORDS \
	214, /* /soc/timers@40000c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_EXISTS 1
#define DT_N_INST_4_st_stm32_pwm DT_N_S_soc_S_timers_40000c00_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001000
 *
 * Node identifier: DT_N_S_soc_S_timers_40001000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001000_PATH "/soc/timers@40001000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001000_FULL_NAME "timers@40001000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001000_CHILD_IDX 35

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001000_S_counter)
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000_S_counter)
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001000_ORD 217
#define DT_N_S_soc_S_timers_40001000_ORD_STR_SORTABLE 00217

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001000_SUPPORTS_ORDS \
	218, /* /soc/timers@40001000/counter */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001000_EXISTS 1
#define DT_N_INST_5_st_stm32_timers DT_N_S_soc_S_timers_40001000
#define DT_N_NODELABEL_timers6      DT_N_S_soc_S_timers_40001000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001000_REG_NUM 1
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_VAL_ADDRESS 1073745920 /* 0x40001000 */
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq 54
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40001000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001000_P_reg {1073745920 /* 0x40001000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_0 1073745920
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, clocks, 0)
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, clocks, 0)
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_VAL_id 4612
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, resets, 0)
#define DT_N_S_soc_S_timers_40001000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, resets, 0)
#define DT_N_S_soc_S_timers_40001000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40001000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40001000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status "disabled"
#define DT_N_S_soc_S_timers_40001000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, status, 0)
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, status, 0)
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts {54 /* 0x36 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_0 54
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001000/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40001000_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001000_S_counter_PATH "/soc/timers@40001000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001000_S_counter_FULL_NAME "counter"

/* Node parent (/soc/timers@40001000) identifier: */
#define DT_N_S_soc_S_timers_40001000_S_counter_PARENT DT_N_S_soc_S_timers_40001000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001000_S_counter_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001000_S_counter_ORD 218
#define DT_N_S_soc_S_timers_40001000_S_counter_ORD_STR_SORTABLE 00218

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001000_S_counter_REQUIRES_ORDS \
	217, /* /soc/timers@40001000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001000_S_counter_EXISTS 1
#define DT_N_INST_4_st_stm32_counter DT_N_S_soc_S_timers_40001000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40001000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001400
 *
 * Node identifier: DT_N_S_soc_S_timers_40001400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001400_PATH "/soc/timers@40001400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001400_FULL_NAME "timers@40001400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001400_CHILD_IDX 36

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001400_S_counter)
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400_S_counter)
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001400_ORD 219
#define DT_N_S_soc_S_timers_40001400_ORD_STR_SORTABLE 00219

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001400_SUPPORTS_ORDS \
	220, /* /soc/timers@40001400/counter */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001400_EXISTS 1
#define DT_N_INST_6_st_stm32_timers DT_N_S_soc_S_timers_40001400
#define DT_N_NODELABEL_timers7      DT_N_S_soc_S_timers_40001400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001400_REG_NUM 1
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_VAL_ADDRESS 1073746944 /* 0x40001400 */
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq 55
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40001400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001400_P_reg {1073746944 /* 0x40001400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_0 1073746944
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, clocks, 0)
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, clocks, 0)
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_VAL_id 4613
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, resets, 0)
#define DT_N_S_soc_S_timers_40001400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, resets, 0)
#define DT_N_S_soc_S_timers_40001400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40001400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_st_countermode 0
#define DT_N_S_soc_S_timers_40001400_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status "disabled"
#define DT_N_S_soc_S_timers_40001400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, status, 0)
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, status, 0)
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts {55 /* 0x37 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_0 55
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001400/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40001400_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001400_S_counter_PATH "/soc/timers@40001400/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001400_S_counter_FULL_NAME "counter"

/* Node parent (/soc/timers@40001400) identifier: */
#define DT_N_S_soc_S_timers_40001400_S_counter_PARENT DT_N_S_soc_S_timers_40001400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001400_S_counter_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001400_S_counter_ORD 220
#define DT_N_S_soc_S_timers_40001400_S_counter_ORD_STR_SORTABLE 00220

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001400_S_counter_REQUIRES_ORDS \
	219, /* /soc/timers@40001400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001400_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001400_S_counter_EXISTS 1
#define DT_N_INST_5_st_stm32_counter DT_N_S_soc_S_timers_40001400_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001400_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001400_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40001400_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001400_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001400_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001400_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001800
 *
 * Node identifier: DT_N_S_soc_S_timers_40001800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001800_PATH "/soc/timers@40001800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001800_FULL_NAME "timers@40001800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001800_CHILD_IDX 38

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm) fn(DT_N_S_soc_S_timers_40001800_S_counter)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001800_S_counter)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001800_ORD 221
#define DT_N_S_soc_S_timers_40001800_ORD_STR_SORTABLE 00221

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001800_SUPPORTS_ORDS \
	222, /* /soc/timers@40001800/counter */ \
	223, /* /soc/timers@40001800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001800_EXISTS 1
#define DT_N_INST_8_st_stm32_timers DT_N_S_soc_S_timers_40001800
#define DT_N_NODELABEL_timers12     DT_N_S_soc_S_timers_40001800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001800_REG_NUM 1
#define DT_N_S_soc_S_timers_40001800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_REG_IDX_0_VAL_ADDRESS 1073747968 /* 0x40001800 */
#define DT_N_S_soc_S_timers_40001800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001800_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40001800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001800_P_reg {1073747968 /* 0x40001800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_0 1073747968
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, clocks, 0)
#define DT_N_S_soc_S_timers_40001800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800, clocks, 0)
#define DT_N_S_soc_S_timers_40001800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40001800_P_resets_IDX_0_VAL_id 4614
#define DT_N_S_soc_S_timers_40001800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, resets, 0)
#define DT_N_S_soc_S_timers_40001800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800, resets, 0)
#define DT_N_S_soc_S_timers_40001800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40001800_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_st_countermode 0
#define DT_N_S_soc_S_timers_40001800_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_status "disabled"
#define DT_N_S_soc_S_timers_40001800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, status, 0)
#define DT_N_S_soc_S_timers_40001800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800, status, 0)
#define DT_N_S_soc_S_timers_40001800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001800/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40001800_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001800_S_counter_PATH "/soc/timers@40001800/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001800_S_counter_FULL_NAME "counter"

/* Node parent (/soc/timers@40001800) identifier: */
#define DT_N_S_soc_S_timers_40001800_S_counter_PARENT DT_N_S_soc_S_timers_40001800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001800_S_counter_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001800_S_counter_ORD 222
#define DT_N_S_soc_S_timers_40001800_S_counter_ORD_STR_SORTABLE 00222

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001800_S_counter_REQUIRES_ORDS \
	221, /* /soc/timers@40001800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001800_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001800_S_counter_EXISTS 1
#define DT_N_INST_6_st_stm32_counter DT_N_S_soc_S_timers_40001800_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001800_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001800_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40001800_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001800_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40001800_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001800_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001800_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001800_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_PATH "/soc/timers@40001800/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40001800) identifier: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_PARENT DT_N_S_soc_S_timers_40001800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_ORD 223
#define DT_N_S_soc_S_timers_40001800_S_pwm_ORD_STR_SORTABLE 00223

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_REQUIRES_ORDS \
	221, /* /soc/timers@40001800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_EXISTS 1
#define DT_N_INST_6_st_stm32_pwm DT_N_S_soc_S_timers_40001800_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001800_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40001800_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40001c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001c00_PATH "/soc/timers@40001c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001c00_FULL_NAME "timers@40001c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001c00_CHILD_IDX 39

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001c00_S_pwm) fn(DT_N_S_soc_S_timers_40001c00_S_counter)
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001c00_S_counter)
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001c00_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001c00_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001c00_ORD 224
#define DT_N_S_soc_S_timers_40001c00_ORD_STR_SORTABLE 00224

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001c00_SUPPORTS_ORDS \
	225, /* /soc/timers@40001c00/counter */ \
	226, /* /soc/timers@40001c00/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001c00_EXISTS 1
#define DT_N_INST_9_st_stm32_timers DT_N_S_soc_S_timers_40001c00
#define DT_N_NODELABEL_timers13     DT_N_S_soc_S_timers_40001c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40001c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_REG_IDX_0_VAL_ADDRESS 1073748992 /* 0x40001c00 */
#define DT_N_S_soc_S_timers_40001c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001c00_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001c00_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_irq 44
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40001c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001c00_P_reg {1073748992 /* 0x40001c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_0 1073748992
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, clocks, 0)
#define DT_N_S_soc_S_timers_40001c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00, clocks, 0)
#define DT_N_S_soc_S_timers_40001c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40001c00_P_resets_IDX_0_VAL_id 4615
#define DT_N_S_soc_S_timers_40001c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, resets, 0)
#define DT_N_S_soc_S_timers_40001c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00, resets, 0)
#define DT_N_S_soc_S_timers_40001c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40001c00_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_st_countermode 0
#define DT_N_S_soc_S_timers_40001c00_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40001c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, status, 0)
#define DT_N_S_soc_S_timers_40001c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00, status, 0)
#define DT_N_S_soc_S_timers_40001c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupts {44 /* 0x2c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_0 44
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001c00/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40001c00_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_PATH "/soc/timers@40001c00/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_FULL_NAME "counter"

/* Node parent (/soc/timers@40001c00) identifier: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_PARENT DT_N_S_soc_S_timers_40001c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_ORD 225
#define DT_N_S_soc_S_timers_40001c00_S_counter_ORD_STR_SORTABLE 00225

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_REQUIRES_ORDS \
	224, /* /soc/timers@40001c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_EXISTS 1
#define DT_N_INST_7_st_stm32_counter DT_N_S_soc_S_timers_40001c00_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001c00_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40001c00_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001c00/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_PATH "/soc/timers@40001c00/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40001c00) identifier: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_PARENT DT_N_S_soc_S_timers_40001c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_ORD 226
#define DT_N_S_soc_S_timers_40001c00_S_pwm_ORD_STR_SORTABLE 00226

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_REQUIRES_ORDS \
	224, /* /soc/timers@40001c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_EXISTS 1
#define DT_N_INST_7_st_stm32_pwm DT_N_S_soc_S_timers_40001c00_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40002000
 *
 * Node identifier: DT_N_S_soc_S_timers_40002000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40002000_PATH "/soc/timers@40002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40002000_FULL_NAME "timers@40002000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40002000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40002000_CHILD_IDX 40

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40002000_S_pwm) fn(DT_N_S_soc_S_timers_40002000_S_counter)
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40002000_S_counter)
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40002000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40002000_ORD 227
#define DT_N_S_soc_S_timers_40002000_ORD_STR_SORTABLE 00227

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40002000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40002000_SUPPORTS_ORDS \
	228, /* /soc/timers@40002000/counter */ \
	229, /* /soc/timers@40002000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40002000_EXISTS 1
#define DT_N_INST_10_st_stm32_timers DT_N_S_soc_S_timers_40002000
#define DT_N_NODELABEL_timers14      DT_N_S_soc_S_timers_40002000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40002000_REG_NUM 1
#define DT_N_S_soc_S_timers_40002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_REG_IDX_0_VAL_ADDRESS 1073750016 /* 0x40002000 */
#define DT_N_S_soc_S_timers_40002000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40002000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40002000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40002000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_irq 45
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40002000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40002000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40002000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40002000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40002000_P_reg {1073750016 /* 0x40002000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_0 1073750016
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, clocks, 0)
#define DT_N_S_soc_S_timers_40002000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000, clocks, 0)
#define DT_N_S_soc_S_timers_40002000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40002000_P_resets_IDX_0_VAL_id 4616
#define DT_N_S_soc_S_timers_40002000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, resets, 0)
#define DT_N_S_soc_S_timers_40002000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000, resets, 0)
#define DT_N_S_soc_S_timers_40002000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40002000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40002000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_status "disabled"
#define DT_N_S_soc_S_timers_40002000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40002000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40002000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40002000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, status, 0)
#define DT_N_S_soc_S_timers_40002000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000, status, 0)
#define DT_N_S_soc_S_timers_40002000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupts {45 /* 0x2d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_0 45
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40002000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40002000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40002000/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40002000_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40002000_S_counter_PATH "/soc/timers@40002000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40002000_S_counter_FULL_NAME "counter"

/* Node parent (/soc/timers@40002000) identifier: */
#define DT_N_S_soc_S_timers_40002000_S_counter_PARENT DT_N_S_soc_S_timers_40002000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40002000_S_counter_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40002000_S_counter_ORD 228
#define DT_N_S_soc_S_timers_40002000_S_counter_ORD_STR_SORTABLE 00228

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40002000_S_counter_REQUIRES_ORDS \
	227, /* /soc/timers@40002000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40002000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40002000_S_counter_EXISTS 1
#define DT_N_INST_8_st_stm32_counter DT_N_S_soc_S_timers_40002000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40002000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40002000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40002000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40002000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40002000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40002000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40002000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40002000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40002000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40002000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_PATH "/soc/timers@40002000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40002000) identifier: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_PARENT DT_N_S_soc_S_timers_40002000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_ORD 229
#define DT_N_S_soc_S_timers_40002000_S_pwm_ORD_STR_SORTABLE 00229

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_REQUIRES_ORDS \
	227, /* /soc/timers@40002000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_EXISTS 1
#define DT_N_INST_8_st_stm32_pwm DT_N_S_soc_S_timers_40002000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40002000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40002000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010000
 *
 * Node identifier: DT_N_S_soc_S_timers_40010000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010000_PATH "/soc/timers@40010000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010000_FULL_NAME "timers@40010000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40010000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40010000_CHILD_IDX 30

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010000_ORD 230
#define DT_N_S_soc_S_timers_40010000_ORD_STR_SORTABLE 00230

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010000_SUPPORTS_ORDS \
	231, /* /soc/timers@40010000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010000_EXISTS 1
#define DT_N_INST_0_st_stm32_timers DT_N_S_soc_S_timers_40010000
#define DT_N_NODELABEL_timers1      DT_N_S_soc_S_timers_40010000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010000_REG_NUM 1
#define DT_N_S_soc_S_timers_40010000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_REG_IDX_0_VAL_ADDRESS 1073807360 /* 0x40010000 */
#define DT_N_S_soc_S_timers_40010000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40010000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010000_IRQ_NUM 4
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_irq 25
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_irq 26
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_irq 27
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40010000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40010000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40010000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010000_P_reg {1073807360 /* 0x40010000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_0 1073807360
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, clocks, 0)
#define DT_N_S_soc_S_timers_40010000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000, clocks, 0)
#define DT_N_S_soc_S_timers_40010000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40010000_P_resets_IDX_0_VAL_id 4864
#define DT_N_S_soc_S_timers_40010000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, resets, 0)
#define DT_N_S_soc_S_timers_40010000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000, resets, 0)
#define DT_N_S_soc_S_timers_40010000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40010000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40010000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40010000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_status "disabled"
#define DT_N_S_soc_S_timers_40010000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40010000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40010000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40010000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40010000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40010000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40010000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40010000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, status, 0)
#define DT_N_S_soc_S_timers_40010000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000, status, 0)
#define DT_N_S_soc_S_timers_40010000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40010000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, compatible, 0)
#define DT_N_S_soc_S_timers_40010000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000, compatible, 0)
#define DT_N_S_soc_S_timers_40010000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts {24 /* 0x18 */, 0 /* 0x0 */, 25 /* 0x19 */, 0 /* 0x0 */, 26 /* 0x1a */, 0 /* 0x0 */, 27 /* 0x1b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_2 25
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_4 26
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_6 27
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names {"brk", "up", "trgcom", "cc"}
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0 "brk"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0_STRING_UNQUOTED brk
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0_STRING_TOKEN brk
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN BRK
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1 "up"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1_STRING_UNQUOTED up
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1_STRING_TOKEN up
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN UP
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2 "trgcom"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2_STRING_UNQUOTED trgcom
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2_STRING_TOKEN trgcom
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TRGCOM
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3 "cc"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3_STRING_UNQUOTED cc
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3_STRING_TOKEN cc
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN CC
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40010000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40010000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_PATH "/soc/timers@40010000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40010000) identifier: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_PARENT DT_N_S_soc_S_timers_40010000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_ORD 231
#define DT_N_S_soc_S_timers_40010000_S_pwm_ORD_STR_SORTABLE 00231

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_REQUIRES_ORDS \
	230, /* /soc/timers@40010000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_EXISTS 1
#define DT_N_INST_0_st_stm32_pwm DT_N_S_soc_S_timers_40010000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40010000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40010000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010400
 *
 * Node identifier: DT_N_S_soc_S_timers_40010400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010400_PATH "/soc/timers@40010400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010400_FULL_NAME "timers@40010400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40010400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40010400_CHILD_IDX 37

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400_S_pwm)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010400_ORD 232
#define DT_N_S_soc_S_timers_40010400_ORD_STR_SORTABLE 00232

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010400_SUPPORTS_ORDS \
	233, /* /soc/timers@40010400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010400_EXISTS 1
#define DT_N_INST_7_st_stm32_timers DT_N_S_soc_S_timers_40010400
#define DT_N_NODELABEL_timers8      DT_N_S_soc_S_timers_40010400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010400_REG_NUM 1
#define DT_N_S_soc_S_timers_40010400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_REG_IDX_0_VAL_ADDRESS 1073808384 /* 0x40010400 */
#define DT_N_S_soc_S_timers_40010400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40010400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010400_IRQ_NUM 4
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_irq 44
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_irq 45
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_irq 46
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40010400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40010400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40010400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010400_P_reg {1073808384 /* 0x40010400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_0 1073808384
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, clocks, 0)
#define DT_N_S_soc_S_timers_40010400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400, clocks, 0)
#define DT_N_S_soc_S_timers_40010400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40010400_P_resets_IDX_0_VAL_id 4865
#define DT_N_S_soc_S_timers_40010400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, resets, 0)
#define DT_N_S_soc_S_timers_40010400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400, resets, 0)
#define DT_N_S_soc_S_timers_40010400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40010400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40010400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_st_countermode 0
#define DT_N_S_soc_S_timers_40010400_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_status "disabled"
#define DT_N_S_soc_S_timers_40010400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40010400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40010400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40010400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40010400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40010400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40010400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40010400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, status, 0)
#define DT_N_S_soc_S_timers_40010400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400, status, 0)
#define DT_N_S_soc_S_timers_40010400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40010400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, compatible, 0)
#define DT_N_S_soc_S_timers_40010400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400, compatible, 0)
#define DT_N_S_soc_S_timers_40010400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */, 44 /* 0x2c */, 0 /* 0x0 */, 45 /* 0x2d */, 0 /* 0x0 */, 46 /* 0x2e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_2 44
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_4 45
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_6 46
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names {"brk", "up", "trgcom", "cc"}
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0 "brk"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0_STRING_UNQUOTED brk
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0_STRING_TOKEN brk
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN BRK
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1 "up"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1_STRING_UNQUOTED up
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1_STRING_TOKEN up
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN UP
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2 "trgcom"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2_STRING_UNQUOTED trgcom
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2_STRING_TOKEN trgcom
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TRGCOM
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3 "cc"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3_STRING_UNQUOTED cc
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3_STRING_TOKEN cc
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN CC
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 1) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 2) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40010400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40010400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_PATH "/soc/timers@40010400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40010400) identifier: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_PARENT DT_N_S_soc_S_timers_40010400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_ORD 233
#define DT_N_S_soc_S_timers_40010400_S_pwm_ORD_STR_SORTABLE 00233

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_REQUIRES_ORDS \
	232, /* /soc/timers@40010400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_EXISTS 1
#define DT_N_INST_5_st_stm32_pwm DT_N_S_soc_S_timers_40010400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40010400_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40010400_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014000_PATH "/soc/timers@40014000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014000_FULL_NAME "timers@40014000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014000_CHILD_IDX 41

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm) fn(DT_N_S_soc_S_timers_40014000_S_counter)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014000_S_counter)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_ORD 234
#define DT_N_S_soc_S_timers_40014000_ORD_STR_SORTABLE 00234

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_SUPPORTS_ORDS \
	235, /* /soc/timers@40014000/counter */ \
	236, /* /soc/timers@40014000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_EXISTS 1
#define DT_N_INST_11_st_stm32_timers DT_N_S_soc_S_timers_40014000
#define DT_N_NODELABEL_timers15      DT_N_S_soc_S_timers_40014000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014000_REG_NUM 1
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_VAL_ADDRESS 1073823744 /* 0x40014000 */
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq 116
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40014000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_P_reg {1073823744 /* 0x40014000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_0 1073823744
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bits 65536
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, clocks, 0)
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, clocks, 0)
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_VAL_id 4880
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, resets, 0)
#define DT_N_S_soc_S_timers_40014000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, resets, 0)
#define DT_N_S_soc_S_timers_40014000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40014000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40014000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, status, 0)
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, status, 0)
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts {116 /* 0x74 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_0 116
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014000_S_counter_PATH "/soc/timers@40014000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014000_S_counter_FULL_NAME "counter"

/* Node parent (/soc/timers@40014000) identifier: */
#define DT_N_S_soc_S_timers_40014000_S_counter_PARENT DT_N_S_soc_S_timers_40014000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014000_S_counter_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_S_counter_ORD 235
#define DT_N_S_soc_S_timers_40014000_S_counter_ORD_STR_SORTABLE 00235

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_S_counter_REQUIRES_ORDS \
	234, /* /soc/timers@40014000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_S_counter_EXISTS 1
#define DT_N_INST_9_st_stm32_counter DT_N_S_soc_S_timers_40014000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40014000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PATH "/soc/timers@40014000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40014000) identifier: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PARENT DT_N_S_soc_S_timers_40014000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_ORD 236
#define DT_N_S_soc_S_timers_40014000_S_pwm_ORD_STR_SORTABLE 00236

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_REQUIRES_ORDS \
	234, /* /soc/timers@40014000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_EXISTS 1
#define DT_N_INST_9_st_stm32_pwm DT_N_S_soc_S_timers_40014000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40014000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014400_PATH "/soc/timers@40014400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014400_FULL_NAME "timers@40014400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014400_CHILD_IDX 42

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm) fn(DT_N_S_soc_S_timers_40014400_S_counter)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014400_S_counter)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_ORD 237
#define DT_N_S_soc_S_timers_40014400_ORD_STR_SORTABLE 00237

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_SUPPORTS_ORDS \
	238, /* /soc/timers@40014400/counter */ \
	239, /* /soc/timers@40014400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_EXISTS 1
#define DT_N_INST_12_st_stm32_timers DT_N_S_soc_S_timers_40014400
#define DT_N_NODELABEL_timers16      DT_N_S_soc_S_timers_40014400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014400_REG_NUM 1
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_VAL_ADDRESS 1073824768 /* 0x40014400 */
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq 117
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40014400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_P_reg {1073824768 /* 0x40014400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_0 1073824768
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, clocks, 0)
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, clocks, 0)
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_VAL_id 4881
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, resets, 0)
#define DT_N_S_soc_S_timers_40014400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, resets, 0)
#define DT_N_S_soc_S_timers_40014400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40014400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_st_countermode 0
#define DT_N_S_soc_S_timers_40014400_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, status, 0)
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, status, 0)
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts {117 /* 0x75 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_0 117
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014400_S_counter_PATH "/soc/timers@40014400/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014400_S_counter_FULL_NAME "counter"

/* Node parent (/soc/timers@40014400) identifier: */
#define DT_N_S_soc_S_timers_40014400_S_counter_PARENT DT_N_S_soc_S_timers_40014400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014400_S_counter_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_S_counter_ORD 238
#define DT_N_S_soc_S_timers_40014400_S_counter_ORD_STR_SORTABLE 00238

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_S_counter_REQUIRES_ORDS \
	237, /* /soc/timers@40014400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_S_counter_EXISTS 1
#define DT_N_INST_10_st_stm32_counter DT_N_S_soc_S_timers_40014400_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014400_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014400_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40014400_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014400_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014400_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014400_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PATH "/soc/timers@40014400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40014400) identifier: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PARENT DT_N_S_soc_S_timers_40014400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_ORD 239
#define DT_N_S_soc_S_timers_40014400_S_pwm_ORD_STR_SORTABLE 00239

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_REQUIRES_ORDS \
	237, /* /soc/timers@40014400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_EXISTS 1
#define DT_N_INST_10_st_stm32_pwm DT_N_S_soc_S_timers_40014400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40014400_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014800_PATH "/soc/timers@40014800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014800_FULL_NAME "timers@40014800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014800_CHILD_IDX 43

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm) fn(DT_N_S_soc_S_timers_40014800_S_counter)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014800_S_counter)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_ORD 240
#define DT_N_S_soc_S_timers_40014800_ORD_STR_SORTABLE 00240

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@58024400 */ \
	70, /* /soc/rcc@58024400/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_SUPPORTS_ORDS \
	241, /* /soc/timers@40014800/counter */ \
	242, /* /soc/timers@40014800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_EXISTS 1
#define DT_N_INST_13_st_stm32_timers DT_N_S_soc_S_timers_40014800
#define DT_N_NODELABEL_timers17      DT_N_S_soc_S_timers_40014800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014800_REG_NUM 1
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_VAL_ADDRESS 1073825792 /* 0x40014800 */
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014800_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq 118
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40014800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_P_reg {1073825792 /* 0x40014800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_0 1073825792
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, clocks, 0)
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, clocks, 0)
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_VAL_id 4882
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, resets, 0)
#define DT_N_S_soc_S_timers_40014800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, resets, 0)
#define DT_N_S_soc_S_timers_40014800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40014800_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_st_countermode 0
#define DT_N_S_soc_S_timers_40014800_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, status, 0)
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, status, 0)
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts {118 /* 0x76 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_0 118
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014800_S_counter_PATH "/soc/timers@40014800/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014800_S_counter_FULL_NAME "counter"

/* Node parent (/soc/timers@40014800) identifier: */
#define DT_N_S_soc_S_timers_40014800_S_counter_PARENT DT_N_S_soc_S_timers_40014800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014800_S_counter_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_S_counter_ORD 241
#define DT_N_S_soc_S_timers_40014800_S_counter_ORD_STR_SORTABLE 00241

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_S_counter_REQUIRES_ORDS \
	240, /* /soc/timers@40014800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_S_counter_EXISTS 1
#define DT_N_INST_11_st_stm32_counter DT_N_S_soc_S_timers_40014800_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014800_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014800_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40014800_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014800_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014800_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014800_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PATH "/soc/timers@40014800/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40014800) identifier: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PARENT DT_N_S_soc_S_timers_40014800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_ORD 242
#define DT_N_S_soc_S_timers_40014800_S_pwm_ORD_STR_SORTABLE 00242

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_REQUIRES_ORDS \
	240, /* /soc/timers@40014800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_EXISTS 1
#define DT_N_INST_11_st_stm32_pwm DT_N_S_soc_S_timers_40014800_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40014800_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_rng_48021800
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_52002000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_serial_40011000
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_serial_40011000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_24000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_display                 DT_N_S_soc_S_display_controller_50001000
#define DT_CHOSEN_zephyr_display_EXISTS          1
#define DT_CHOSEN_zephyr_canbus                  DT_N_S_soc_S_can_4000a000
#define DT_CHOSEN_zephyr_canbus_EXISTS           1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000) fn(DT_N_S_soc_S_rcc_58024400) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller) fn(DT_N_S_soc_S_interrupt_controller_58000000) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13) fn(DT_N_S_soc_S_watchdog_58004800) fn(DT_N_S_soc_S_watchdog_50003000) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_serial_40004800) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_serial_40005000) fn(DT_N_S_soc_S_serial_40011400) fn(DT_N_S_soc_S_serial_40007800) fn(DT_N_S_soc_S_serial_40007c00) fn(DT_N_S_soc_S_serial_58000c00) fn(DT_N_S_soc_S_rtc_58004000) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_i2c_40005c00) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_spi_40003800) fn(DT_N_S_soc_S_spi_40003c00) fn(DT_N_S_soc_S_spi_40013400) fn(DT_N_S_soc_S_spi_40015000) fn(DT_N_S_soc_S_spi_58001400) fn(DT_N_S_soc_S_can_4000a000) fn(DT_N_S_soc_S_can_4000a400) fn(DT_N_S_soc_S_timers_40010000) fn(DT_N_S_soc_S_timers_40010000_S_pwm) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc_S_timers_40000000_S_pwm) fn(DT_N_S_soc_S_timers_40000000_S_counter) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000400_S_pwm) fn(DT_N_S_soc_S_timers_40000400_S_counter) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40000800_S_pwm) fn(DT_N_S_soc_S_timers_40000800_S_counter) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc_S_timers_40000c00_S_pwm) fn(DT_N_S_soc_S_timers_40000c00_S_counter) fn(DT_N_S_soc_S_timers_40001000) fn(DT_N_S_soc_S_timers_40001000_S_counter) fn(DT_N_S_soc_S_timers_40001400) fn(DT_N_S_soc_S_timers_40001400_S_counter) fn(DT_N_S_soc_S_timers_40010400) fn(DT_N_S_soc_S_timers_40010400_S_pwm) fn(DT_N_S_soc_S_timers_40001800) fn(DT_N_S_soc_S_timers_40001800_S_pwm) fn(DT_N_S_soc_S_timers_40001800_S_counter) fn(DT_N_S_soc_S_timers_40001c00) fn(DT_N_S_soc_S_timers_40001c00_S_pwm) fn(DT_N_S_soc_S_timers_40001c00_S_counter) fn(DT_N_S_soc_S_timers_40002000) fn(DT_N_S_soc_S_timers_40002000_S_pwm) fn(DT_N_S_soc_S_timers_40002000_S_counter) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc_S_timers_40014000_S_pwm) fn(DT_N_S_soc_S_timers_40014000_S_counter) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc_S_timers_40014400_S_pwm) fn(DT_N_S_soc_S_timers_40014400_S_counter) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc_S_timers_40014800_S_pwm) fn(DT_N_S_soc_S_timers_40014800_S_counter) fn(DT_N_S_soc_S_timers_40002400) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc_S_adc_40022100) fn(DT_N_S_soc_S_adc_40022300) fn(DT_N_S_soc_S_dac_40007400) fn(DT_N_S_soc_S_dma_40020000) fn(DT_N_S_soc_S_dma_40020400) fn(DT_N_S_soc_S_bdma_58025400) fn(DT_N_S_soc_S_dmamux_40020800) fn(DT_N_S_soc_S_dmamux_58025800) fn(DT_N_S_soc_S_rng_48021800) fn(DT_N_S_soc_S_sdmmc_52007000) fn(DT_N_S_soc_S_sdmmc_48022400) fn(DT_N_S_soc_S_ethernet_40028000) fn(DT_N_S_soc_S_memory_controller_52004000) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1) fn(DT_N_S_soc_S_memory_38800000) fn(DT_N_S_soc_S_quadspi_52005000) fn(DT_N_S_soc_S_usb_40040000) fn(DT_N_S_soc_S_display_controller_50001000) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings) fn(DT_N_S_soc_S_octospi_52005000) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_octospi_5200a000) fn(DT_N_S_soc_S_cryp_48021000) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_memory_90000000) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi) fn(DT_N_S_clocks_S_clk_hsi48) fn(DT_N_S_clocks_S_clk_csi) fn(DT_N_S_clocks_S_clk_lse) fn(DT_N_S_clocks_S_clk_lsi) fn(DT_N_S_clocks_S_pll_0) fn(DT_N_S_clocks_S_pll_1) fn(DT_N_S_clocks_S_pll_2) fn(DT_N_S_clocks_S_perck) fn(DT_N_S_dietemp) fn(DT_N_S_vbat) fn(DT_N_S_vref) fn(DT_N_S_memory_24000000) fn(DT_N_S_memory_30000000) fn(DT_N_S_memory_30010000) fn(DT_N_S_memory_38000000) fn(DT_N_S_memory_20000000) fn(DT_N_S_memory_0) fn(DT_N_S_otghs_fs_phy) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button) fn(DT_N_S_lvgl_pointer) fn(DT_N_S_sdram_d0000000) fn(DT_N_S_can_phy0)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000) fn(DT_N_S_soc_S_rcc_58024400) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller) fn(DT_N_S_soc_S_interrupt_controller_58000000) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38) fn(DT_N_S_soc_S_can_4000a000) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings) fn(DT_N_S_soc_S_octospi_52005000) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_memory_90000000) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi48) fn(DT_N_S_clocks_S_pll_0) fn(DT_N_S_clocks_S_pll_2) fn(DT_N_S_memory_24000000) fn(DT_N_S_memory_30000000) fn(DT_N_S_memory_30010000) fn(DT_N_S_memory_38000000) fn(DT_N_S_memory_20000000) fn(DT_N_S_memory_0) fn(DT_N_S_otghs_fs_phy) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button) fn(DT_N_S_lvgl_pointer) fn(DT_N_S_sdram_d0000000) fn(DT_N_S_can_phy0)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_58004800, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_50003000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_58000c00, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_58004000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005c00, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40003800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40003c00, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_58001400, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001c00_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002400, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022100, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022300, __VA_ARGS__) fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020400, __VA_ARGS__) fn(DT_N_S_soc_S_bdma_58025400, __VA_ARGS__) fn(DT_N_S_soc_S_dmamux_40020800, __VA_ARGS__) fn(DT_N_S_soc_S_dmamux_58025800, __VA_ARGS__) fn(DT_N_S_soc_S_rng_48021800, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_52007000, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_48022400, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, __VA_ARGS__) fn(DT_N_S_soc_S_memory_38800000, __VA_ARGS__) fn(DT_N_S_soc_S_quadspi_52005000, __VA_ARGS__) fn(DT_N_S_soc_S_usb_40040000, __VA_ARGS__) fn(DT_N_S_soc_S_display_controller_50001000, __VA_ARGS__) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__) fn(DT_N_S_soc_S_octospi_52005000, __VA_ARGS__) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_octospi_5200a000, __VA_ARGS__) fn(DT_N_S_soc_S_cryp_48021000, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_memory_90000000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_csi, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lsi, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_1, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__) fn(DT_N_S_clocks_S_perck, __VA_ARGS__) fn(DT_N_S_dietemp, __VA_ARGS__) fn(DT_N_S_vbat, __VA_ARGS__) fn(DT_N_S_vref, __VA_ARGS__) fn(DT_N_S_memory_24000000, __VA_ARGS__) fn(DT_N_S_memory_30000000, __VA_ARGS__) fn(DT_N_S_memory_30010000, __VA_ARGS__) fn(DT_N_S_memory_38000000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_memory_0, __VA_ARGS__) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button, __VA_ARGS__) fn(DT_N_S_lvgl_pointer, __VA_ARGS__) fn(DT_N_S_sdram_d0000000, __VA_ARGS__) fn(DT_N_S_can_phy0, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_rx_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan1_tx_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne1_ph6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke1_ph7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_hsync_pi12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_vsync_pi13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_clk_pi14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r0_pi15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r1_pj0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r2_pj1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r3_pj2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r4_pj3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r5_pj4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r6_pj5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_r7_pj6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g0_pj7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g1_pj8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g2_pj9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g3_pj10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g4_pj11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b0_pj12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b1_pj13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b2_pj14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b3_pj15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g5_pk0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g6_pk1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_g7_pk2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b4_pk3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b5_pk4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b6_pk5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_b7_pk6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_ltdc_de_pk7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io3_pa1_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_ncs_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io4_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_dqs_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io7_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io2_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_clk_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io6_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p1_io5_ph3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io0_pi9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_octospim_p2_io1_pi10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d0_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d1_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d2_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_d3_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_ck_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_miso_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_mosi_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_nss_pi0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi2_sck_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_ph14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_1, __VA_ARGS__) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__) fn(DT_N_S_soc_S_octospi_52005000, __VA_ARGS__) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_memory_90000000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__) fn(DT_N_S_memory_24000000, __VA_ARGS__) fn(DT_N_S_memory_30000000, __VA_ARGS__) fn(DT_N_S_memory_30010000, __VA_ARGS__) fn(DT_N_S_memory_38000000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_memory_0, __VA_ARGS__) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button, __VA_ARGS__) fn(DT_N_S_lvgl_pointer, __VA_ARGS__) fn(DT_N_S_sdram_d0000000, __VA_ARGS__) fn(DT_N_S_can_phy0, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_nor DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_nor_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_st_stm32h7b3i_dk 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7b3 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7_flash_controller 1
#define DT_COMPAT_HAS_OKAY_st_stm32_nv_flash 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7_rcc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rcc_rctl 1
#define DT_COMPAT_HAS_OKAY_st_stm32_exti 1
#define DT_COMPAT_HAS_OKAY_st_stm32_pinctrl 1
#define DT_COMPAT_HAS_OKAY_st_stm32_gpio 1
#define DT_COMPAT_HAS_OKAY_st_stm32_usart 1
#define DT_COMPAT_HAS_OKAY_st_stm32_uart 1
#define DT_COMPAT_HAS_OKAY_st_stm32_i2c_v2 1
#define DT_COMPAT_HAS_OKAY_focaltech_ft5336 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7_fdcan 1
#define DT_COMPAT_HAS_OKAY_st_stm32_fmc_sdram 1
#define DT_COMPAT_HAS_OKAY_zephyr_panel_timing 1
#define DT_COMPAT_HAS_OKAY_st_stm32_ospi 1
#define DT_COMPAT_HAS_OKAY_st_stm32_ospi_nor 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m7 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_mpu 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_st_stm32_hse_clock 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7_pll_clock 1
#define DT_COMPAT_HAS_OKAY_arm_dtcm 1
#define DT_COMPAT_HAS_OKAY_arm_itcm 1
#define DT_COMPAT_HAS_OKAY_usb_nop_xceiv 1
#define DT_COMPAT_HAS_OKAY_arduino_header_r3 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1
#define DT_COMPAT_HAS_OKAY_zephyr_lvgl_pointer_input 1
#define DT_COMPAT_HAS_OKAY_microchip_mcp2562fd 1
#define DT_COMPAT_HAS_OKAY_can_transceiver_gpio 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_st_stm32h7b3i_dk_NUM_OKAY 1
#define DT_N_INST_st_stm32h7b3_NUM_OKAY 1
#define DT_N_INST_st_stm32h7_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_st_stm32h7_flash_controller_NUM_OKAY 1
#define DT_N_INST_st_stm32_nv_flash_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_st_stm32h7_rcc_NUM_OKAY 1
#define DT_N_INST_st_stm32_rcc_rctl_NUM_OKAY 1
#define DT_N_INST_st_stm32_exti_NUM_OKAY 1
#define DT_N_INST_st_stm32_pinctrl_NUM_OKAY 1
#define DT_N_INST_st_stm32_gpio_NUM_OKAY 11
#define DT_N_INST_st_stm32_usart_NUM_OKAY 1
#define DT_N_INST_st_stm32_uart_NUM_OKAY 2
#define DT_N_INST_st_stm32_i2c_v2_NUM_OKAY 1
#define DT_N_INST_focaltech_ft5336_NUM_OKAY 1
#define DT_N_INST_st_stm32h7_fdcan_NUM_OKAY 1
#define DT_N_INST_st_stm32_fmc_sdram_NUM_OKAY 1
#define DT_N_INST_zephyr_panel_timing_NUM_OKAY 1
#define DT_N_INST_st_stm32_ospi_NUM_OKAY 1
#define DT_N_INST_st_stm32_ospi_nor_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m7_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_mpu_NUM_OKAY 1
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 8
#define DT_N_INST_mmio_sram_NUM_OKAY 6
#define DT_N_INST_st_stm32_hse_clock_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 1
#define DT_N_INST_st_stm32h7_pll_clock_NUM_OKAY 2
#define DT_N_INST_arm_dtcm_NUM_OKAY 1
#define DT_N_INST_arm_itcm_NUM_OKAY 1
#define DT_N_INST_usb_nop_xceiv_NUM_OKAY 1
#define DT_N_INST_arduino_header_r3_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_N_INST_zephyr_lvgl_pointer_input_NUM_OKAY 1
#define DT_N_INST_microchip_mcp2562fd_NUM_OKAY 1
#define DT_N_INST_can_transceiver_gpio_NUM_OKAY 1
#define DT_FOREACH_OKAY_st_stm32h7b3i_dk(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7b3i_dk(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7b3i_dk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7b3i_dk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7b3(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7b3(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7b3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7b3(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v7m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v7m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v7m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7_flash_controller(fn) fn(DT_N_S_soc_S_flash_controller_52002000)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7_flash_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7_flash_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7_rcc(fn) fn(DT_N_S_soc_S_rcc_58024400)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7_rcc(fn, ...) fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7_rcc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7_rcc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_rcc_rctl(fn) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller)
#define DT_FOREACH_OKAY_VARGS_st_stm32_rcc_rctl(fn, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_rcc_rctl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_rcc_rctl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_exti(fn) fn(DT_N_S_soc_S_interrupt_controller_58000000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_exti(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_exti(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_exti(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_pinctrl(fn) fn(DT_N_S_soc_S_pin_controller_58020000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_pinctrl(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_gpio(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_gpio(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6) fn(7) fn(8) fn(9) fn(10)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__) fn(6, __VA_ARGS__) fn(7, __VA_ARGS__) fn(8, __VA_ARGS__) fn(9, __VA_ARGS__) fn(10, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_usart(fn) fn(DT_N_S_soc_S_serial_40011000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_usart(fn, ...) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_usart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_usart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_uart(fn) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004c00)
#define DT_FOREACH_OKAY_VARGS_st_stm32_uart(fn, ...) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_uart(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_uart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_i2c_v2(fn) fn(DT_N_S_soc_S_i2c_58001c00)
#define DT_FOREACH_OKAY_VARGS_st_stm32_i2c_v2(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_i2c_v2(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_i2c_v2(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_focaltech_ft5336(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38)
#define DT_FOREACH_OKAY_VARGS_focaltech_ft5336(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_ft5336_38, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_focaltech_ft5336(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_focaltech_ft5336(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7_fdcan(fn) fn(DT_N_S_soc_S_can_4000a000)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7_fdcan(fn, ...) fn(DT_N_S_soc_S_can_4000a000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7_fdcan(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7_fdcan(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_fmc_sdram(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram)
#define DT_FOREACH_OKAY_VARGS_st_stm32_fmc_sdram(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_fmc_sdram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_fmc_sdram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_panel_timing(fn) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings)
#define DT_FOREACH_OKAY_VARGS_zephyr_panel_timing(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_panel_timing(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_panel_timing(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_ospi(fn) fn(DT_N_S_soc_S_octospi_52005000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_ospi(fn, ...) fn(DT_N_S_soc_S_octospi_52005000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_ospi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_ospi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_ospi_nor(fn) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0)
#define DT_FOREACH_OKAY_VARGS_st_stm32_ospi_nor(fn, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_ospi_nor(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_ospi_nor(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_octospi_52005000_S_ospi_nor_flash_0_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m7(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m7(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m7(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m7(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_memory_90000000) fn(DT_N_S_memory_24000000) fn(DT_N_S_memory_30000000) fn(DT_N_S_memory_30010000) fn(DT_N_S_memory_38000000) fn(DT_N_S_memory_20000000) fn(DT_N_S_memory_0) fn(DT_N_S_sdram_d0000000)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_memory_90000000, __VA_ARGS__) fn(DT_N_S_memory_24000000, __VA_ARGS__) fn(DT_N_S_memory_30000000, __VA_ARGS__) fn(DT_N_S_memory_30010000, __VA_ARGS__) fn(DT_N_S_memory_38000000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_memory_0, __VA_ARGS__) fn(DT_N_S_sdram_d0000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6) fn(7)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__) fn(6, __VA_ARGS__) fn(7, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_memory_90000000) fn(DT_N_S_memory_24000000) fn(DT_N_S_memory_30000000) fn(DT_N_S_memory_30010000) fn(DT_N_S_memory_38000000) fn(DT_N_S_sdram_d0000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_memory_90000000, __VA_ARGS__) fn(DT_N_S_memory_24000000, __VA_ARGS__) fn(DT_N_S_memory_30000000, __VA_ARGS__) fn(DT_N_S_memory_30010000, __VA_ARGS__) fn(DT_N_S_memory_38000000, __VA_ARGS__) fn(DT_N_S_sdram_d0000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_hse_clock(fn) fn(DT_N_S_clocks_S_clk_hse)
#define DT_FOREACH_OKAY_VARGS_st_stm32_hse_clock(fn, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_hse_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_hse_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_clocks_S_clk_hsi48)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7_pll_clock(fn) fn(DT_N_S_clocks_S_pll_0) fn(DT_N_S_clocks_S_pll_2)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7_pll_clock(fn, ...) fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7_pll_clock(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7_pll_clock(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_dtcm(fn) fn(DT_N_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_arm_dtcm(fn, ...) fn(DT_N_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_dtcm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_dtcm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_itcm(fn) fn(DT_N_S_memory_0)
#define DT_FOREACH_OKAY_VARGS_arm_itcm(fn, ...) fn(DT_N_S_memory_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_itcm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_itcm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_usb_nop_xceiv(fn) fn(DT_N_S_otghs_fs_phy)
#define DT_FOREACH_OKAY_VARGS_usb_nop_xceiv(fn, ...) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_usb_nop_xceiv(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_usb_nop_xceiv(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arduino_header_r3(fn) fn(DT_N_S_connector)
#define DT_FOREACH_OKAY_VARGS_arduino_header_r3(fn, ...) fn(DT_N_S_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_header_r3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_header_r3(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_lvgl_pointer_input(fn) fn(DT_N_S_lvgl_pointer)
#define DT_FOREACH_OKAY_VARGS_zephyr_lvgl_pointer_input(fn, ...) fn(DT_N_S_lvgl_pointer, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_lvgl_pointer_input(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_lvgl_pointer_input(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_microchip_mcp2562fd(fn) fn(DT_N_S_can_phy0)
#define DT_FOREACH_OKAY_VARGS_microchip_mcp2562fd(fn, ...) fn(DT_N_S_can_phy0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_microchip_mcp2562fd(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_microchip_mcp2562fd(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_can_transceiver_gpio(fn) fn(DT_N_S_can_phy0)
#define DT_FOREACH_OKAY_VARGS_can_transceiver_gpio(fn, ...) fn(DT_N_S_can_phy0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_can_transceiver_gpio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_can_transceiver_gpio(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_focaltech_ft5336_BUS_i2c 1
#define DT_COMPAT_st_stm32_ospi_nor_BUS_ospi 1
