INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project3-2/Project3-2.srcs/sim_1/new/design_1_sim_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_2
