# riscv-democore
My scratch implementation of a pipelined RV32I processor, for fun and practice. 
