// Seed: 225698655
module module_0 (
    inout tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5,
    output supply1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output tri0 id_9,
    input wand id_10,
    inout wor id_11,
    output uwire id_12,
    input wand id_13,
    output tri1 id_14,
    output wire id_15,
    output uwire id_16,
    input tri0 id_17,
    output wor id_18,
    output tri1 id_19,
    input tri0 id_20,
    input wire id_21,
    input tri0 id_22,
    input wire id_23
);
  assign id_19 = id_13 ? 1'h0 : id_22;
  wor  id_25 = 1;
  wire id_26 = 1;
  assign module_1.id_32 = 0;
  tri1 id_27 = -1 ** id_0;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input wor id_3,
    output tri0 id_4,
    output wire id_5,
    input wire id_6
    , id_35,
    input wire id_7,
    output supply1 id_8,
    input wand id_9,
    input wor id_10,
    output wor id_11,
    output uwire id_12,
    input supply1 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri0 id_16,
    input uwire id_17,
    input wire id_18,
    output tri0 id_19,
    inout supply0 id_20,
    input tri1 id_21,
    output wand id_22,
    output uwire id_23,
    input tri0 id_24,
    input wor id_25,
    output supply1 id_26,
    output wire id_27,
    output wor id_28,
    output supply0 id_29,
    output supply0 id_30,
    output supply1 id_31,
    input supply1 id_32,
    input wire id_33
);
  logic id_36;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_16,
      id_25,
      id_20,
      id_19,
      id_4,
      id_33,
      id_11,
      id_8,
      id_16,
      id_20,
      id_22,
      id_10,
      id_22,
      id_30,
      id_29,
      id_6,
      id_22,
      id_23,
      id_13,
      id_6,
      id_9,
      id_6
  );
endmodule
