<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4914" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4914{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4914{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4914{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4914{left:80px;bottom:998px;letter-spacing:-0.17px;}
#t5_4914{left:129px;bottom:998px;letter-spacing:-0.15px;}
#t6_4914{left:180px;bottom:998px;letter-spacing:-0.15px;}
#t7_4914{left:400px;bottom:998px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t8_4914{left:476px;bottom:998px;letter-spacing:-0.13px;}
#t9_4914{left:567px;bottom:998px;letter-spacing:-0.12px;}
#ta_4914{left:567px;bottom:981px;letter-spacing:-0.11px;}
#tb_4914{left:567px;bottom:959px;letter-spacing:-0.11px;}
#tc_4914{left:567px;bottom:943px;letter-spacing:-0.13px;word-spacing:0.07px;}
#td_4914{left:80px;bottom:918px;letter-spacing:-0.16px;}
#te_4914{left:129px;bottom:918px;letter-spacing:-0.15px;}
#tf_4914{left:180px;bottom:918px;letter-spacing:-0.15px;}
#tg_4914{left:400px;bottom:918px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#th_4914{left:476px;bottom:918px;letter-spacing:-0.13px;}
#ti_4914{left:567px;bottom:918px;letter-spacing:-0.12px;}
#tj_4914{left:567px;bottom:901px;letter-spacing:-0.1px;}
#tk_4914{left:567px;bottom:880px;letter-spacing:-0.11px;}
#tl_4914{left:567px;bottom:863px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tm_4914{left:80px;bottom:839px;letter-spacing:-0.16px;}
#tn_4914{left:129px;bottom:839px;letter-spacing:-0.15px;}
#to_4914{left:180px;bottom:839px;letter-spacing:-0.15px;}
#tp_4914{left:400px;bottom:839px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#tq_4914{left:476px;bottom:839px;letter-spacing:-0.13px;}
#tr_4914{left:567px;bottom:839px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ts_4914{left:567px;bottom:822px;letter-spacing:-0.11px;}
#tt_4914{left:567px;bottom:800px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#tu_4914{left:567px;bottom:784px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tv_4914{left:80px;bottom:759px;letter-spacing:-0.16px;}
#tw_4914{left:129px;bottom:759px;letter-spacing:-0.15px;}
#tx_4914{left:180px;bottom:759px;letter-spacing:-0.15px;}
#ty_4914{left:400px;bottom:759px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#tz_4914{left:476px;bottom:759px;letter-spacing:-0.13px;}
#t10_4914{left:567px;bottom:759px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t11_4914{left:567px;bottom:742px;letter-spacing:-0.11px;}
#t12_4914{left:567px;bottom:721px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#t13_4914{left:567px;bottom:704px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t14_4914{left:80px;bottom:680px;letter-spacing:-0.16px;}
#t15_4914{left:129px;bottom:680px;letter-spacing:-0.15px;}
#t16_4914{left:180px;bottom:680px;letter-spacing:-0.15px;}
#t17_4914{left:400px;bottom:680px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t18_4914{left:476px;bottom:680px;letter-spacing:-0.13px;}
#t19_4914{left:567px;bottom:680px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_4914{left:567px;bottom:663px;letter-spacing:-0.11px;}
#t1b_4914{left:567px;bottom:642px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#t1c_4914{left:567px;bottom:625px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1d_4914{left:80px;bottom:600px;letter-spacing:-0.16px;}
#t1e_4914{left:129px;bottom:600px;letter-spacing:-0.15px;}
#t1f_4914{left:180px;bottom:600px;letter-spacing:-0.15px;}
#t1g_4914{left:400px;bottom:600px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t1h_4914{left:476px;bottom:600px;letter-spacing:-0.13px;}
#t1i_4914{left:567px;bottom:600px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_4914{left:567px;bottom:584px;letter-spacing:-0.11px;}
#t1k_4914{left:567px;bottom:562px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#t1l_4914{left:567px;bottom:545px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1m_4914{left:79px;bottom:521px;letter-spacing:-0.16px;}
#t1n_4914{left:129px;bottom:521px;letter-spacing:-0.16px;}
#t1o_4914{left:180px;bottom:521px;letter-spacing:-0.16px;}
#t1p_4914{left:400px;bottom:521px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t1q_4914{left:476px;bottom:521px;letter-spacing:-0.13px;}
#t1r_4914{left:567px;bottom:521px;letter-spacing:-0.11px;}
#t1s_4914{left:567px;bottom:504px;letter-spacing:-0.12px;}
#t1t_4914{left:567px;bottom:483px;letter-spacing:-0.12px;}
#t1u_4914{left:567px;bottom:466px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1v_4914{left:79px;bottom:441px;letter-spacing:-0.17px;}
#t1w_4914{left:129px;bottom:441px;letter-spacing:-0.16px;}
#t1x_4914{left:180px;bottom:441px;letter-spacing:-0.14px;}
#t1y_4914{left:400px;bottom:441px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t1z_4914{left:476px;bottom:441px;letter-spacing:-0.13px;}
#t20_4914{left:567px;bottom:441px;letter-spacing:-0.12px;}
#t21_4914{left:567px;bottom:425px;letter-spacing:-0.12px;}
#t22_4914{left:567px;bottom:403px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#t23_4914{left:567px;bottom:386px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t24_4914{left:80px;bottom:362px;letter-spacing:-0.17px;}
#t25_4914{left:132px;bottom:362px;letter-spacing:-0.15px;}
#t26_4914{left:180px;bottom:362px;letter-spacing:-0.15px;}
#t27_4914{left:400px;bottom:362px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t28_4914{left:400px;bottom:345px;letter-spacing:-0.11px;}
#t29_4914{left:475px;bottom:362px;letter-spacing:-0.12px;}
#t2a_4914{left:567px;bottom:362px;letter-spacing:-0.12px;}
#t2b_4914{left:567px;bottom:341px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2c_4914{left:567px;bottom:319px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2d_4914{left:567px;bottom:302px;letter-spacing:-0.12px;}
#t2e_4914{left:75px;bottom:278px;letter-spacing:-0.19px;}
#t2f_4914{left:129px;bottom:278px;letter-spacing:-0.17px;}
#t2g_4914{left:180px;bottom:278px;letter-spacing:-0.15px;}
#t2h_4914{left:400px;bottom:278px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t2i_4914{left:476px;bottom:278px;letter-spacing:-0.13px;}
#t2j_4914{left:567px;bottom:278px;letter-spacing:-0.12px;}
#t2k_4914{left:567px;bottom:257px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2l_4914{left:567px;bottom:240px;letter-spacing:-0.11px;}
#t2m_4914{left:567px;bottom:223px;letter-spacing:-0.11px;}
#t2n_4914{left:567px;bottom:206px;letter-spacing:-0.11px;}
#t2o_4914{left:567px;bottom:189px;letter-spacing:-0.11px;word-spacing:-0.78px;}
#t2p_4914{left:567px;bottom:173px;letter-spacing:-0.11px;}
#t2q_4914{left:208px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2r_4914{left:294px;bottom:1086px;letter-spacing:0.12px;}
#t2s_4914{left:657px;bottom:1086px;letter-spacing:0.11px;}
#t2t_4914{left:95px;bottom:1063px;letter-spacing:-0.12px;}
#t2u_4914{left:96px;bottom:1046px;letter-spacing:-0.15px;}
#t2v_4914{left:238px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2w_4914{left:235px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2x_4914{left:413px;bottom:1063px;letter-spacing:-0.12px;}
#t2y_4914{left:414px;bottom:1046px;letter-spacing:-0.12px;}
#t2z_4914{left:413px;bottom:1030px;letter-spacing:-0.11px;}
#t30_4914{left:491px;bottom:1063px;letter-spacing:-0.13px;}
#t31_4914{left:490px;bottom:1046px;letter-spacing:-0.15px;}
#t32_4914{left:534px;bottom:1053px;}
#t33_4914{left:660px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t34_4914{left:85px;bottom:1022px;letter-spacing:-0.14px;}
#t35_4914{left:137px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4914{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4914{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4914{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4914{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4914{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4914{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4914" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4914Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4914" style="-webkit-user-select: none;"><object width="935" height="1210" data="4914/4914.svg" type="image/svg+xml" id="pdf4914" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4914" class="t s1_4914">2-392 </span><span id="t2_4914" class="t s1_4914">Vol. 4 </span>
<span id="t3_4914" class="t s2_4914">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4914" class="t s3_4914">484H </span><span id="t5_4914" class="t s3_4914">1156 </span><span id="t6_4914" class="t s3_4914">IA32_VMX_ENTRY_CTLS </span><span id="t7_4914" class="t s3_4914">3, 4, 6 </span><span id="t8_4914" class="t s3_4914">Unique </span><span id="t9_4914" class="t s3_4914">Capability Reporting Register of VM-Entry </span>
<span id="ta_4914" class="t s3_4914">Controls (R/O) </span>
<span id="tb_4914" class="t s3_4914">See Appendix A.5, “VM-Entry Controls,” and </span>
<span id="tc_4914" class="t s3_4914">Table 2-2. </span>
<span id="td_4914" class="t s3_4914">485H </span><span id="te_4914" class="t s3_4914">1157 </span><span id="tf_4914" class="t s3_4914">IA32_VMX_MISC </span><span id="tg_4914" class="t s3_4914">3, 4, 6 </span><span id="th_4914" class="t s3_4914">Unique </span><span id="ti_4914" class="t s3_4914">Reporting Register of Miscellaneous VMX </span>
<span id="tj_4914" class="t s3_4914">Capabilities (R/O) </span>
<span id="tk_4914" class="t s3_4914">See Appendix A.6, “Miscellaneous Data,” and </span>
<span id="tl_4914" class="t s3_4914">Table 2-2. </span>
<span id="tm_4914" class="t s3_4914">486H </span><span id="tn_4914" class="t s3_4914">1158 </span><span id="to_4914" class="t s3_4914">IA32_VMX_CR0_FIXED0 </span><span id="tp_4914" class="t s3_4914">3, 4, 6 </span><span id="tq_4914" class="t s3_4914">Unique </span><span id="tr_4914" class="t s3_4914">Capability Reporting Register of CR0 Bits Fixed </span>
<span id="ts_4914" class="t s3_4914">to 0 (R/O) </span>
<span id="tt_4914" class="t s3_4914">See Appendix A.7, “VMX-Fixed Bits in CR0,” and </span>
<span id="tu_4914" class="t s3_4914">Table 2-2. </span>
<span id="tv_4914" class="t s3_4914">487H </span><span id="tw_4914" class="t s3_4914">1159 </span><span id="tx_4914" class="t s3_4914">IA32_VMX_CR0_FIXED1 </span><span id="ty_4914" class="t s3_4914">3, 4, 6 </span><span id="tz_4914" class="t s3_4914">Unique </span><span id="t10_4914" class="t s3_4914">Capability Reporting Register of CR0 Bits Fixed </span>
<span id="t11_4914" class="t s3_4914">to 1 (R/O) </span>
<span id="t12_4914" class="t s3_4914">See Appendix A.7, “VMX-Fixed Bits in CR0,” and </span>
<span id="t13_4914" class="t s3_4914">Table 2-2. </span>
<span id="t14_4914" class="t s3_4914">488H </span><span id="t15_4914" class="t s3_4914">1160 </span><span id="t16_4914" class="t s3_4914">IA32_VMX_CR4_FIXED0 </span><span id="t17_4914" class="t s3_4914">3, 4, 6 </span><span id="t18_4914" class="t s3_4914">Unique </span><span id="t19_4914" class="t s3_4914">Capability Reporting Register of CR4 Bits Fixed </span>
<span id="t1a_4914" class="t s3_4914">to 0 (R/O) </span>
<span id="t1b_4914" class="t s3_4914">See Appendix A.8, “VMX-Fixed Bits in CR4,” and </span>
<span id="t1c_4914" class="t s3_4914">Table 2-2. </span>
<span id="t1d_4914" class="t s3_4914">489H </span><span id="t1e_4914" class="t s3_4914">1161 </span><span id="t1f_4914" class="t s3_4914">IA32_VMX_CR4_FIXED1 </span><span id="t1g_4914" class="t s3_4914">3, 4, 6 </span><span id="t1h_4914" class="t s3_4914">Unique </span><span id="t1i_4914" class="t s3_4914">Capability Reporting Register of CR4 Bits Fixed </span>
<span id="t1j_4914" class="t s3_4914">to 1 (R/O) </span>
<span id="t1k_4914" class="t s3_4914">See Appendix A.8, “VMX-Fixed Bits in CR4,” and </span>
<span id="t1l_4914" class="t s3_4914">Table 2-2. </span>
<span id="t1m_4914" class="t s3_4914">48AH </span><span id="t1n_4914" class="t s3_4914">1162 </span><span id="t1o_4914" class="t s3_4914">IA32_VMX_VMCS_ENUM </span><span id="t1p_4914" class="t s3_4914">3, 4, 6 </span><span id="t1q_4914" class="t s3_4914">Unique </span><span id="t1r_4914" class="t s3_4914">Capability Reporting Register of VMCS Field </span>
<span id="t1s_4914" class="t s3_4914">Enumeration (R/O) </span>
<span id="t1t_4914" class="t s3_4914">See Appendix A.9, “VMCS Enumeration,” and </span>
<span id="t1u_4914" class="t s3_4914">Table 2-2. </span>
<span id="t1v_4914" class="t s3_4914">48BH </span><span id="t1w_4914" class="t s3_4914">1163 </span><span id="t1x_4914" class="t s3_4914">IA32_VMX_PROCBASED_CTLS2 </span><span id="t1y_4914" class="t s3_4914">3, 4, 6 </span><span id="t1z_4914" class="t s3_4914">Unique </span><span id="t20_4914" class="t s3_4914">Capability Reporting Register of Secondary </span>
<span id="t21_4914" class="t s3_4914">Processor-Based VM-Execution Controls (R/O) </span>
<span id="t22_4914" class="t s3_4914">See Appendix A.3, “VM-Execution Controls,” and </span>
<span id="t23_4914" class="t s3_4914">Table 2-2. </span>
<span id="t24_4914" class="t s3_4914">600H </span><span id="t25_4914" class="t s3_4914">1536 </span><span id="t26_4914" class="t s3_4914">IA32_DS_AREA </span><span id="t27_4914" class="t s3_4914">0, 1, 2, 3, </span>
<span id="t28_4914" class="t s3_4914">4, 6 </span>
<span id="t29_4914" class="t s3_4914">Unique </span><span id="t2a_4914" class="t s3_4914">DS Save Area (R/W) </span>
<span id="t2b_4914" class="t s3_4914">See Table 2-2. </span>
<span id="t2c_4914" class="t s3_4914">See Section 20.6.3.4, “Debug Store (DS) </span>
<span id="t2d_4914" class="t s3_4914">Mechanism.” </span>
<span id="t2e_4914" class="t s3_4914">680H </span><span id="t2f_4914" class="t s3_4914">1664 </span><span id="t2g_4914" class="t s3_4914">MSR_LASTBRANCH_0_FROM_IP </span><span id="t2h_4914" class="t s3_4914">3, 4, 6 </span><span id="t2i_4914" class="t s3_4914">Unique </span><span id="t2j_4914" class="t s3_4914">Last Branch Record 0 (R/W) </span>
<span id="t2k_4914" class="t s3_4914">One of 16 pairs of last branch record registers </span>
<span id="t2l_4914" class="t s3_4914">on the last branch record stack (680H-68FH). </span>
<span id="t2m_4914" class="t s3_4914">This part of the stack contains pointers to the </span>
<span id="t2n_4914" class="t s3_4914">source instruction for one of the last 16 </span>
<span id="t2o_4914" class="t s3_4914">branches, exceptions, or interrupts taken by the </span>
<span id="t2p_4914" class="t s3_4914">processor. </span>
<span id="t2q_4914" class="t s4_4914">Table 2-55. </span><span id="t2r_4914" class="t s4_4914">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t2s_4914" class="t s4_4914">(Contd.) </span>
<span id="t2t_4914" class="t s5_4914">Register </span>
<span id="t2u_4914" class="t s5_4914">Address </span>
<span id="t2v_4914" class="t s5_4914">Register Name </span>
<span id="t2w_4914" class="t s5_4914">Fields and Flags </span>
<span id="t2x_4914" class="t s5_4914">Model </span>
<span id="t2y_4914" class="t s5_4914">Avail- </span>
<span id="t2z_4914" class="t s5_4914">ability </span>
<span id="t30_4914" class="t s5_4914">Shared/ </span>
<span id="t31_4914" class="t s5_4914">Unique </span>
<span id="t32_4914" class="t s6_4914">1 </span>
<span id="t33_4914" class="t s5_4914">Bit Description </span>
<span id="t34_4914" class="t s5_4914">Hex </span><span id="t35_4914" class="t s5_4914">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
