library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity half_adder is
    Port ( A, B : in  STD_LOGIC;
           sum, carry : out  STD_LOGIC);
end half_adder;

architecture dataflow of half_adder is


begin

sum <= A xor B;
carry <= A and B;

end dataflow;

//Test bench code for half adder using VHDL is as follows

LIBRARY ieee;
USE ieee.std_logic_1164.ALL; 
 
ENTITY half_adder_tb IS
END half_adder_tb;
 
ARCHITECTURE behavior OF half_adder_tb IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT half_adder
    PORT(
         A : IN  std_logic;
         B : IN  std_logic;
         sum : OUT  std_logic;
         carry : OUT  std_logic
        );
    END COMPONENT;
    
   signal A, B, sum, carry : std_logic;
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: half_adder PORT MAP (
          A => A,
          B => B,
          sum => sum,
          carry => carry
        ); 

   -- Stimulus process
   stim_proc: process
   begin		
      A <= '0';
		B <= '0';
		wait for 10 ns;
		A <= '0';
		B <= '1';
		wait for 10 ns;
		A <= '1';
		B <= '0';
		wait for 10 ns;
		A <= '1';
		B <= '1';
		wait for 10 ns;

   end process;

END;
