project compileall
# Compile of counter_nbit.v was successful.
# Compile of counter_nbit_tb.v was successful.
# Compile of counter_up_down_load_nbit.v was successful.
# Compile of counter_up_down_load_nbit_tb.v was successful.
# Compile of counter_modulo_n.v was successful.
# Compile of counter_modulo_n_tb.v was successful.
# Compile of clock_div_nbit.v was successful.
# Compile of clock_div_nbit_tb.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.clock_div_nbit_tb
# vsim -gui work.clock_div_nbit_tb 
# Start time: 16:06:07 on Dec 17,2025
# Loading work.clock_div_nbit_tb
# ** Error: (vsim-3037) Missing instance name in instantiation of 'clock_div_nbit'.
#    Time: 0 ps  Iteration: 0  Instance: /clock_div_nbit_tb File: C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/MS/clock_div_nbit_tb.v Line: 15
# Error loading design
# End time: 16:06:08 on Dec 17,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
project compileoutofdate
project compileall
# Compile of counter_nbit.v was successful.
# Compile of counter_nbit_tb.v was successful.
# Compile of counter_up_down_load_nbit.v was successful.
# Compile of counter_up_down_load_nbit_tb.v was successful.
# Compile of counter_modulo_n.v was successful.
# Compile of counter_modulo_n_tb.v was successful.
# Compile of clock_div_nbit.v was successful.
# Compile of clock_div_nbit_tb.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.clock_div_nbit_tb
# vsim -gui work.clock_div_nbit_tb 
# Start time: 16:06:55 on Dec 17,2025
# Loading work.clock_div_nbit_tb
# ** Error: (vsim-3037) Missing instance name in instantiation of 'clock_div_nbit'.
#    Time: 0 ps  Iteration: 0  Instance: /clock_div_nbit_tb File: C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/MS/clock_div_nbit_tb.v Line: 15
# Error loading design
# End time: 16:06:56 on Dec 17,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
vsim -gui work.clock_div_nbit_tb
# vsim -gui work.clock_div_nbit_tb 
# Start time: 16:09:41 on Dec 17,2025
# Loading work.clock_div_nbit_tb
# ** Error: (vsim-3037) Missing instance name in instantiation of 'clock_div_nbit'.
#    Time: 0 ps  Iteration: 0  Instance: /clock_div_nbit_tb File: C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/MS/clock_div_nbit_tb.v Line: 15
# Error loading design
# End time: 16:09:42 on Dec 17,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vsim -gui work.clock_div_nbit_tb
# vsim -gui work.clock_div_nbit_tb 
# Start time: 16:09:47 on Dec 17,2025
# Loading work.clock_div_nbit_tb
# ** Error: (vsim-3037) Missing instance name in instantiation of 'clock_div_nbit'.
#    Time: 0 ps  Iteration: 0  Instance: /clock_div_nbit_tb File: C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/MS/clock_div_nbit_tb.v Line: 15
# Error loading design
# End time: 16:09:48 on Dec 17,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim -gui work.clock_div_nbit_tb
# vsim -gui work.clock_div_nbit_tb 
# Start time: 16:09:50 on Dec 17,2025
# Loading work.clock_div_nbit_tb
# ** Error: (vsim-3037) Missing instance name in instantiation of 'clock_div_nbit'.
#    Time: 0 ps  Iteration: 0  Instance: /clock_div_nbit_tb File: C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/MS/clock_div_nbit_tb.v Line: 15
# Error loading design
# End time: 16:09:51 on Dec 17,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
project compileoutofdate
# Compile of clock_div_nbit_tb.v was successful.
# Compile of clock_div_nbit.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.clock_div_nbit_tb
# vsim -gui work.clock_div_nbit_tb 
# Start time: 16:13:14 on Dec 17,2025
# Loading work.clock_div_nbit_tb
# Loading work.clock_div_nbit
# Loading work.counter_nbit
# ** Error (suppressible): (vsim-3584) C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div_nbit.v(22): Module parameter 'CNT_WIDTH' not found for override.
#    Time: 0 ps  Iteration: 0  Instance: /clock_div_nbit_tb/CDN0 File: C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div_nbit.v
# Error loading design
# End time: 16:13:15 on Dec 17,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 6
project compileoutofdate
# Compile of clock_div_nbit_tb.v was successful.
# Compile of clock_div_nbit.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.clock_div_nbit_tb
# vsim -gui work.clock_div_nbit_tb 
# Start time: 16:17:15 on Dec 17,2025
# Loading work.clock_div_nbit_tb
# Loading work.clock_div_nbit
# Loading work.counter_nbit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sreer  Hostname: AURORA  ProcessID: 3512
#           Attempting to use alternate WLF file "./wlftr5a8x5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr5a8x5
run -all
#                    0: counter =  x
#                    1: counter =  0
#                    3: counter =  1
#                    4: counter =  2
#                    5: counter =  3
#                    6: counter =  4
#                    7: counter =  5
#                    8: counter =  6
#                    9: counter =  7
#                   10: counter =  8
#                   11: counter =  9
#                   12: counter = 10
#                   13: counter = 11
#                   14: counter = 12
#                   15: counter = 13
#                   16: counter = 14
#                   17: counter = 15
#                   18: counter =  0
#                   19: counter =  1
#                   20: counter =  2
#                   21: counter =  3
#                   22: counter =  4
#                   23: counter =  5
#                   24: counter =  6
#                   25: counter =  7
#                   26: counter =  8
#                   27: counter =  9
#                   28: counter = 10
#                   29: counter = 11
#                   30: counter = 12
#                   31: counter = 13
# ** Note: $stop    : C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div_nbit_tb.v(31)
#    Time: 31500 ns  Iteration: 1  Instance: /clock_div_nbit_tb
# Break in Module clock_div_nbit_tb at C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div_nbit_tb.v line 31
project compileoutofdate
# Compile of clock_div_nbit.v was successful.
do restart.do
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.clock_div_nbit
# 0
# GetModuleFileName: The specified module could not be found.
# 
# 
#                    0: counter =  x
#                    1: counter =  0
#                    3: counter =  1
#                    5: counter =  2
#                    7: counter =  3
#                    9: counter =  4
#                   11: counter =  5
#                   13: counter =  6
#                   15: counter =  7
#                   17: counter =  8
#                   19: counter =  9
#                   21: counter = 10
#                   23: counter = 11
#                   25: counter = 12
#                   27: counter = 13
#                   29: counter = 14
#                   31: counter = 15
# ** Note: $stop    : C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div_nbit_tb.v(31)
#    Time: 31500 ns  Iteration: 1  Instance: /clock_div_nbit_tb
# Break in Module clock_div_nbit_tb at C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div_nbit_tb.v line 31
do compilescript.do
# Compile of counter_nbit.v was successful.
# Compile of counter_nbit_tb.v was successful.
# Compile of counter_up_down_load_nbit.v was successful.
# Compile of counter_up_down_load_nbit_tb.v was successful.
# Compile of counter_modulo_n.v was successful.
# Compile of counter_modulo_n_tb.v was successful.
# Compile of clock_div_nbit_tb.v was successful.
# Compile of clock_div_nbit.v was successful.
# 8 compiles, 0 failed with no errors.
do restart.do
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.clock_div_nbit_tb
# Loading work.clock_div_nbit
# Loading work.counter_nbit
# 0
# GetModuleFileName: The specified module could not be found.
# 
# 
#                    0: counter =  x
#                    1: counter =  0
#                    3: counter =  1
#                    5: counter =  2
#                    7: counter =  3
#                    9: counter =  4
#                   11: counter =  5
#                   13: counter =  6
#                   15: counter =  7
#                   17: counter =  8
#                   19: counter =  9
#                   21: counter = 10
#                   23: counter = 11
#                   25: counter = 12
#                   27: counter = 13
#                   29: counter = 14
#                   31: counter = 15
#                   33: counter =  0
#                   35: counter =  1
#                   37: counter =  2
#                   39: counter =  3
#                   41: counter =  4
# ** Note: $stop    : C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div_nbit_tb.v(31)
#    Time: 41500 ns  Iteration: 1  Instance: /clock_div_nbit_tb
# Break in Module clock_div_nbit_tb at C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div_nbit_tb.v line 31
quit -sim
# End time: 16:38:35 on Dec 17,2025, Elapsed time: 0:21:20
# Errors: 0, Warnings: 1
project compileoutofdate
# Compile of clock_div3.v failed with 1 errors.
project compileoutofdate
# Compile of clock_div3.v was successful.
project compileoutofdate
# Compile of clock_div3.v was successful.
# Compile of clock_div3_tb.v failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
project compileoutofdate
# Compile of clock_div3_tb.v was successful.
vsim -gui work.clock_div3_tb
# vsim -gui work.clock_div3_tb 
# Start time: 16:48:29 on Dec 17,2025
# Loading work.clock_div3_tb
# Loading work.clock_div3
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sreer  Hostname: AURORA  ProcessID: 3512
#           Attempting to use alternate WLF file "./wlftv6zwzg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv6zwzg
run -all
project compileall
# Compile of counter_nbit.v was successful.
# Compile of counter_nbit_tb.v was successful.
# Compile of counter_up_down_load_nbit.v was successful.
# Compile of counter_up_down_load_nbit_tb.v was successful.
# Compile of counter_modulo_n.v was successful.
# Compile of counter_modulo_n_tb.v was successful.
# Compile of clock_div_nbit_tb.v was successful.
# Compile of clock_div_nbit.v was successful.
# Compile of clock_div3.v was successful.
# Compile of clock_div3_tb.v was successful.
# 10 compiles, 0 failed with no errors.
do restart.do
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.clock_div3_tb
# Loading work.clock_div3
# 0
# GetModuleFileName: The specified module could not be found.
# 
# 
project compileoutofdate
# Compile of clock_div3_tb.v was successful.
restart -ff
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.clock_div3_tb
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div3_tb.v(21)
#    Time: 27250 ns  Iteration: 1  Instance: /clock_div3_tb
# Break in Module clock_div3_tb at C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div3_tb.v line 21
add wave -position end  sim:/clock_div3_tb/CD3/qa
add wave -position end  sim:/clock_div3_tb/CD3/qb
add wave -position end  sim:/clock_div3_tb/CD3/qc
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div3_tb.v(21)
#    Time: 27250 ns  Iteration: 1  Instance: /clock_div3_tb
# Break in Module clock_div3_tb at C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div3_tb.v line 21
# Compile of clock_div3.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.clock_div3
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div3_tb.v(21)
#    Time: 27250 ns  Iteration: 1  Instance: /clock_div3_tb
# Break in Module clock_div3_tb at C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Sequential_Design_Code/clock_div3_tb.v line 21
quit -si
# unknown switch: -si
quit -sim
# End time: 17:16:23 on Dec 17,2025, Elapsed time: 0:27:54
# Errors: 0, Warnings: 2
