
capstone_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000250  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eb04  08000250  08000250  00001250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001661  0800ed54  0800ed54  0000fd54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080103b8  080103b8  000113b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080103c0  080103c0  000113c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080103c4  080103c4  000113c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000078  20000000  080103c8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000db6  20000078  08010440  00012078  2**2
                  ALLOC
  8 ._user_heap_stack 00000602  20000e2e  08010440  00012e2e  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00012078  2**0
                  CONTENTS, READONLY
 10 .debug_info   000266e7  00000000  00000000  000120ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004ba3  00000000  00000000  00038795  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001f58  00000000  00000000  0003d338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001931  00000000  00000000  0003f290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003df6c  00000000  00000000  00040bc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002ab73  00000000  00000000  0007eb2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00177fce  00000000  00000000  000a96a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0022166e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008d24  00000000  00000000  002216b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000053  00000000  00000000  0022a3d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	20000078 	.word	0x20000078
 800026c:	00000000 	.word	0x00000000
 8000270:	0800ed3c 	.word	0x0800ed3c

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	2000007c 	.word	0x2000007c
 800028c:	0800ed3c 	.word	0x0800ed3c

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b97e 	b.w	80005a4 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002c4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14d      	bne.n	8000368 <__udivmoddi4+0xa8>
 80002cc:	428a      	cmp	r2, r1
 80002ce:	460f      	mov	r7, r1
 80002d0:	4684      	mov	ip, r0
 80002d2:	4696      	mov	lr, r2
 80002d4:	fab2 f382 	clz	r3, r2
 80002d8:	d960      	bls.n	800039c <__udivmoddi4+0xdc>
 80002da:	b14b      	cbz	r3, 80002f0 <__udivmoddi4+0x30>
 80002dc:	fa02 fe03 	lsl.w	lr, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80002ea:	fa20 f202 	lsr.w	r2, r0, r2
 80002ee:	4317      	orrs	r7, r2
 80002f0:	ea4f 461e 	mov.w	r6, lr, lsr #16
 80002f4:	fa1f f48e 	uxth.w	r4, lr
 80002f8:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80002fc:	fbb7 f1f6 	udiv	r1, r7, r6
 8000300:	fb06 7711 	mls	r7, r6, r1, r7
 8000304:	fb01 f004 	mul.w	r0, r1, r4
 8000308:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800030c:	4290      	cmp	r0, r2
 800030e:	d908      	bls.n	8000322 <__udivmoddi4+0x62>
 8000310:	eb1e 0202 	adds.w	r2, lr, r2
 8000314:	f101 37ff 	add.w	r7, r1, #4294967295	@ 0xffffffff
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x60>
 800031a:	4290      	cmp	r0, r2
 800031c:	f200 812d 	bhi.w	800057a <__udivmoddi4+0x2ba>
 8000320:	4639      	mov	r1, r7
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	fa1f fc8c 	uxth.w	ip, ip
 8000328:	fbb2 f0f6 	udiv	r0, r2, r6
 800032c:	fb06 2210 	mls	r2, r6, r0, r2
 8000330:	fb00 f404 	mul.w	r4, r0, r4
 8000334:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000338:	4564      	cmp	r4, ip
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x8e>
 800033c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000340:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x8c>
 8000346:	4564      	cmp	r4, ip
 8000348:	f200 811a 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 800034c:	4610      	mov	r0, r2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	ebac 0c04 	sub.w	ip, ip, r4
 8000356:	2100      	movs	r1, #0
 8000358:	b125      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035a:	fa2c f303 	lsr.w	r3, ip, r3
 800035e:	2200      	movs	r2, #0
 8000360:	e9c5 3200 	strd	r3, r2, [r5]
 8000364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000368:	428b      	cmp	r3, r1
 800036a:	d905      	bls.n	8000378 <__udivmoddi4+0xb8>
 800036c:	b10d      	cbz	r5, 8000372 <__udivmoddi4+0xb2>
 800036e:	e9c5 0100 	strd	r0, r1, [r5]
 8000372:	2100      	movs	r1, #0
 8000374:	4608      	mov	r0, r1
 8000376:	e7f5      	b.n	8000364 <__udivmoddi4+0xa4>
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	d14d      	bne.n	800041c <__udivmoddi4+0x15c>
 8000380:	42a3      	cmp	r3, r4
 8000382:	f0c0 80f2 	bcc.w	800056a <__udivmoddi4+0x2aa>
 8000386:	4290      	cmp	r0, r2
 8000388:	f080 80ef 	bcs.w	800056a <__udivmoddi4+0x2aa>
 800038c:	4606      	mov	r6, r0
 800038e:	4623      	mov	r3, r4
 8000390:	4608      	mov	r0, r1
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e6      	beq.n	8000364 <__udivmoddi4+0xa4>
 8000396:	e9c5 6300 	strd	r6, r3, [r5]
 800039a:	e7e3      	b.n	8000364 <__udivmoddi4+0xa4>
 800039c:	2b00      	cmp	r3, #0
 800039e:	f040 80a2 	bne.w	80004e6 <__udivmoddi4+0x226>
 80003a2:	1a8a      	subs	r2, r1, r2
 80003a4:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80003a8:	fa1f f68e 	uxth.w	r6, lr
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb2 f4f7 	udiv	r4, r2, r7
 80003b2:	fb07 2014 	mls	r0, r7, r4, r2
 80003b6:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80003ba:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003be:	fb06 f004 	mul.w	r0, r6, r4
 80003c2:	4290      	cmp	r0, r2
 80003c4:	d90f      	bls.n	80003e6 <__udivmoddi4+0x126>
 80003c6:	eb1e 0202 	adds.w	r2, lr, r2
 80003ca:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 80003ce:	bf2c      	ite	cs
 80003d0:	f04f 0901 	movcs.w	r9, #1
 80003d4:	f04f 0900 	movcc.w	r9, #0
 80003d8:	4290      	cmp	r0, r2
 80003da:	d903      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003dc:	f1b9 0f00 	cmp.w	r9, #0
 80003e0:	f000 80c8 	beq.w	8000574 <__udivmoddi4+0x2b4>
 80003e4:	4644      	mov	r4, r8
 80003e6:	1a12      	subs	r2, r2, r0
 80003e8:	fa1f fc8c 	uxth.w	ip, ip
 80003ec:	fbb2 f0f7 	udiv	r0, r2, r7
 80003f0:	fb07 2210 	mls	r2, r7, r0, r2
 80003f4:	fb00 f606 	mul.w	r6, r0, r6
 80003f8:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80003fc:	4566      	cmp	r6, ip
 80003fe:	d908      	bls.n	8000412 <__udivmoddi4+0x152>
 8000400:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000404:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000408:	d202      	bcs.n	8000410 <__udivmoddi4+0x150>
 800040a:	4566      	cmp	r6, ip
 800040c:	f200 80bb 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000410:	4610      	mov	r0, r2
 8000412:	ebac 0c06 	sub.w	ip, ip, r6
 8000416:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800041a:	e79d      	b.n	8000358 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa04 fe01 	lsl.w	lr, r4, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	fa20 fc06 	lsr.w	ip, r0, r6
 800042e:	40f4      	lsrs	r4, r6
 8000430:	408a      	lsls	r2, r1
 8000432:	431f      	orrs	r7, r3
 8000434:	ea4e 030c 	orr.w	r3, lr, ip
 8000438:	fa00 fe01 	lsl.w	lr, r0, r1
 800043c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	fbb4 f0f8 	udiv	r0, r4, r8
 800044c:	fb08 4410 	mls	r4, r8, r0, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb00 f90c 	mul.w	r9, r0, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	d90e      	bls.n	800047a <__udivmoddi4+0x1ba>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000462:	bf2c      	ite	cs
 8000464:	f04f 0b01 	movcs.w	fp, #1
 8000468:	f04f 0b00 	movcc.w	fp, #0
 800046c:	45a1      	cmp	r9, r4
 800046e:	d903      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000470:	f1bb 0f00 	cmp.w	fp, #0
 8000474:	f000 8093 	beq.w	800059e <__udivmoddi4+0x2de>
 8000478:	4650      	mov	r0, sl
 800047a:	eba4 0409 	sub.w	r4, r4, r9
 800047e:	fa1f f983 	uxth.w	r9, r3
 8000482:	fbb4 f3f8 	udiv	r3, r4, r8
 8000486:	fb08 4413 	mls	r4, r8, r3, r4
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000492:	45a4      	cmp	ip, r4
 8000494:	d906      	bls.n	80004a4 <__udivmoddi4+0x1e4>
 8000496:	193c      	adds	r4, r7, r4
 8000498:	f103 38ff 	add.w	r8, r3, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x1e2>
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d87a      	bhi.n	8000598 <__udivmoddi4+0x2d8>
 80004a2:	4643      	mov	r3, r8
 80004a4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a8:	eba4 040c 	sub.w	r4, r4, ip
 80004ac:	fba0 9802 	umull	r9, r8, r0, r2
 80004b0:	4544      	cmp	r4, r8
 80004b2:	46cc      	mov	ip, r9
 80004b4:	4643      	mov	r3, r8
 80004b6:	d302      	bcc.n	80004be <__udivmoddi4+0x1fe>
 80004b8:	d106      	bne.n	80004c8 <__udivmoddi4+0x208>
 80004ba:	45ce      	cmp	lr, r9
 80004bc:	d204      	bcs.n	80004c8 <__udivmoddi4+0x208>
 80004be:	3801      	subs	r0, #1
 80004c0:	ebb9 0c02 	subs.w	ip, r9, r2
 80004c4:	eb68 0307 	sbc.w	r3, r8, r7
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x222>
 80004ca:	ebbe 020c 	subs.w	r2, lr, ip
 80004ce:	eb64 0403 	sbc.w	r4, r4, r3
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	fa22 f301 	lsr.w	r3, r2, r1
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	431e      	orrs	r6, r3
 80004de:	e9c5 6400 	strd	r6, r4, [r5]
 80004e2:	2100      	movs	r1, #0
 80004e4:	e73e      	b.n	8000364 <__udivmoddi4+0xa4>
 80004e6:	fa02 fe03 	lsl.w	lr, r2, r3
 80004ea:	f1c3 0120 	rsb	r1, r3, #32
 80004ee:	fa04 f203 	lsl.w	r2, r4, r3
 80004f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f6:	40cc      	lsrs	r4, r1
 80004f8:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80004fc:	fa20 f101 	lsr.w	r1, r0, r1
 8000500:	fa1f f68e 	uxth.w	r6, lr
 8000504:	fbb4 f0f7 	udiv	r0, r4, r7
 8000508:	430a      	orrs	r2, r1
 800050a:	fb07 4410 	mls	r4, r7, r0, r4
 800050e:	0c11      	lsrs	r1, r2, #16
 8000510:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000514:	fb00 f406 	mul.w	r4, r0, r6
 8000518:	428c      	cmp	r4, r1
 800051a:	d90e      	bls.n	800053a <__udivmoddi4+0x27a>
 800051c:	eb1e 0101 	adds.w	r1, lr, r1
 8000520:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 8000524:	bf2c      	ite	cs
 8000526:	f04f 0901 	movcs.w	r9, #1
 800052a:	f04f 0900 	movcc.w	r9, #0
 800052e:	428c      	cmp	r4, r1
 8000530:	d902      	bls.n	8000538 <__udivmoddi4+0x278>
 8000532:	f1b9 0f00 	cmp.w	r9, #0
 8000536:	d02c      	beq.n	8000592 <__udivmoddi4+0x2d2>
 8000538:	4640      	mov	r0, r8
 800053a:	1b09      	subs	r1, r1, r4
 800053c:	b292      	uxth	r2, r2
 800053e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000542:	fb07 1114 	mls	r1, r7, r4, r1
 8000546:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054a:	fb04 f106 	mul.w	r1, r4, r6
 800054e:	4291      	cmp	r1, r2
 8000550:	d907      	bls.n	8000562 <__udivmoddi4+0x2a2>
 8000552:	eb1e 0202 	adds.w	r2, lr, r2
 8000556:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 800055a:	d201      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 800055c:	4291      	cmp	r1, r2
 800055e:	d815      	bhi.n	800058c <__udivmoddi4+0x2cc>
 8000560:	4644      	mov	r4, r8
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000568:	e721      	b.n	80003ae <__udivmoddi4+0xee>
 800056a:	1a86      	subs	r6, r0, r2
 800056c:	eb64 0303 	sbc.w	r3, r4, r3
 8000570:	2001      	movs	r0, #1
 8000572:	e70e      	b.n	8000392 <__udivmoddi4+0xd2>
 8000574:	3c02      	subs	r4, #2
 8000576:	4472      	add	r2, lr
 8000578:	e735      	b.n	80003e6 <__udivmoddi4+0x126>
 800057a:	3902      	subs	r1, #2
 800057c:	4472      	add	r2, lr
 800057e:	e6d0      	b.n	8000322 <__udivmoddi4+0x62>
 8000580:	44f4      	add	ip, lr
 8000582:	3802      	subs	r0, #2
 8000584:	e6e3      	b.n	800034e <__udivmoddi4+0x8e>
 8000586:	44f4      	add	ip, lr
 8000588:	3802      	subs	r0, #2
 800058a:	e742      	b.n	8000412 <__udivmoddi4+0x152>
 800058c:	3c02      	subs	r4, #2
 800058e:	4472      	add	r2, lr
 8000590:	e7e7      	b.n	8000562 <__udivmoddi4+0x2a2>
 8000592:	3802      	subs	r0, #2
 8000594:	4471      	add	r1, lr
 8000596:	e7d0      	b.n	800053a <__udivmoddi4+0x27a>
 8000598:	3b02      	subs	r3, #2
 800059a:	443c      	add	r4, r7
 800059c:	e782      	b.n	80004a4 <__udivmoddi4+0x1e4>
 800059e:	3802      	subs	r0, #2
 80005a0:	443c      	add	r4, r7
 80005a2:	e76a      	b.n	800047a <__udivmoddi4+0x1ba>

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005b8:	f003 0301 	and.w	r3, r3, #1
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d013      	beq.n	80005e8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005c0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005c4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005c8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d00b      	beq.n	80005e8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005d0:	e000      	b.n	80005d4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005d2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005d4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d0f9      	beq.n	80005d2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005de:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	b2d2      	uxtb	r2, r2
 80005e6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005e8:	687b      	ldr	r3, [r7, #4]
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	370c      	adds	r7, #12
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
	...

080005f8 <EXTI12_IRQHandler>:
#endif /* __GNUC__ */
static void SystemClock_Config(void);
extern void isr(void);

void EXTI12_IRQHandler(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
    uint16_t GPIO_Pin;

    /* Get GPIO_Pin */
    if (__HAL_GPIO_EXTI_GET_IT(CONF_WINC_SPI_INT_PIN))
 80005fe:	4b0b      	ldr	r3, [pc, #44]	@ (800062c <EXTI12_IRQHandler+0x34>)
 8000600:	68db      	ldr	r3, [r3, #12]
 8000602:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000606:	2b00      	cmp	r3, #0
 8000608:	d105      	bne.n	8000616 <EXTI12_IRQHandler+0x1e>
 800060a:	4b08      	ldr	r3, [pc, #32]	@ (800062c <EXTI12_IRQHandler+0x34>)
 800060c:	691b      	ldr	r3, [r3, #16]
 800060e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000612:	2b00      	cmp	r3, #0
 8000614:	d002      	beq.n	800061c <EXTI12_IRQHandler+0x24>
    {
        GPIO_Pin = CONF_WINC_SPI_INT_PIN;
 8000616:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800061a:	80fb      	strh	r3, [r7, #6]
    }

    HAL_GPIO_EXTI_IRQHandler(GPIO_Pin);
 800061c:	88fb      	ldrh	r3, [r7, #6]
 800061e:	4618      	mov	r0, r3
 8000620:	f003 f9e0 	bl	80039e4 <HAL_GPIO_EXTI_IRQHandler>
}
 8000624:	bf00      	nop
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	46022000 	.word	0x46022000

08000630 <socket_cb>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	603a      	str	r2, [r7, #0]
 800063a:	71fb      	strb	r3, [r7, #7]
 800063c:	460b      	mov	r3, r1
 800063e:	71bb      	strb	r3, [r7, #6]
    switch (u8Msg)
 8000640:	79bb      	ldrb	r3, [r7, #6]
 8000642:	2b07      	cmp	r3, #7
 8000644:	d029      	beq.n	800069a <socket_cb+0x6a>
 8000646:	2b07      	cmp	r3, #7
 8000648:	dc52      	bgt.n	80006f0 <socket_cb+0xc0>
 800064a:	2b05      	cmp	r3, #5
 800064c:	d002      	beq.n	8000654 <socket_cb+0x24>
 800064e:	2b06      	cmp	r3, #6
 8000650:	d030      	beq.n	80006b4 <socket_cb+0x84>
                controller_socket = -1 ;
            }
        }
        break;
        default:
        break;
 8000652:	e04d      	b.n	80006f0 <socket_cb+0xc0>
            tstrSocketConnectMsg *pstrConnect = (tstrSocketConnectMsg *)pvMsg ;
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	60bb      	str	r3, [r7, #8]
            if (pstrConnect && pstrConnect->s8Error >= 0)
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d010      	beq.n	8000680 <socket_cb+0x50>
 800065e:	68bb      	ldr	r3, [r7, #8]
 8000660:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000664:	2b00      	cmp	r3, #0
 8000666:	db0b      	blt.n	8000680 <socket_cb+0x50>
                printf("socket_cb: connect success!\r\n");
 8000668:	4824      	ldr	r0, [pc, #144]	@ (80006fc <socket_cb+0xcc>)
 800066a:	f00d fd6b 	bl	800e144 <puts>
                send(controller_socket, &payload, sizeof(payload_t), 0);
 800066e:	4b24      	ldr	r3, [pc, #144]	@ (8000700 <socket_cb+0xd0>)
 8000670:	f993 0000 	ldrsb.w	r0, [r3]
 8000674:	2300      	movs	r3, #0
 8000676:	2206      	movs	r2, #6
 8000678:	4922      	ldr	r1, [pc, #136]	@ (8000704 <socket_cb+0xd4>)
 800067a:	f00d f937 	bl	800d8ec <send>
        break ;
 800067e:	e038      	b.n	80006f2 <socket_cb+0xc2>
                printf("socket_cb: connect error!\r\n") ;
 8000680:	4821      	ldr	r0, [pc, #132]	@ (8000708 <socket_cb+0xd8>)
 8000682:	f00d fd5f 	bl	800e144 <puts>
                close(controller_socket) ;
 8000686:	4b1e      	ldr	r3, [pc, #120]	@ (8000700 <socket_cb+0xd0>)
 8000688:	f993 3000 	ldrsb.w	r3, [r3]
 800068c:	4618      	mov	r0, r3
 800068e:	f00d fa47 	bl	800db20 <close>
                controller_socket = -1 ;
 8000692:	4b1b      	ldr	r3, [pc, #108]	@ (8000700 <socket_cb+0xd0>)
 8000694:	22ff      	movs	r2, #255	@ 0xff
 8000696:	701a      	strb	r2, [r3, #0]
        break ;
 8000698:	e02b      	b.n	80006f2 <socket_cb+0xc2>
            printf("socket_cb: send success!\r\n") ;
 800069a:	481c      	ldr	r0, [pc, #112]	@ (800070c <socket_cb+0xdc>)
 800069c:	f00d fd52 	bl	800e144 <puts>
            recv(controller_socket, socketBuffer, sizeof(socketBuffer), 0) ;
 80006a0:	4b17      	ldr	r3, [pc, #92]	@ (8000700 <socket_cb+0xd0>)
 80006a2:	f993 0000 	ldrsb.w	r0, [r3]
 80006a6:	2300      	movs	r3, #0
 80006a8:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 80006ac:	4918      	ldr	r1, [pc, #96]	@ (8000710 <socket_cb+0xe0>)
 80006ae:	f00d f9a1 	bl	800d9f4 <recv>
        break;
 80006b2:	e01e      	b.n	80006f2 <socket_cb+0xc2>
            tstrSocketRecvMsg *pstrRecv = (tstrSocketRecvMsg *)pvMsg ;
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	60fb      	str	r3, [r7, #12]
            if (pstrRecv && pstrRecv->s16BufferSize > 0)
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d00b      	beq.n	80006d6 <socket_cb+0xa6>
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	dd06      	ble.n	80006d6 <socket_cb+0xa6>
                printf("socket_cb: recv success!\r\n") ;
 80006c8:	4812      	ldr	r0, [pc, #72]	@ (8000714 <socket_cb+0xe4>)
 80006ca:	f00d fd3b 	bl	800e144 <puts>
                printf("TCP Client Test Complete!\r\n") ;
 80006ce:	4812      	ldr	r0, [pc, #72]	@ (8000718 <socket_cb+0xe8>)
 80006d0:	f00d fd38 	bl	800e144 <puts>
        break;
 80006d4:	e00d      	b.n	80006f2 <socket_cb+0xc2>
                printf("socket_cb: recv error!\r\n") ;
 80006d6:	4811      	ldr	r0, [pc, #68]	@ (800071c <socket_cb+0xec>)
 80006d8:	f00d fd34 	bl	800e144 <puts>
                close(controller_socket) ;
 80006dc:	4b08      	ldr	r3, [pc, #32]	@ (8000700 <socket_cb+0xd0>)
 80006de:	f993 3000 	ldrsb.w	r3, [r3]
 80006e2:	4618      	mov	r0, r3
 80006e4:	f00d fa1c 	bl	800db20 <close>
                controller_socket = -1 ;
 80006e8:	4b05      	ldr	r3, [pc, #20]	@ (8000700 <socket_cb+0xd0>)
 80006ea:	22ff      	movs	r2, #255	@ 0xff
 80006ec:	701a      	strb	r2, [r3, #0]
        break;
 80006ee:	e000      	b.n	80006f2 <socket_cb+0xc2>
        break;
 80006f0:	bf00      	nop
    }
}
 80006f2:	bf00      	nop
 80006f4:	3710      	adds	r7, #16
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	0800ed54 	.word	0x0800ed54
 8000700:	20000006 	.word	0x20000006
 8000704:	20000000 	.word	0x20000000
 8000708:	0800ed74 	.word	0x0800ed74
 800070c:	0800ed90 	.word	0x0800ed90
 8000710:	20000448 	.word	0x20000448
 8000714:	0800edac 	.word	0x0800edac
 8000718:	0800edc8 	.word	0x0800edc8
 800071c:	0800ede4 	.word	0x0800ede4

08000720 <wifi_cb>:

static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b086      	sub	sp, #24
 8000724:	af02      	add	r7, sp, #8
 8000726:	4603      	mov	r3, r0
 8000728:	6039      	str	r1, [r7, #0]
 800072a:	71fb      	strb	r3, [r7, #7]
    switch (u8MsgType)
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	2b2c      	cmp	r3, #44	@ 0x2c
 8000730:	d002      	beq.n	8000738 <wifi_cb+0x18>
 8000732:	2b32      	cmp	r3, #50	@ 0x32
 8000734:	d01f      	beq.n	8000776 <wifi_cb+0x56>
            wifi_connected = M2M_WIFI_CONNECTED;
            printf("wifi_cb: M2M_WIFI_REQ_DHCP_CONF : IP is %u.%u.%u.%u\r\n", pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
        }
        break;
        default:
        break;
 8000736:	e038      	b.n	80007aa <wifi_cb+0x8a>
            tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	60bb      	str	r3, [r7, #8]
            if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED)
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b01      	cmp	r3, #1
 8000742:	d105      	bne.n	8000750 <wifi_cb+0x30>
                printf("wifi_cb: M2M_WIFI_RESP_CON_STATE_CHANGED: CONNECTED\r\n");
 8000744:	481b      	ldr	r0, [pc, #108]	@ (80007b4 <wifi_cb+0x94>)
 8000746:	f00d fcfd 	bl	800e144 <puts>
                m2m_wifi_request_dhcp_client();
 800074a:	f00a fdf1 	bl	800b330 <m2m_wifi_request_dhcp_client>
        break;
 800074e:	e02b      	b.n	80007a8 <wifi_cb+0x88>
            else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED)
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d127      	bne.n	80007a8 <wifi_cb+0x88>
                printf("wifi_cb: M2M_WIFI_RESP_CON_STATE_CHANGED: DISCONNECTED\r\n");
 8000758:	4817      	ldr	r0, [pc, #92]	@ (80007b8 <wifi_cb+0x98>)
 800075a:	f00d fcf3 	bl	800e144 <puts>
                wifi_connected = M2M_WIFI_DISCONNECTED;
 800075e:	4b17      	ldr	r3, [pc, #92]	@ (80007bc <wifi_cb+0x9c>)
 8000760:	2200      	movs	r2, #0
 8000762:	701a      	strb	r2, [r3, #0]
                m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_WPA_PSK_KEY, M2M_WIFI_CH_ALL);
 8000764:	23ff      	movs	r3, #255	@ 0xff
 8000766:	9300      	str	r3, [sp, #0]
 8000768:	4b15      	ldr	r3, [pc, #84]	@ (80007c0 <wifi_cb+0xa0>)
 800076a:	2202      	movs	r2, #2
 800076c:	2107      	movs	r1, #7
 800076e:	4815      	ldr	r0, [pc, #84]	@ (80007c4 <wifi_cb+0xa4>)
 8000770:	f00a fcf2 	bl	800b158 <m2m_wifi_connect>
        break;
 8000774:	e018      	b.n	80007a8 <wifi_cb+0x88>
            uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	60fb      	str	r3, [r7, #12]
            wifi_connected = M2M_WIFI_CONNECTED;
 800077a:	4b10      	ldr	r3, [pc, #64]	@ (80007bc <wifi_cb+0x9c>)
 800077c:	2201      	movs	r2, #1
 800077e:	701a      	strb	r2, [r3, #0]
            printf("wifi_cb: M2M_WIFI_REQ_DHCP_CONF : IP is %u.%u.%u.%u\r\n", pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	4619      	mov	r1, r3
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	3301      	adds	r3, #1
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	461a      	mov	r2, r3
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	3302      	adds	r3, #2
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	4618      	mov	r0, r3
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	3303      	adds	r3, #3
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	9300      	str	r3, [sp, #0]
 800079e:	4603      	mov	r3, r0
 80007a0:	4809      	ldr	r0, [pc, #36]	@ (80007c8 <wifi_cb+0xa8>)
 80007a2:	f00d fc5f 	bl	800e064 <iprintf>
        break;
 80007a6:	e000      	b.n	80007aa <wifi_cb+0x8a>
        break;
 80007a8:	bf00      	nop
    }
}
 80007aa:	bf00      	nop
 80007ac:	3710      	adds	r7, #16
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	0800edfc 	.word	0x0800edfc
 80007b8:	0800ee34 	.word	0x0800ee34
 80007bc:	200009fc 	.word	0x200009fc
 80007c0:	0800ee6c 	.word	0x0800ee6c
 80007c4:	0800ee78 	.word	0x0800ee78
 80007c8:	0800ee80 	.word	0x0800ee80

080007cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b090      	sub	sp, #64	@ 0x40
 80007d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007d2:	f000 ffb1 	bl	8001738 <HAL_Init>

  /* USER CODE BEGIN Init */
  printf("Initializing...\n");
 80007d6:	486d      	ldr	r0, [pc, #436]	@ (800098c <main+0x1c0>)
 80007d8:	f00d fcb4 	bl	800e144 <puts>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007dc:	f000 f8f6 	bl	80009cc <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 80007e0:	f000 f942 	bl	8000a68 <SystemPower_Config>

  /* USER CODE BEGIN SysInit */
  UartHandle.Instance        = USARTx;
 80007e4:	4b6a      	ldr	r3, [pc, #424]	@ (8000990 <main+0x1c4>)
 80007e6:	4a6b      	ldr	r2, [pc, #428]	@ (8000994 <main+0x1c8>)
 80007e8:	601a      	str	r2, [r3, #0]

  UartHandle.Init.BaudRate   = 115200 ; //9600
 80007ea:	4b69      	ldr	r3, [pc, #420]	@ (8000990 <main+0x1c4>)
 80007ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007f0:	605a      	str	r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80007f2:	4b67      	ldr	r3, [pc, #412]	@ (8000990 <main+0x1c4>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 80007f8:	4b65      	ldr	r3, [pc, #404]	@ (8000990 <main+0x1c4>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE; //UART_PARITY_ODD
 80007fe:	4b64      	ldr	r3, [pc, #400]	@ (8000990 <main+0x1c4>)
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8000804:	4b62      	ldr	r3, [pc, #392]	@ (8000990 <main+0x1c4>)
 8000806:	2200      	movs	r2, #0
 8000808:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800080a:	4b61      	ldr	r3, [pc, #388]	@ (8000990 <main+0x1c4>)
 800080c:	220c      	movs	r2, #12
 800080e:	615a      	str	r2, [r3, #20]
  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8000810:	4b5f      	ldr	r3, [pc, #380]	@ (8000990 <main+0x1c4>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 8000816:	485e      	ldr	r0, [pc, #376]	@ (8000990 <main+0x1c4>)
 8000818:	f008 fa4a 	bl	8008cb0 <HAL_UART_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <main+0x5a>
  {
    /* Initialization Error */
    Error_Handler();
 8000822:	f000 fc27 	bl	8001074 <Error_Handler>
  }
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000826:	f000 fb39 	bl	8000e9c <MX_GPIO_Init>
  MX_ADC1_Init();
 800082a:	f000 f935 	bl	8000a98 <MX_ADC1_Init>
  MX_AES_Init();
 800082e:	f000 f9a3 	bl	8000b78 <MX_AES_Init>
  MX_I2C1_Init();
 8000832:	f000 f9db 	bl	8000bec <MX_I2C1_Init>
  MX_ICACHE_Init();
 8000836:	f000 fa17 	bl	8000c68 <MX_ICACHE_Init>
  MX_SPI1_Init();
 800083a:	f000 fa29 	bl	8000c90 <MX_SPI1_Init>
  MX_UART4_Init();
 800083e:	f000 fa95 	bl	8000d6c <MX_UART4_Init>
  MX_USART1_UART_Init();
 8000842:	f000 fadf 	bl	8000e04 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* GPIO Ports Clock Enable */
  __GPIOC_CLK_ENABLE();
 8000846:	4b54      	ldr	r3, [pc, #336]	@ (8000998 <main+0x1cc>)
 8000848:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800084c:	4a52      	ldr	r2, [pc, #328]	@ (8000998 <main+0x1cc>)
 800084e:	f043 0304 	orr.w	r3, r3, #4
 8000852:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000856:	4b50      	ldr	r3, [pc, #320]	@ (8000998 <main+0x1cc>)
 8000858:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800085c:	f003 0304 	and.w	r3, r3, #4
 8000860:	60bb      	str	r3, [r7, #8]
 8000862:	68bb      	ldr	r3, [r7, #8]
  __GPIOA_CLK_ENABLE();
 8000864:	4b4c      	ldr	r3, [pc, #304]	@ (8000998 <main+0x1cc>)
 8000866:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800086a:	4a4b      	ldr	r2, [pc, #300]	@ (8000998 <main+0x1cc>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000874:	4b48      	ldr	r3, [pc, #288]	@ (8000998 <main+0x1cc>)
 8000876:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800087a:	f003 0301 	and.w	r3, r3, #1
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]
  __GPIOB_CLK_ENABLE();
 8000882:	4b45      	ldr	r3, [pc, #276]	@ (8000998 <main+0x1cc>)
 8000884:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000888:	4a43      	ldr	r2, [pc, #268]	@ (8000998 <main+0x1cc>)
 800088a:	f043 0302 	orr.w	r3, r3, #2
 800088e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000892:	4b41      	ldr	r3, [pc, #260]	@ (8000998 <main+0x1cc>)
 8000894:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000898:	f003 0302 	and.w	r3, r3, #2
 800089c:	603b      	str	r3, [r7, #0]
 800089e:	683b      	ldr	r3, [r7, #0]

  /* Initialize the BSP. */
  printf("BSP Initialization Started\n");
 80008a0:	483e      	ldr	r0, [pc, #248]	@ (800099c <main+0x1d0>)
 80008a2:	f00d fc4f 	bl	800e144 <puts>
  nm_bsp_init();
 80008a6:	f008 ff77 	bl	8009798 <nm_bsp_init>
  printf("BSP Initialization Completed!\n");
 80008aa:	483d      	ldr	r0, [pc, #244]	@ (80009a0 <main+0x1d4>)
 80008ac:	f00d fc4a 	bl	800e144 <puts>

  /* Initialize socket structure */
  addr.sin_family = AF_INET;
 80008b0:	2302      	movs	r3, #2
 80008b2:	81bb      	strh	r3, [r7, #12]
  addr.sin_port = _htons(MAIN_WIFI_M2M_SERVER_PORT);
 80008b4:	f645 4311 	movw	r3, #23569	@ 0x5c11
 80008b8:	81fb      	strh	r3, [r7, #14]
  addr.sin_addr.s_addr = _htonl(MAIN_WIFI_M2M_SERVER_IP);
 80008ba:	4b3a      	ldr	r3, [pc, #232]	@ (80009a4 <main+0x1d8>)
 80008bc:	613b      	str	r3, [r7, #16]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
 80008be:	f107 031c 	add.w	r3, r7, #28
 80008c2:	2218      	movs	r2, #24
 80008c4:	2100      	movs	r1, #0
 80008c6:	4618      	mov	r0, r3
 80008c8:	f00d fd1c 	bl	800e304 <memset>

  /* Initialize Wi-Fi driver with data and status callbacks. */
  param.pfAppWifiCb = wifi_cb;
 80008cc:	4b36      	ldr	r3, [pc, #216]	@ (80009a8 <main+0x1dc>)
 80008ce:	61fb      	str	r3, [r7, #28]
  ret = m2m_wifi_init(&param);
 80008d0:	f107 031c 	add.w	r3, r7, #28
 80008d4:	4618      	mov	r0, r3
 80008d6:	f00a f9cb 	bl	800ac70 <m2m_wifi_init>
 80008da:	4603      	mov	r3, r0
 80008dc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (M2M_SUCCESS != ret) {
 80008e0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d007      	beq.n	80008f8 <main+0x12c>
      printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
 80008e8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80008ec:	4619      	mov	r1, r3
 80008ee:	482f      	ldr	r0, [pc, #188]	@ (80009ac <main+0x1e0>)
 80008f0:	f00d fbb8 	bl	800e064 <iprintf>
    	while (1) {}
 80008f4:	bf00      	nop
 80008f6:	e7fd      	b.n	80008f4 <main+0x128>
  }

  socketInit();
 80008f8:	f00c fe7c 	bl	800d5f4 <socketInit>
  registerSocketCallback(socket_cb, NULL);
 80008fc:	2100      	movs	r1, #0
 80008fe:	482c      	ldr	r0, [pc, #176]	@ (80009b0 <main+0x1e4>)
 8000900:	f00c fe98 	bl	800d634 <registerSocketCallback>

  ret = m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_WPA_PSK_KEY, M2M_WIFI_CH_ALL);
 8000904:	23ff      	movs	r3, #255	@ 0xff
 8000906:	9300      	str	r3, [sp, #0]
 8000908:	4b2a      	ldr	r3, [pc, #168]	@ (80009b4 <main+0x1e8>)
 800090a:	2202      	movs	r2, #2
 800090c:	2107      	movs	r1, #7
 800090e:	482a      	ldr	r0, [pc, #168]	@ (80009b8 <main+0x1ec>)
 8000910:	f00a fc22 	bl	800b158 <m2m_wifi_connect>
 8000914:	4603      	mov	r3, r0
 8000916:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (M2M_SUCCESS != ret) {
 800091a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800091e:	2b00      	cmp	r3, #0
 8000920:	d005      	beq.n	800092e <main+0x162>
	  printf("main: m2m_wifi_connect call error!(%d)\r\n", ret);
 8000922:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8000926:	4619      	mov	r1, r3
 8000928:	4824      	ldr	r0, [pc, #144]	@ (80009bc <main+0x1f0>)
 800092a:	f00d fb9b 	bl	800e064 <iprintf>



  //SysTick_Config(SystemCoreClock/1000);

  wifi_connected = M2M_WIFI_CONNECTED;
 800092e:	4b24      	ldr	r3, [pc, #144]	@ (80009c0 <main+0x1f4>)
 8000930:	2201      	movs	r2, #1
 8000932:	701a      	strb	r2, [r3, #0]




  while(1) {
	  m2m_wifi_handle_events(NULL);
 8000934:	2000      	movs	r0, #0
 8000936:	f00a f9b4 	bl	800aca2 <m2m_wifi_handle_events>

	  if (wifi_connected == M2M_WIFI_CONNECTED) {
 800093a:	4b21      	ldr	r3, [pc, #132]	@ (80009c0 <main+0x1f4>)
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	2b01      	cmp	r3, #1
 8000940:	d1f8      	bne.n	8000934 <main+0x168>
		  if (controller_socket < 0) {
 8000942:	4b20      	ldr	r3, [pc, #128]	@ (80009c4 <main+0x1f8>)
 8000944:	f993 3000 	ldrsb.w	r3, [r3]
 8000948:	2b00      	cmp	r3, #0
 800094a:	daf3      	bge.n	8000934 <main+0x168>
			  if ((controller_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
 800094c:	2200      	movs	r2, #0
 800094e:	2101      	movs	r1, #1
 8000950:	2002      	movs	r0, #2
 8000952:	f00c fe85 	bl	800d660 <socket>
 8000956:	4603      	mov	r3, r0
 8000958:	461a      	mov	r2, r3
 800095a:	4b1a      	ldr	r3, [pc, #104]	@ (80009c4 <main+0x1f8>)
 800095c:	701a      	strb	r2, [r3, #0]
 800095e:	4b19      	ldr	r3, [pc, #100]	@ (80009c4 <main+0x1f8>)
 8000960:	f993 3000 	ldrsb.w	r3, [r3]
 8000964:	2b00      	cmp	r3, #0
 8000966:	da03      	bge.n	8000970 <main+0x1a4>
				  printf("main : failed to create TCP client socket error!\r\n");
 8000968:	4817      	ldr	r0, [pc, #92]	@ (80009c8 <main+0x1fc>)
 800096a:	f00d fbeb 	bl	800e144 <puts>
				  continue;
 800096e:	e00b      	b.n	8000988 <main+0x1bc>
			  }

			  // Connect server
			  ret = connect(controller_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in)) ;
 8000970:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <main+0x1f8>)
 8000972:	f993 3000 	ldrsb.w	r3, [r3]
 8000976:	f107 010c 	add.w	r1, r7, #12
 800097a:	2210      	movs	r2, #16
 800097c:	4618      	mov	r0, r3
 800097e:	f00c ff4b 	bl	800d818 <connect>
 8000982:	4603      	mov	r3, r0
 8000984:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	  m2m_wifi_handle_events(NULL);
 8000988:	e7d4      	b.n	8000934 <main+0x168>
 800098a:	bf00      	nop
 800098c:	0800eeb8 	.word	0x0800eeb8
 8000990:	200003b4 	.word	0x200003b4
 8000994:	40013800 	.word	0x40013800
 8000998:	46020c00 	.word	0x46020c00
 800099c:	0800eec8 	.word	0x0800eec8
 80009a0:	0800eee4 	.word	0x0800eee4
 80009a4:	1301a8c0 	.word	0x1301a8c0
 80009a8:	08000721 	.word	0x08000721
 80009ac:	0800ef04 	.word	0x0800ef04
 80009b0:	08000631 	.word	0x08000631
 80009b4:	0800ee6c 	.word	0x0800ee6c
 80009b8:	0800ee78 	.word	0x0800ee78
 80009bc:	0800ef2c 	.word	0x0800ef2c
 80009c0:	200009fc 	.word	0x200009fc
 80009c4:	20000006 	.word	0x20000006
 80009c8:	0800ef58 	.word	0x0800ef58

080009cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b09e      	sub	sp, #120	@ 0x78
 80009d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009d2:	f107 0318 	add.w	r3, r7, #24
 80009d6:	2260      	movs	r2, #96	@ 0x60
 80009d8:	2100      	movs	r1, #0
 80009da:	4618      	mov	r0, r3
 80009dc:	f00d fc92 	bl	800e304 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009e0:	463b      	mov	r3, r7
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	605a      	str	r2, [r3, #4]
 80009e8:	609a      	str	r2, [r3, #8]
 80009ea:	60da      	str	r2, [r3, #12]
 80009ec:	611a      	str	r2, [r3, #16]
 80009ee:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 80009f0:	2000      	movs	r0, #0
 80009f2:	f003 fa13 	bl	8003e1c <HAL_PWREx_ControlVoltageScaling>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80009fc:	f000 fb3a 	bl	8001074 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8000a00:	2312      	movs	r3, #18
 8000a02:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a08:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a0a:	2310      	movs	r3, #16
 8000a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000a12:	2310      	movs	r3, #16
 8000a14:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8000a16:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a20:	f107 0318 	add.w	r3, r7, #24
 8000a24:	4618      	mov	r0, r3
 8000a26:	f003 faa5 	bl	8003f74 <HAL_RCC_OscConfig>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000a30:	f000 fb20 	bl	8001074 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a34:	231f      	movs	r3, #31
 8000a36:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a40:	2300      	movs	r3, #0
 8000a42:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a44:	2300      	movs	r3, #0
 8000a46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a4c:	463b      	mov	r3, r7
 8000a4e:	2100      	movs	r1, #0
 8000a50:	4618      	mov	r0, r3
 8000a52:	f004 f96b 	bl	8004d2c <HAL_RCC_ClockConfig>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a5c:	f000 fb0a 	bl	8001074 <Error_Handler>
  }
}
 8000a60:	bf00      	nop
 8000a62:	3778      	adds	r7, #120	@ 0x78
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8000a6e:	f003 fa61 	bl	8003f34 <HAL_PWREx_EnableVddIO2>

  PWR_PVDTypeDef sConfigPVD = {0};
 8000a72:	463b      	mov	r3, r7
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	605a      	str	r2, [r3, #4]

  /*
   * PVD Configuration
   */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_7;
 8000a7a:	23e0      	movs	r3, #224	@ 0xe0
 8000a7c:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8000a82:	463b      	mov	r3, r7
 8000a84:	4618      	mov	r0, r3
 8000a86:	f003 f94b 	bl	8003d20 <HAL_PWR_ConfigPVD>

  /*
   * Enable the PVD Output
   */
  HAL_PWR_EnablePVD();
 8000a8a:	f003 f9b7 	bl	8003dfc <HAL_PWR_EnablePVD>
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
	...

08000a98 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b088      	sub	sp, #32
 8000a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a9e:	463b      	mov	r3, r7
 8000aa0:	2220      	movs	r2, #32
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f00d fc2d 	bl	800e304 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000aaa:	4b2f      	ldr	r3, [pc, #188]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000aac:	4a2f      	ldr	r2, [pc, #188]	@ (8000b6c <MX_ADC1_Init+0xd4>)
 8000aae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 8000ab6:	4b2c      	ldr	r3, [pc, #176]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 8000abc:	4b2a      	ldr	r3, [pc, #168]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	60da      	str	r2, [r3, #12]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ac2:	4b29      	ldr	r3, [pc, #164]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	615a      	str	r2, [r3, #20]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ac8:	4b27      	ldr	r3, [pc, #156]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ace:	4b26      	ldr	r3, [pc, #152]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000ad0:	2204      	movs	r2, #4
 8000ad2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ad4:	4b24      	ldr	r3, [pc, #144]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ada:	4b23      	ldr	r3, [pc, #140]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfConversion = 1;
 8000ae2:	4b21      	ldr	r3, [pc, #132]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ae8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000af0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000af6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000afc:	4b1a      	ldr	r3, [pc, #104]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000b04:	4b18      	ldr	r3, [pc, #96]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b0a:	4b17      	ldr	r3, [pc, #92]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000b10:	4b15      	ldr	r3, [pc, #84]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000b16:	4b14      	ldr	r3, [pc, #80]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000b1c:	4b12      	ldr	r3, [pc, #72]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b24:	4810      	ldr	r0, [pc, #64]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000b26:	f001 f9cb 	bl	8001ec0 <HAL_ADC_Init>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000b30:	f000 faa0 	bl	8001074 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000b34:	4b0e      	ldr	r3, [pc, #56]	@ (8000b70 <MX_ADC1_Init+0xd8>)
 8000b36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b38:	2306      	movs	r3, #6
 8000b3a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_5CYCLE;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000b40:	4b0c      	ldr	r3, [pc, #48]	@ (8000b74 <MX_ADC1_Init+0xdc>)
 8000b42:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b44:	2304      	movs	r3, #4
 8000b46:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b4c:	463b      	mov	r3, r7
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4805      	ldr	r0, [pc, #20]	@ (8000b68 <MX_ADC1_Init+0xd0>)
 8000b52:	f001 fc9d 	bl	8002490 <HAL_ADC_ConfigChannel>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000b5c:	f000 fa8a 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b60:	bf00      	nop
 8000b62:	3720      	adds	r7, #32
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	20000094 	.word	0x20000094
 8000b6c:	42028000 	.word	0x42028000
 8000b70:	04000002 	.word	0x04000002
 8000b74:	ffff0000 	.word	0xffff0000

08000b78 <MX_AES_Init>:
  * @brief AES Initialization Function
  * @param None
  * @retval None
  */
static void MX_AES_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE END AES_Init 0 */

  /* USER CODE BEGIN AES_Init 1 */

  /* USER CODE END AES_Init 1 */
  hcryp.Instance = AES;
 8000b7c:	4b16      	ldr	r3, [pc, #88]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000b7e:	4a17      	ldr	r2, [pc, #92]	@ (8000bdc <MX_AES_Init+0x64>)
 8000b80:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_NO_SWAP;
 8000b82:	4b15      	ldr	r3, [pc, #84]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8000b88:	4b13      	ldr	r3, [pc, #76]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyAES;
 8000b8e:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000b90:	4a13      	ldr	r2, [pc, #76]	@ (8000be0 <MX_AES_Init+0x68>)
 8000b92:	60da      	str	r2, [r3, #12]
  hcryp.Init.pInitVect = (uint32_t *)pInitVectAES;
 8000b94:	4b10      	ldr	r3, [pc, #64]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000b96:	4a13      	ldr	r2, [pc, #76]	@ (8000be4 <MX_AES_Init+0x6c>)
 8000b98:	611a      	str	r2, [r3, #16]
  hcryp.Init.Algorithm = CRYP_AES_GCM_GMAC;
 8000b9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000b9c:	2260      	movs	r2, #96	@ 0x60
 8000b9e:	615a      	str	r2, [r3, #20]
  hcryp.Init.Header = (uint32_t *)HeaderAES;
 8000ba0:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000ba2:	4a11      	ldr	r2, [pc, #68]	@ (8000be8 <MX_AES_Init+0x70>)
 8000ba4:	619a      	str	r2, [r3, #24]
  hcryp.Init.HeaderSize = 1;
 8000ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000ba8:	2201      	movs	r2, #1
 8000baa:	61da      	str	r2, [r3, #28]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_WORD;
 8000bac:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	625a      	str	r2, [r3, #36]	@ 0x24
  hcryp.Init.HeaderWidthUnit = CRYP_HEADERWIDTHUNIT_WORD;
 8000bb2:	4b09      	ldr	r3, [pc, #36]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	629a      	str	r2, [r3, #40]	@ 0x28
  hcryp.Init.KeyIVConfigSkip = CRYP_KEYIVCONFIG_ALWAYS;
 8000bb8:	4b07      	ldr	r3, [pc, #28]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hcryp.Init.KeyMode = CRYP_KEYMODE_NORMAL;
 8000bbe:	4b06      	ldr	r3, [pc, #24]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8000bc4:	4804      	ldr	r0, [pc, #16]	@ (8000bd8 <MX_AES_Init+0x60>)
 8000bc6:	f002 fc47 	bl	8003458 <HAL_CRYP_Init>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_AES_Init+0x5c>
  {
    Error_Handler();
 8000bd0:	f000 fa50 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN AES_Init 2 */

  /* USER CODE END AES_Init 2 */

}
 8000bd4:	bf00      	nop
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	20000120 	.word	0x20000120
 8000bdc:	420c0000 	.word	0x420c0000
 8000be0:	20000188 	.word	0x20000188
 8000be4:	20000198 	.word	0x20000198
 8000be8:	0800ffbc 	.word	0x0800ffbc

08000bec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c60 <MX_I2C1_Init+0x74>)
 8000bf2:	4a1c      	ldr	r2, [pc, #112]	@ (8000c64 <MX_I2C1_Init+0x78>)
 8000bf4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8000bf6:	4b1a      	ldr	r3, [pc, #104]	@ (8000c60 <MX_I2C1_Init+0x74>)
 8000bf8:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000bfc:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000bfe:	4b18      	ldr	r3, [pc, #96]	@ (8000c60 <MX_I2C1_Init+0x74>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c04:	4b16      	ldr	r3, [pc, #88]	@ (8000c60 <MX_I2C1_Init+0x74>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c0a:	4b15      	ldr	r3, [pc, #84]	@ (8000c60 <MX_I2C1_Init+0x74>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000c10:	4b13      	ldr	r3, [pc, #76]	@ (8000c60 <MX_I2C1_Init+0x74>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c16:	4b12      	ldr	r3, [pc, #72]	@ (8000c60 <MX_I2C1_Init+0x74>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c1c:	4b10      	ldr	r3, [pc, #64]	@ (8000c60 <MX_I2C1_Init+0x74>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c22:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <MX_I2C1_Init+0x74>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c28:	480d      	ldr	r0, [pc, #52]	@ (8000c60 <MX_I2C1_Init+0x74>)
 8000c2a:	f002 ff17 	bl	8003a5c <HAL_I2C_Init>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c34:	f000 fa1e 	bl	8001074 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4809      	ldr	r0, [pc, #36]	@ (8000c60 <MX_I2C1_Init+0x74>)
 8000c3c:	f002 ffa9 	bl	8003b92 <HAL_I2CEx_ConfigAnalogFilter>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000c46:	f000 fa15 	bl	8001074 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	4804      	ldr	r0, [pc, #16]	@ (8000c60 <MX_I2C1_Init+0x74>)
 8000c4e:	f002 ffeb 	bl	8003c28 <HAL_I2CEx_ConfigDigitalFilter>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000c58:	f000 fa0c 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c5c:	bf00      	nop
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	200001a8 	.word	0x200001a8
 8000c64:	40005400 	.word	0x40005400

08000c68 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f003 f827 	bl	8003cc0 <HAL_ICACHE_ConfigAssociativityMode>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000c78:	f000 f9fc 	bl	8001074 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000c7c:	f003 f840 	bl	8003d00 <HAL_ICACHE_Enable>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000c86:	f000 f9f5 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ca0:	4b30      	ldr	r3, [pc, #192]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000ca2:	4a31      	ldr	r2, [pc, #196]	@ (8000d68 <MX_SPI1_Init+0xd8>)
 8000ca4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ca6:	4b2f      	ldr	r3, [pc, #188]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000ca8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000cac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000cae:	4b2d      	ldr	r3, [pc, #180]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000cb4:	4b2b      	ldr	r3, [pc, #172]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000cb6:	2203      	movs	r2, #3
 8000cb8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cba:	4b2a      	ldr	r3, [pc, #168]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cc0:	4b28      	ldr	r3, [pc, #160]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000cc6:	4b27      	ldr	r3, [pc, #156]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000cc8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000ccc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000cce:	4b25      	ldr	r3, [pc, #148]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cd4:	4b23      	ldr	r3, [pc, #140]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cda:	4b22      	ldr	r3, [pc, #136]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ce0:	4b20      	ldr	r3, [pc, #128]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8000ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000ce8:	2207      	movs	r2, #7
 8000cea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cec:	4b1d      	ldr	r3, [pc, #116]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000cee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cf2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000d00:	4b18      	ldr	r3, [pc, #96]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000d06:	4b17      	ldr	r3, [pc, #92]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000d0c:	4b15      	ldr	r3, [pc, #84]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000d12:	4b14      	ldr	r3, [pc, #80]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000d18:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8000d1e:	4b11      	ldr	r3, [pc, #68]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8000d24:	4b0f      	ldr	r3, [pc, #60]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d2a:	480e      	ldr	r0, [pc, #56]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000d2c:	f007 fb26 	bl	800837c <HAL_SPI_Init>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <MX_SPI1_Init+0xaa>
  {
    Error_Handler();
 8000d36:	f000 f99d 	bl	8001074 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8000d3e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d42:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8000d44:	2300      	movs	r3, #0
 8000d46:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8000d48:	1d3b      	adds	r3, r7, #4
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4805      	ldr	r0, [pc, #20]	@ (8000d64 <MX_SPI1_Init+0xd4>)
 8000d4e:	f007 ff6e 	bl	8008c2e <HAL_SPIEx_SetConfigAutonomousMode>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_SPI1_Init+0xcc>
  {
    Error_Handler();
 8000d58:	f000 f98c 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d5c:	bf00      	nop
 8000d5e:	3710      	adds	r7, #16
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	200001fc 	.word	0x200001fc
 8000d68:	40013000 	.word	0x40013000

08000d6c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000d70:	4b22      	ldr	r3, [pc, #136]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000d72:	4a23      	ldr	r2, [pc, #140]	@ (8000e00 <MX_UART4_Init+0x94>)
 8000d74:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000d76:	4b21      	ldr	r3, [pc, #132]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000d78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d7c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000d7e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000d84:	4b1d      	ldr	r3, [pc, #116]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000d90:	4b1a      	ldr	r3, [pc, #104]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000d92:	220c      	movs	r2, #12
 8000d94:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d96:	4b19      	ldr	r3, [pc, #100]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d9c:	4b17      	ldr	r3, [pc, #92]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000da2:	4b16      	ldr	r3, [pc, #88]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000da8:	4b14      	ldr	r3, [pc, #80]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dae:	4b13      	ldr	r3, [pc, #76]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000db4:	4811      	ldr	r0, [pc, #68]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000db6:	f007 ff7b 	bl	8008cb0 <HAL_UART_Init>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000dc0:	f000 f958 	bl	8001074 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	480d      	ldr	r0, [pc, #52]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000dc8:	f008 fbc8 	bl	800955c <HAL_UARTEx_SetTxFifoThreshold>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000dd2:	f000 f94f 	bl	8001074 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4808      	ldr	r0, [pc, #32]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000dda:	f008 fbfd 	bl	80095d8 <HAL_UARTEx_SetRxFifoThreshold>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000de4:	f000 f946 	bl	8001074 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000de8:	4804      	ldr	r0, [pc, #16]	@ (8000dfc <MX_UART4_Init+0x90>)
 8000dea:	f008 fb7e 	bl	80094ea <HAL_UARTEx_DisableFifoMode>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000df4:	f000 f93e 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000df8:	bf00      	nop
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	2000028c 	.word	0x2000028c
 8000e00:	40004c00 	.word	0x40004c00

08000e04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e08:	4b22      	ldr	r3, [pc, #136]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e0a:	4a23      	ldr	r2, [pc, #140]	@ (8000e98 <MX_USART1_UART_Init+0x94>)
 8000e0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e0e:	4b21      	ldr	r3, [pc, #132]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e16:	4b1f      	ldr	r3, [pc, #124]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e22:	4b1c      	ldr	r3, [pc, #112]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e28:	4b1a      	ldr	r3, [pc, #104]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e2a:	220c      	movs	r2, #12
 8000e2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e2e:	4b19      	ldr	r3, [pc, #100]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e34:	4b17      	ldr	r3, [pc, #92]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e3a:	4b16      	ldr	r3, [pc, #88]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e40:	4b14      	ldr	r3, [pc, #80]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e46:	4b13      	ldr	r3, [pc, #76]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e4c:	4811      	ldr	r0, [pc, #68]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e4e:	f007 ff2f 	bl	8008cb0 <HAL_UART_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000e58:	f000 f90c 	bl	8001074 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	480d      	ldr	r0, [pc, #52]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e60:	f008 fb7c 	bl	800955c <HAL_UARTEx_SetTxFifoThreshold>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000e6a:	f000 f903 	bl	8001074 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e6e:	2100      	movs	r1, #0
 8000e70:	4808      	ldr	r0, [pc, #32]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e72:	f008 fbb1 	bl	80095d8 <HAL_UARTEx_SetRxFifoThreshold>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000e7c:	f000 f8fa 	bl	8001074 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000e80:	4804      	ldr	r0, [pc, #16]	@ (8000e94 <MX_USART1_UART_Init+0x90>)
 8000e82:	f008 fb32 	bl	80094ea <HAL_UARTEx_DisableFifoMode>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000e8c:	f000 f8f2 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	20000320 	.word	0x20000320
 8000e98:	40013800 	.word	0x40013800

08000e9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b08a      	sub	sp, #40	@ 0x28
 8000ea0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea2:	f107 0314 	add.w	r3, r7, #20
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	605a      	str	r2, [r3, #4]
 8000eac:	609a      	str	r2, [r3, #8]
 8000eae:	60da      	str	r2, [r3, #12]
 8000eb0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb2:	4b5c      	ldr	r3, [pc, #368]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000eb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000eb8:	4a5a      	ldr	r2, [pc, #360]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000eba:	f043 0304 	orr.w	r3, r3, #4
 8000ebe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ec2:	4b58      	ldr	r3, [pc, #352]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000ec4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ec8:	f003 0304 	and.w	r3, r3, #4
 8000ecc:	613b      	str	r3, [r7, #16]
 8000ece:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed0:	4b54      	ldr	r3, [pc, #336]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000ed2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ed6:	4a53      	ldr	r2, [pc, #332]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ee0:	4b50      	ldr	r3, [pc, #320]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000ee2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eee:	4b4d      	ldr	r3, [pc, #308]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000ef0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ef4:	4a4b      	ldr	r2, [pc, #300]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000ef6:	f043 0302 	orr.w	r3, r3, #2
 8000efa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000efe:	4b49      	ldr	r3, [pc, #292]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000f00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f04:	f003 0302 	and.w	r3, r3, #2
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f0c:	4b45      	ldr	r3, [pc, #276]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000f0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f12:	4a44      	ldr	r2, [pc, #272]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000f14:	f043 0308 	orr.w	r3, r3, #8
 8000f18:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f1c:	4b41      	ldr	r3, [pc, #260]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000f1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f22:	f003 0308 	and.w	r3, r3, #8
 8000f26:	607b      	str	r3, [r7, #4]
 8000f28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f2a:	4b3e      	ldr	r3, [pc, #248]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000f2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f30:	4a3c      	ldr	r2, [pc, #240]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000f32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f36:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f3a:	4b3a      	ldr	r3, [pc, #232]	@ (8001024 <MX_GPIO_Init+0x188>)
 8000f3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f44:	603b      	str	r3, [r7, #0]
 8000f46:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WIFI_CHIP_ENABLE_GPIO_Port, WIFI_CHIP_ENABLE_Pin, GPIO_PIN_RESET);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f4e:	4836      	ldr	r0, [pc, #216]	@ (8001028 <MX_GPIO_Init+0x18c>)
 8000f50:	f002 fd16 	bl	8003980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, WIFI_RESET_Pin|WIFI_CS_Pin, GPIO_PIN_RESET);
 8000f54:	2200      	movs	r2, #0
 8000f56:	f44f 4190 	mov.w	r1, #18432	@ 0x4800
 8000f5a:	4834      	ldr	r0, [pc, #208]	@ (800102c <MX_GPIO_Init+0x190>)
 8000f5c:	f002 fd10 	bl	8003980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2104      	movs	r1, #4
 8000f64:	4832      	ldr	r0, [pc, #200]	@ (8001030 <MX_GPIO_Init+0x194>)
 8000f66:	f002 fd0b 	bl	8003980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WIFI_WAKE_GPIO_Port, WIFI_WAKE_Pin, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2140      	movs	r1, #64	@ 0x40
 8000f6e:	4831      	ldr	r0, [pc, #196]	@ (8001034 <MX_GPIO_Init+0x198>)
 8000f70:	f002 fd06 	bl	8003980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : WIFI_CHIP_ENABLE_Pin */
  GPIO_InitStruct.Pin = WIFI_CHIP_ENABLE_Pin;
 8000f74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f82:	2300      	movs	r3, #0
 8000f84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WIFI_CHIP_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4826      	ldr	r0, [pc, #152]	@ (8001028 <MX_GPIO_Init+0x18c>)
 8000f8e:	f002 fb1f 	bl	80035d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : WIFI_RESET_Pin WIFI_CS_Pin */
  GPIO_InitStruct.Pin = WIFI_RESET_Pin|WIFI_CS_Pin;
 8000f92:	f44f 4390 	mov.w	r3, #18432	@ 0x4800
 8000f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4820      	ldr	r0, [pc, #128]	@ (800102c <MX_GPIO_Init+0x190>)
 8000fac:	f002 fb10 	bl	80035d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_INTERRUPT_Pin */
  GPIO_InitStruct.Pin = WIFI_INTERRUPT_Pin;
 8000fb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fb6:	4b20      	ldr	r3, [pc, #128]	@ (8001038 <MX_GPIO_Init+0x19c>)
 8000fb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WIFI_INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4819      	ldr	r0, [pc, #100]	@ (800102c <MX_GPIO_Init+0x190>)
 8000fc6:	f002 fb03 	bl	80035d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8000fca:	2304      	movs	r3, #4
 8000fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8000fda:	f107 0314 	add.w	r3, r7, #20
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4813      	ldr	r0, [pc, #76]	@ (8001030 <MX_GPIO_Init+0x194>)
 8000fe2:	f002 faf5 	bl	80035d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_WAKE_Pin */
  GPIO_InitStruct.Pin = WIFI_WAKE_Pin;
 8000fe6:	2340      	movs	r3, #64	@ 0x40
 8000fe8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WIFI_WAKE_GPIO_Port, &GPIO_InitStruct);
 8000ff6:	f107 0314 	add.w	r3, r7, #20
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	480d      	ldr	r0, [pc, #52]	@ (8001034 <MX_GPIO_Init+0x198>)
 8000ffe:	f002 fae7 	bl	80035d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001002:	2380      	movs	r3, #128	@ 0x80
 8001004:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001006:	2303      	movs	r3, #3
 8001008:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	4804      	ldr	r0, [pc, #16]	@ (8001028 <MX_GPIO_Init+0x18c>)
 8001016:	f002 fadb 	bl	80035d0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800101a:	bf00      	nop
 800101c:	3728      	adds	r7, #40	@ 0x28
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	46020c00 	.word	0x46020c00
 8001028:	42020400 	.word	0x42020400
 800102c:	42020c00 	.word	0x42020c00
 8001030:	42021800 	.word	0x42021800
 8001034:	42020800 	.word	0x42020800
 8001038:	10110000 	.word	0x10110000

0800103c <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af00      	add	r7, sp, #0
 8001042:	60f8      	str	r0, [r7, #12]
 8001044:	60b9      	str	r1, [r7, #8]
 8001046:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]
 800104c:	e009      	b.n	8001062 <_write+0x26>
		ITM_SendChar(*ptr++);
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	1c5a      	adds	r2, r3, #1
 8001052:	60ba      	str	r2, [r7, #8]
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff faa6 	bl	80005a8 <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	3301      	adds	r3, #1
 8001060:	617b      	str	r3, [r7, #20]
 8001062:	697a      	ldr	r2, [r7, #20]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	429a      	cmp	r2, r3
 8001068:	dbf1      	blt.n	800104e <_write+0x12>
	}
	return len;
 800106a:	687b      	ldr	r3, [r7, #4]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3718      	adds	r7, #24
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001078:	b672      	cpsid	i
}
 800107a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <Error_Handler+0x8>

08001080 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001086:	4b0a      	ldr	r3, [pc, #40]	@ (80010b0 <HAL_MspInit+0x30>)
 8001088:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800108c:	4a08      	ldr	r2, [pc, #32]	@ (80010b0 <HAL_MspInit+0x30>)
 800108e:	f043 0304 	orr.w	r3, r3, #4
 8001092:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001096:	4b06      	ldr	r3, [pc, #24]	@ (80010b0 <HAL_MspInit+0x30>)
 8001098:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800109c:	f003 0304 	and.w	r3, r3, #4
 80010a0:	607b      	str	r3, [r7, #4]
 80010a2:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddA();
 80010a4:	f002 ff56 	bl	8003f54 <HAL_PWREx_EnableVddA>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010a8:	bf00      	nop
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	46020c00 	.word	0x46020c00

080010b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b0c0      	sub	sp, #256	@ 0x100
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010bc:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	60da      	str	r2, [r3, #12]
 80010ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010cc:	f107 0310 	add.w	r3, r7, #16
 80010d0:	22d8      	movs	r2, #216	@ 0xd8
 80010d2:	2100      	movs	r1, #0
 80010d4:	4618      	mov	r0, r3
 80010d6:	f00d f915 	bl	800e304 <memset>
  if(hadc->Instance==ADC1)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a24      	ldr	r2, [pc, #144]	@ (8001170 <HAL_ADC_MspInit+0xbc>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d140      	bne.n	8001166 <HAL_ADC_MspInit+0xb2>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80010e4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80010e8:	f04f 0300 	mov.w	r3, #0
 80010ec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSI;
 80010f0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80010f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010f8:	f107 0310 	add.w	r3, r7, #16
 80010fc:	4618      	mov	r0, r3
 80010fe:	f004 f9e5 	bl	80054cc <HAL_RCCEx_PeriphCLKConfig>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <HAL_ADC_MspInit+0x58>
    {
      Error_Handler();
 8001108:	f7ff ffb4 	bl	8001074 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800110c:	4b19      	ldr	r3, [pc, #100]	@ (8001174 <HAL_ADC_MspInit+0xc0>)
 800110e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001112:	4a18      	ldr	r2, [pc, #96]	@ (8001174 <HAL_ADC_MspInit+0xc0>)
 8001114:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001118:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800111c:	4b15      	ldr	r3, [pc, #84]	@ (8001174 <HAL_ADC_MspInit+0xc0>)
 800111e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001122:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800112a:	4b12      	ldr	r3, [pc, #72]	@ (8001174 <HAL_ADC_MspInit+0xc0>)
 800112c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001130:	4a10      	ldr	r2, [pc, #64]	@ (8001174 <HAL_ADC_MspInit+0xc0>)
 8001132:	f043 0304 	orr.w	r3, r3, #4
 8001136:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800113a:	4b0e      	ldr	r3, [pc, #56]	@ (8001174 <HAL_ADC_MspInit+0xc0>)
 800113c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001140:	f003 0304 	and.w	r3, r3, #4
 8001144:	60bb      	str	r3, [r7, #8]
 8001146:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001148:	2303      	movs	r3, #3
 800114a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800114e:	2303      	movs	r3, #3
 8001150:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800115a:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800115e:	4619      	mov	r1, r3
 8001160:	4805      	ldr	r0, [pc, #20]	@ (8001178 <HAL_ADC_MspInit+0xc4>)
 8001162:	f002 fa35 	bl	80035d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001166:	bf00      	nop
 8001168:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	42028000 	.word	0x42028000
 8001174:	46020c00 	.word	0x46020c00
 8001178:	42020800 	.word	0x42020800

0800117c <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==AES)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a0b      	ldr	r2, [pc, #44]	@ (80011b8 <HAL_CRYP_MspInit+0x3c>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d10e      	bne.n	80011ac <HAL_CRYP_MspInit+0x30>
  {
  /* USER CODE BEGIN AES_MspInit 0 */

  /* USER CODE END AES_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_AES_CLK_ENABLE();
 800118e:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <HAL_CRYP_MspInit+0x40>)
 8001190:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001194:	4a09      	ldr	r2, [pc, #36]	@ (80011bc <HAL_CRYP_MspInit+0x40>)
 8001196:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800119a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800119e:	4b07      	ldr	r3, [pc, #28]	@ (80011bc <HAL_CRYP_MspInit+0x40>)
 80011a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN AES_MspInit 1 */

  /* USER CODE END AES_MspInit 1 */
  }

}
 80011ac:	bf00      	nop
 80011ae:	3714      	adds	r7, #20
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	420c0000 	.word	0x420c0000
 80011bc:	46020c00 	.word	0x46020c00

080011c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b0c0      	sub	sp, #256	@ 0x100
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011d8:	f107 0310 	add.w	r3, r7, #16
 80011dc:	22d8      	movs	r2, #216	@ 0xd8
 80011de:	2100      	movs	r1, #0
 80011e0:	4618      	mov	r0, r3
 80011e2:	f00d f88f 	bl	800e304 <memset>
  if(hi2c->Instance==I2C1)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a27      	ldr	r2, [pc, #156]	@ (8001288 <HAL_I2C_MspInit+0xc8>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d145      	bne.n	800127c <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011f0:	f04f 0240 	mov.w	r2, #64	@ 0x40
 80011f4:	f04f 0300 	mov.w	r3, #0
 80011f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80011fc:	2300      	movs	r3, #0
 80011fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001200:	f107 0310 	add.w	r3, r7, #16
 8001204:	4618      	mov	r0, r3
 8001206:	f004 f961 	bl	80054cc <HAL_RCCEx_PeriphCLKConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001210:	f7ff ff30 	bl	8001074 <Error_Handler>
    }

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001214:	4b1d      	ldr	r3, [pc, #116]	@ (800128c <HAL_I2C_MspInit+0xcc>)
 8001216:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800121a:	4a1c      	ldr	r2, [pc, #112]	@ (800128c <HAL_I2C_MspInit+0xcc>)
 800121c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001220:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001224:	4b19      	ldr	r3, [pc, #100]	@ (800128c <HAL_I2C_MspInit+0xcc>)
 8001226:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800122a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PG13     ------> I2C1_SDA
    PG14     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001232:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001236:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800123a:	2312      	movs	r3, #18
 800123c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001246:	2300      	movs	r3, #0
 8001248:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800124c:	2304      	movs	r3, #4
 800124e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001252:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001256:	4619      	mov	r1, r3
 8001258:	480d      	ldr	r0, [pc, #52]	@ (8001290 <HAL_I2C_MspInit+0xd0>)
 800125a:	f002 f9b9 	bl	80035d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800125e:	4b0b      	ldr	r3, [pc, #44]	@ (800128c <HAL_I2C_MspInit+0xcc>)
 8001260:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001264:	4a09      	ldr	r2, [pc, #36]	@ (800128c <HAL_I2C_MspInit+0xcc>)
 8001266:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800126a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800126e:	4b07      	ldr	r3, [pc, #28]	@ (800128c <HAL_I2C_MspInit+0xcc>)
 8001270:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001274:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001278:	60bb      	str	r3, [r7, #8]
 800127a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800127c:	bf00      	nop
 800127e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40005400 	.word	0x40005400
 800128c:	46020c00 	.word	0x46020c00
 8001290:	42021800 	.word	0x42021800

08001294 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b0c0      	sub	sp, #256	@ 0x100
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]
 80012aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012ac:	f107 0310 	add.w	r3, r7, #16
 80012b0:	22d8      	movs	r2, #216	@ 0xd8
 80012b2:	2100      	movs	r1, #0
 80012b4:	4618      	mov	r0, r3
 80012b6:	f00d f825 	bl	800e304 <memset>
  if(hspi->Instance==SPI1)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a27      	ldr	r2, [pc, #156]	@ (800135c <HAL_SPI_MspInit+0xc8>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d146      	bne.n	8001352 <HAL_SPI_MspInit+0xbe>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80012c4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80012c8:	f04f 0300 	mov.w	r3, #0
 80012cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 80012d0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80012d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012d8:	f107 0310 	add.w	r3, r7, #16
 80012dc:	4618      	mov	r0, r3
 80012de:	f004 f8f5 	bl	80054cc <HAL_RCCEx_PeriphCLKConfig>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 80012e8:	f7ff fec4 	bl	8001074 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001360 <HAL_SPI_MspInit+0xcc>)
 80012ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80012f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001360 <HAL_SPI_MspInit+0xcc>)
 80012f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012f8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80012fc:	4b18      	ldr	r3, [pc, #96]	@ (8001360 <HAL_SPI_MspInit+0xcc>)
 80012fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001302:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001306:	60fb      	str	r3, [r7, #12]
 8001308:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800130a:	4b15      	ldr	r3, [pc, #84]	@ (8001360 <HAL_SPI_MspInit+0xcc>)
 800130c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001310:	4a13      	ldr	r2, [pc, #76]	@ (8001360 <HAL_SPI_MspInit+0xcc>)
 8001312:	f043 0301 	orr.w	r3, r3, #1
 8001316:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800131a:	4b11      	ldr	r3, [pc, #68]	@ (8001360 <HAL_SPI_MspInit+0xcc>)
 800131c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001320:	f003 0301 	and.w	r3, r3, #1
 8001324:	60bb      	str	r3, [r7, #8]
 8001326:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = WIFI_SCK_Pin|WIFI_MISO_Pin|WIFI_MOSI_Pin;
 8001328:	23e0      	movs	r3, #224	@ 0xe0
 800132a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132e:	2302      	movs	r3, #2
 8001330:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2300      	movs	r3, #0
 800133c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001340:	2305      	movs	r3, #5
 8001342:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001346:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800134a:	4619      	mov	r1, r3
 800134c:	4805      	ldr	r0, [pc, #20]	@ (8001364 <HAL_SPI_MspInit+0xd0>)
 800134e:	f002 f93f 	bl	80035d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001352:	bf00      	nop
 8001354:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40013000 	.word	0x40013000
 8001360:	46020c00 	.word	0x46020c00
 8001364:	42020000 	.word	0x42020000

08001368 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b0c2      	sub	sp, #264	@ 0x108
 800136c:	af00      	add	r7, sp, #0
 800136e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001372:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001376:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001378:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
 8001386:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001388:	f107 0318 	add.w	r3, r7, #24
 800138c:	22d8      	movs	r2, #216	@ 0xd8
 800138e:	2100      	movs	r1, #0
 8001390:	4618      	mov	r0, r3
 8001392:	f00c ffb7 	bl	800e304 <memset>
  if(huart->Instance==UART4)
 8001396:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800139a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a52      	ldr	r2, [pc, #328]	@ (80014ec <HAL_UART_MspInit+0x184>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d145      	bne.n	8001434 <HAL_UART_MspInit+0xcc>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80013a8:	f04f 0208 	mov.w	r2, #8
 80013ac:	f04f 0300 	mov.w	r3, #0
 80013b0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80013b4:	2300      	movs	r3, #0
 80013b6:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013b8:	f107 0318 	add.w	r3, r7, #24
 80013bc:	4618      	mov	r0, r3
 80013be:	f004 f885 	bl	80054cc <HAL_RCCEx_PeriphCLKConfig>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <HAL_UART_MspInit+0x64>
    {
      Error_Handler();
 80013c8:	f7ff fe54 	bl	8001074 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80013cc:	4b48      	ldr	r3, [pc, #288]	@ (80014f0 <HAL_UART_MspInit+0x188>)
 80013ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80013d2:	4a47      	ldr	r2, [pc, #284]	@ (80014f0 <HAL_UART_MspInit+0x188>)
 80013d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80013d8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80013dc:	4b44      	ldr	r3, [pc, #272]	@ (80014f0 <HAL_UART_MspInit+0x188>)
 80013de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80013e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80013e6:	617b      	str	r3, [r7, #20]
 80013e8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	4b41      	ldr	r3, [pc, #260]	@ (80014f0 <HAL_UART_MspInit+0x188>)
 80013ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013f0:	4a3f      	ldr	r2, [pc, #252]	@ (80014f0 <HAL_UART_MspInit+0x188>)
 80013f2:	f043 0301 	orr.w	r3, r3, #1
 80013f6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013fa:	4b3d      	ldr	r3, [pc, #244]	@ (80014f0 <HAL_UART_MspInit+0x188>)
 80013fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001400:	f003 0301 	and.w	r3, r3, #1
 8001404:	613b      	str	r3, [r7, #16]
 8001406:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001408:	2303      	movs	r3, #3
 800140a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140e:	2302      	movs	r3, #2
 8001410:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141a:	2300      	movs	r3, #0
 800141c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001420:	2308      	movs	r3, #8
 8001422:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001426:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800142a:	4619      	mov	r1, r3
 800142c:	4831      	ldr	r0, [pc, #196]	@ (80014f4 <HAL_UART_MspInit+0x18c>)
 800142e:	f002 f8cf 	bl	80035d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001432:	e056      	b.n	80014e2 <HAL_UART_MspInit+0x17a>
  else if(huart->Instance==USART1)
 8001434:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001438:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a2d      	ldr	r2, [pc, #180]	@ (80014f8 <HAL_UART_MspInit+0x190>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d14d      	bne.n	80014e2 <HAL_UART_MspInit+0x17a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001446:	f04f 0201 	mov.w	r2, #1
 800144a:	f04f 0300 	mov.w	r3, #0
 800144e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001452:	2300      	movs	r3, #0
 8001454:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001456:	f107 0318 	add.w	r3, r7, #24
 800145a:	4618      	mov	r0, r3
 800145c:	f004 f836 	bl	80054cc <HAL_RCCEx_PeriphCLKConfig>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <HAL_UART_MspInit+0x102>
      Error_Handler();
 8001466:	f7ff fe05 	bl	8001074 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800146a:	4b21      	ldr	r3, [pc, #132]	@ (80014f0 <HAL_UART_MspInit+0x188>)
 800146c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001470:	4a1f      	ldr	r2, [pc, #124]	@ (80014f0 <HAL_UART_MspInit+0x188>)
 8001472:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001476:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800147a:	4b1d      	ldr	r3, [pc, #116]	@ (80014f0 <HAL_UART_MspInit+0x188>)
 800147c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001480:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001484:	60fb      	str	r3, [r7, #12]
 8001486:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001488:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <HAL_UART_MspInit+0x188>)
 800148a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800148e:	4a18      	ldr	r2, [pc, #96]	@ (80014f0 <HAL_UART_MspInit+0x188>)
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001498:	4b15      	ldr	r3, [pc, #84]	@ (80014f0 <HAL_UART_MspInit+0x188>)
 800149a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800149e:	f003 0201 	and.w	r2, r3, #1
 80014a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80014a6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80014b0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80014b4:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80014b6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80014ba:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014be:	2302      	movs	r3, #2
 80014c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ca:	2300      	movs	r3, #0
 80014cc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014d0:	2307      	movs	r3, #7
 80014d2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d6:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80014da:	4619      	mov	r1, r3
 80014dc:	4805      	ldr	r0, [pc, #20]	@ (80014f4 <HAL_UART_MspInit+0x18c>)
 80014de:	f002 f877 	bl	80035d0 <HAL_GPIO_Init>
}
 80014e2:	bf00      	nop
 80014e4:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	40004c00 	.word	0x40004c00
 80014f0:	46020c00 	.word	0x46020c00
 80014f4:	42020000 	.word	0x42020000
 80014f8:	40013800 	.word	0x40013800

080014fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001500:	bf00      	nop
 8001502:	e7fd      	b.n	8001500 <NMI_Handler+0x4>

08001504 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001508:	2104      	movs	r1, #4
 800150a:	4802      	ldr	r0, [pc, #8]	@ (8001514 <HardFault_Handler+0x10>)
 800150c:	f002 fa50 	bl	80039b0 <HAL_GPIO_TogglePin>
 8001510:	e7fa      	b.n	8001508 <HardFault_Handler+0x4>
 8001512:	bf00      	nop
 8001514:	42021800 	.word	0x42021800

08001518 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <MemManage_Handler+0x4>

08001520 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <BusFault_Handler+0x4>

08001528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <UsageFault_Handler+0x4>

08001530 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr

0800153e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800153e:	b480      	push	{r7}
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001542:	bf00      	nop
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr

0800155a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800155e:	f000 f991 	bl	8001884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}

08001566 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001566:	b580      	push	{r7, lr}
 8001568:	b086      	sub	sp, #24
 800156a:	af00      	add	r7, sp, #0
 800156c:	60f8      	str	r0, [r7, #12]
 800156e:	60b9      	str	r1, [r7, #8]
 8001570:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001572:	2300      	movs	r3, #0
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	e00a      	b.n	800158e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001578:	f3af 8000 	nop.w
 800157c:	4601      	mov	r1, r0
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	1c5a      	adds	r2, r3, #1
 8001582:	60ba      	str	r2, [r7, #8]
 8001584:	b2ca      	uxtb	r2, r1
 8001586:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	3301      	adds	r3, #1
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	697a      	ldr	r2, [r7, #20]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	429a      	cmp	r2, r3
 8001594:	dbf0      	blt.n	8001578 <_read+0x12>
  }

  return len;
 8001596:	687b      	ldr	r3, [r7, #4]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015c8:	605a      	str	r2, [r3, #4]
  return 0;
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <_isatty>:

int _isatty(int file)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015e0:	2301      	movs	r3, #1
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015ee:	b480      	push	{r7}
 80015f0:	b085      	sub	sp, #20
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	60f8      	str	r0, [r7, #12]
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001610:	4a14      	ldr	r2, [pc, #80]	@ (8001664 <_sbrk+0x5c>)
 8001612:	4b15      	ldr	r3, [pc, #84]	@ (8001668 <_sbrk+0x60>)
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800161c:	4b13      	ldr	r3, [pc, #76]	@ (800166c <_sbrk+0x64>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d102      	bne.n	800162a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001624:	4b11      	ldr	r3, [pc, #68]	@ (800166c <_sbrk+0x64>)
 8001626:	4a12      	ldr	r2, [pc, #72]	@ (8001670 <_sbrk+0x68>)
 8001628:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800162a:	4b10      	ldr	r3, [pc, #64]	@ (800166c <_sbrk+0x64>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4413      	add	r3, r2
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	429a      	cmp	r2, r3
 8001636:	d207      	bcs.n	8001648 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001638:	f00c fec2 	bl	800e3c0 <__errno>
 800163c:	4603      	mov	r3, r0
 800163e:	220c      	movs	r2, #12
 8001640:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001642:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001646:	e009      	b.n	800165c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001648:	4b08      	ldr	r3, [pc, #32]	@ (800166c <_sbrk+0x64>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800164e:	4b07      	ldr	r3, [pc, #28]	@ (800166c <_sbrk+0x64>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4413      	add	r3, r2
 8001656:	4a05      	ldr	r2, [pc, #20]	@ (800166c <_sbrk+0x64>)
 8001658:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800165a:	68fb      	ldr	r3, [r7, #12]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3718      	adds	r7, #24
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20270000 	.word	0x20270000
 8001668:	00000400 	.word	0x00000400
 800166c:	20000a00 	.word	0x20000a00
 8001670:	20000e30 	.word	0x20000e30

08001674 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001678:	4b18      	ldr	r3, [pc, #96]	@ (80016dc <SystemInit+0x68>)
 800167a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800167e:	4a17      	ldr	r2, [pc, #92]	@ (80016dc <SystemInit+0x68>)
 8001680:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001684:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8001688:	4b15      	ldr	r3, [pc, #84]	@ (80016e0 <SystemInit+0x6c>)
 800168a:	2201      	movs	r2, #1
 800168c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800168e:	4b14      	ldr	r3, [pc, #80]	@ (80016e0 <SystemInit+0x6c>)
 8001690:	2200      	movs	r2, #0
 8001692:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001694:	4b12      	ldr	r3, [pc, #72]	@ (80016e0 <SystemInit+0x6c>)
 8001696:	2200      	movs	r2, #0
 8001698:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800169a:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <SystemInit+0x6c>)
 800169c:	2200      	movs	r2, #0
 800169e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80016a0:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <SystemInit+0x6c>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a0e      	ldr	r2, [pc, #56]	@ (80016e0 <SystemInit+0x6c>)
 80016a6:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80016aa:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80016ae:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80016b0:	4b0b      	ldr	r3, [pc, #44]	@ (80016e0 <SystemInit+0x6c>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80016b6:	4b0a      	ldr	r3, [pc, #40]	@ (80016e0 <SystemInit+0x6c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a09      	ldr	r2, [pc, #36]	@ (80016e0 <SystemInit+0x6c>)
 80016bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016c0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80016c2:	4b07      	ldr	r3, [pc, #28]	@ (80016e0 <SystemInit+0x6c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80016c8:	4b04      	ldr	r3, [pc, #16]	@ (80016dc <SystemInit+0x68>)
 80016ca:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80016ce:	609a      	str	r2, [r3, #8]
  #endif
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	e000ed00 	.word	0xe000ed00
 80016e0:	46020c00 	.word	0x46020c00

080016e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80016e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800171c <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80016e8:	f7ff ffc4 	bl	8001674 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80016ec:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80016ee:	e003      	b.n	80016f8 <LoopCopyDataInit>

080016f0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80016f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80016f2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80016f4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80016f6:	3104      	adds	r1, #4

080016f8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80016f8:	480a      	ldr	r0, [pc, #40]	@ (8001724 <LoopForever+0xa>)
	ldr	r3, =_edata
 80016fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <LoopForever+0xe>)
	adds	r2, r0, r1
 80016fc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80016fe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001700:	d3f6      	bcc.n	80016f0 <CopyDataInit>
	ldr	r2, =_sbss
 8001702:	4a0a      	ldr	r2, [pc, #40]	@ (800172c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001704:	e002      	b.n	800170c <LoopFillZerobss>

08001706 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001706:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001708:	f842 3b04 	str.w	r3, [r2], #4

0800170c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800170c:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <LoopForever+0x16>)
	cmp	r2, r3
 800170e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001710:	d3f9      	bcc.n	8001706 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001712:	f00c fe5b 	bl	800e3cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001716:	f7ff f859 	bl	80007cc <main>

0800171a <LoopForever>:

LoopForever:
    b LoopForever
 800171a:	e7fe      	b.n	800171a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800171c:	20270000 	.word	0x20270000
	ldr	r3, =_sidata
 8001720:	080103c8 	.word	0x080103c8
	ldr	r0, =_sdata
 8001724:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001728:	20000078 	.word	0x20000078
	ldr	r2, =_sbss
 800172c:	20000078 	.word	0x20000078
	ldr	r3, = _ebss
 8001730:	20000e2e 	.word	0x20000e2e

08001734 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001734:	e7fe      	b.n	8001734 <ADC1_2_IRQHandler>
	...

08001738 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800173c:	4b12      	ldr	r3, [pc, #72]	@ (8001788 <HAL_Init+0x50>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a11      	ldr	r2, [pc, #68]	@ (8001788 <HAL_Init+0x50>)
 8001742:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001746:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001748:	2003      	movs	r0, #3
 800174a:	f001 fd90 	bl	800326e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800174e:	f003 fcdf 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8001752:	4602      	mov	r2, r0
 8001754:	4b0d      	ldr	r3, [pc, #52]	@ (800178c <HAL_Init+0x54>)
 8001756:	6a1b      	ldr	r3, [r3, #32]
 8001758:	f003 030f 	and.w	r3, r3, #15
 800175c:	490c      	ldr	r1, [pc, #48]	@ (8001790 <HAL_Init+0x58>)
 800175e:	5ccb      	ldrb	r3, [r1, r3]
 8001760:	fa22 f303 	lsr.w	r3, r2, r3
 8001764:	4a0b      	ldr	r2, [pc, #44]	@ (8001794 <HAL_Init+0x5c>)
 8001766:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001768:	2004      	movs	r0, #4
 800176a:	f001 fde3 	bl	8003334 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800176e:	200f      	movs	r0, #15
 8001770:	f000 f812 	bl	8001798 <HAL_InitTick>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e002      	b.n	8001784 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800177e:	f7ff fc7f 	bl	8001080 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001782:	2300      	movs	r3, #0
}
 8001784:	4618      	mov	r0, r3
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40022000 	.word	0x40022000
 800178c:	46020c00 	.word	0x46020c00
 8001790:	0800ffc0 	.word	0x0800ffc0
 8001794:	20000008 	.word	0x20000008

08001798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80017a0:	2300      	movs	r3, #0
 80017a2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80017a4:	4b33      	ldr	r3, [pc, #204]	@ (8001874 <HAL_InitTick+0xdc>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d101      	bne.n	80017b0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e05c      	b.n	800186a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80017b0:	4b31      	ldr	r3, [pc, #196]	@ (8001878 <HAL_InitTick+0xe0>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	2b04      	cmp	r3, #4
 80017ba:	d10c      	bne.n	80017d6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80017bc:	4b2f      	ldr	r3, [pc, #188]	@ (800187c <HAL_InitTick+0xe4>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001874 <HAL_InitTick+0xdc>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	4619      	mov	r1, r3
 80017c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	e037      	b.n	8001846 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80017d6:	f001 fe05 	bl	80033e4 <HAL_SYSTICK_GetCLKSourceConfig>
 80017da:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d023      	beq.n	800182a <HAL_InitTick+0x92>
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d82d      	bhi.n	8001844 <HAL_InitTick+0xac>
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d003      	beq.n	80017f6 <HAL_InitTick+0x5e>
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d00d      	beq.n	8001810 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80017f4:	e026      	b.n	8001844 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80017f6:	4b21      	ldr	r3, [pc, #132]	@ (800187c <HAL_InitTick+0xe4>)
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001874 <HAL_InitTick+0xdc>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	4619      	mov	r1, r3
 8001800:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001804:	fbb3 f3f1 	udiv	r3, r3, r1
 8001808:	fbb2 f3f3 	udiv	r3, r2, r3
 800180c:	60fb      	str	r3, [r7, #12]
        break;
 800180e:	e01a      	b.n	8001846 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001810:	4b18      	ldr	r3, [pc, #96]	@ (8001874 <HAL_InitTick+0xdc>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	461a      	mov	r2, r3
 8001816:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800181a:	fbb3 f3f2 	udiv	r3, r3, r2
 800181e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001822:	fbb2 f3f3 	udiv	r3, r2, r3
 8001826:	60fb      	str	r3, [r7, #12]
        break;
 8001828:	e00d      	b.n	8001846 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800182a:	4b12      	ldr	r3, [pc, #72]	@ (8001874 <HAL_InitTick+0xdc>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	461a      	mov	r2, r3
 8001830:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001834:	fbb3 f3f2 	udiv	r3, r3, r2
 8001838:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800183c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001840:	60fb      	str	r3, [r7, #12]
        break;
 8001842:	e000      	b.n	8001846 <HAL_InitTick+0xae>
        break;
 8001844:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001846:	68f8      	ldr	r0, [r7, #12]
 8001848:	f001 fd52 	bl	80032f0 <HAL_SYSTICK_Config>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e009      	b.n	800186a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001856:	2200      	movs	r2, #0
 8001858:	6879      	ldr	r1, [r7, #4]
 800185a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800185e:	f001 fd11 	bl	8003284 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001862:	4a07      	ldr	r2, [pc, #28]	@ (8001880 <HAL_InitTick+0xe8>)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000010 	.word	0x20000010
 8001878:	e000e010 	.word	0xe000e010
 800187c:	20000008 	.word	0x20000008
 8001880:	2000000c 	.word	0x2000000c

08001884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001888:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <HAL_IncTick+0x20>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	4b06      	ldr	r3, [pc, #24]	@ (80018a8 <HAL_IncTick+0x24>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4413      	add	r3, r2
 8001894:	4a04      	ldr	r2, [pc, #16]	@ (80018a8 <HAL_IncTick+0x24>)
 8001896:	6013      	str	r3, [r2, #0]
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	20000010 	.word	0x20000010
 80018a8:	20000a04 	.word	0x20000a04

080018ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return uwTick;
 80018b0:	4b03      	ldr	r3, [pc, #12]	@ (80018c0 <HAL_GetTick+0x14>)
 80018b2:	681b      	ldr	r3, [r3, #0]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	20000a04 	.word	0x20000a04

080018c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018cc:	f7ff ffee 	bl	80018ac <HAL_GetTick>
 80018d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018dc:	d005      	beq.n	80018ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018de:	4b0a      	ldr	r3, [pc, #40]	@ (8001908 <HAL_Delay+0x44>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	461a      	mov	r2, r3
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	4413      	add	r3, r2
 80018e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018ea:	bf00      	nop
 80018ec:	f7ff ffde 	bl	80018ac <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d8f7      	bhi.n	80018ec <HAL_Delay+0x28>
  {
  }
}
 80018fc:	bf00      	nop
 80018fe:	bf00      	nop
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000010 	.word	0x20000010

0800190c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	431a      	orrs	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	609a      	str	r2, [r3, #8]
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001932:	b480      	push	{r7}
 8001934:	b083      	sub	sp, #12
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	431a      	orrs	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	609a      	str	r2, [r3, #8]
}
 800194c:	bf00      	nop
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001968:	4618      	mov	r0, r3
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a0a      	ldr	r2, [pc, #40]	@ (80019b0 <LL_ADC_SetResolution+0x3c>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d104      	bne.n	8001994 <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	3b01      	subs	r3, #1
 800198e:	f003 030c 	and.w	r3, r3, #12
 8001992:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	f023 020c 	bic.w	r2, r3, #12
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	431a      	orrs	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	60da      	str	r2, [r3, #12]
}
 80019a4:	bf00      	nop
 80019a6:	3714      	adds	r7, #20
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	46021000 	.word	0x46021000

080019b4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b087      	sub	sp, #28
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
 80019c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	3360      	adds	r3, #96	@ 0x60
 80019c6:	461a      	mov	r2, r3
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	f003 4178 	and.w	r1, r3, #4160749568	@ 0xf8000000
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	430b      	orrs	r3, r1
 80019e4:	431a      	orrs	r2, r3
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) << 1UL) | OffsetLevel);
}
 80019ea:	bf00      	nop
 80019ec:	371c      	adds	r7, #28
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80019f6:	b480      	push	{r7}
 80019f8:	b085      	sub	sp, #20
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
 80019fe:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	3360      	adds	r3, #96	@ 0x60
 8001a04:	461a      	mov	r2, r3
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	4413      	add	r3, r2
 8001a0c:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 4378 	and.w	r3, r3, #4160749568	@ 0xf8000000
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3714      	adds	r7, #20
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b087      	sub	sp, #28
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	60f8      	str	r0, [r7, #12]
 8001a2a:	60b9      	str	r1, [r7, #8]
 8001a2c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	3360      	adds	r3, #96	@ 0x60
 8001a32:	461a      	mov	r2, r3
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	4413      	add	r3, r2
 8001a3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg, ADC_OFR1_OFFSETPOS, OffsetSign);
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	431a      	orrs	r2, r3
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	601a      	str	r2, [r3, #0]
}
 8001a4c:	bf00      	nop
 8001a4e:	371c      	adds	r7, #28
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                      uint32_t OffsetSignedSaturation)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b087      	sub	sp, #28
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	3360      	adds	r3, #96	@ 0x60
 8001a68:	461a      	mov	r2, r3
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	4413      	add	r3, r2
 8001a70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	431a      	orrs	r2, r3
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	601a      	str	r2, [r3, #0]
}
 8001a82:	bf00      	nop
 8001a84:	371c      	adds	r7, #28
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <LL_ADC_SetOffsetUnsignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetUnsignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                        uint32_t OffsetUnsignedSaturation)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	b087      	sub	sp, #28
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	60f8      	str	r0, [r7, #12]
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	3360      	adds	r3, #96	@ 0x60
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	4413      	add	r3, r2
 8001aa6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	431a      	orrs	r2, r3
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	601a      	str	r2, [r3, #0]
}
 8001ab8:	bf00      	nop
 8001aba:	371c      	adds	r7, #28
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ad2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001ad6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ada:	683a      	ldr	r2, [r7, #0]
 8001adc:	431a      	orrs	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ae6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001aea:	683a      	ldr	r2, [r7, #0]
 8001aec:	2a00      	cmp	r2, #0
 8001aee:	d002      	beq.n	8001af6 <LL_ADC_SetGainCompensation+0x32>
 8001af0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001af4:	e000      	b.n	8001af8 <LL_ADC_SetGainCompensation+0x34>
 8001af6:	2200      	movs	r2, #0
 8001af8:	431a      	orrs	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr

08001b0a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	b085      	sub	sp, #20
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	60f8      	str	r0, [r7, #12]
 8001b12:	60b9      	str	r1, [r7, #8]
 8001b14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	695a      	ldr	r2, [r3, #20]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	2107      	movs	r1, #7
 8001b22:	fa01 f303 	lsl.w	r3, r1, r3
 8001b26:	43db      	mvns	r3, r3
 8001b28:	401a      	ands	r2, r3
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	f003 0304 	and.w	r3, r3, #4
 8001b30:	6879      	ldr	r1, [r7, #4]
 8001b32:	fa01 f303 	lsl.w	r3, r1, r3
 8001b36:	431a      	orrs	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001b3c:	bf00      	nop
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b089      	sub	sp, #36	@ 0x24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	4a2b      	ldr	r2, [pc, #172]	@ (8001c04 <LL_ADC_REG_SetSequencerRanks+0xbc>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d020      	beq.n	8001b9e <LL_ADC_REG_SetSequencerRanks+0x56>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK)     \
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	3330      	adds	r3, #48	@ 0x30
 8001b60:	461a      	mov	r2, r3
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	0a1b      	lsrs	r3, r3, #8
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	f003 030c 	and.w	r3, r3, #12
 8001b6c:	4413      	add	r3, r2
 8001b6e:	61fb      	str	r3, [r7, #28]
                                                            >> ADC_SQRX_REGOFFSET_POS));

    MODIFY_REG(*preg,
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	f003 031f 	and.w	r3, r3, #31
 8001b7a:	211f      	movs	r1, #31
 8001b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b80:	43db      	mvns	r3, r3
 8001b82:	401a      	ands	r2, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	0e9b      	lsrs	r3, r3, #26
 8001b88:	f003 011f 	and.w	r1, r3, #31
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	f003 031f 	and.w	r3, r3, #31
 8001b92:	fa01 f303 	lsl.w	r3, r1, r3
 8001b96:	431a      	orrs	r2, r3
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(ADCx->CHSELR,
               ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
               (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) << (Rank & ADC_REG_RANK_ID_SQRX_MASK)));
  }
}
 8001b9c:	e02b      	b.n	8001bf6 <LL_ADC_REG_SetSequencerRanks+0xae>
    MODIFY_REG(ADCx->CHSELR,
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	f003 031f 	and.w	r3, r3, #31
 8001ba8:	210f      	movs	r1, #15
 8001baa:	fa01 f303 	lsl.w	r3, r1, r3
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	401a      	ands	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d104      	bne.n	8001bc6 <LL_ADC_REG_SetSequencerRanks+0x7e>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	0e9b      	lsrs	r3, r3, #26
 8001bc0:	f003 031f 	and.w	r3, r3, #31
 8001bc4:	e010      	b.n	8001be8 <LL_ADC_REG_SetSequencerRanks+0xa0>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	fa93 f3a3 	rbit	r3, r3
 8001bd0:	613b      	str	r3, [r7, #16]
  return result;
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d101      	bne.n	8001be0 <LL_ADC_REG_SetSequencerRanks+0x98>
    return 32U;
 8001bdc:	2320      	movs	r3, #32
 8001bde:	e003      	b.n	8001be8 <LL_ADC_REG_SetSequencerRanks+0xa0>
  return __builtin_clz(value);
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	fab3 f383 	clz	r3, r3
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	68b9      	ldr	r1, [r7, #8]
 8001bea:	f001 011f 	and.w	r1, r1, #31
 8001bee:	408b      	lsls	r3, r1
 8001bf0:	431a      	orrs	r2, r3
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001bf6:	bf00      	nop
 8001bf8:	3724      	adds	r7, #36	@ 0x24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	46021000 	.word	0x46021000

08001c08 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b087      	sub	sp, #28
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1FUL)));
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d107      	bne.n	8001c2c <LL_ADC_REG_SetSequencerChAdd+0x24>
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	0e9b      	lsrs	r3, r3, #26
 8001c20:	f003 031f 	and.w	r3, r3, #31
 8001c24:	2201      	movs	r2, #1
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	e015      	b.n	8001c58 <LL_ADC_REG_SetSequencerChAdd+0x50>
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	fa93 f3a3 	rbit	r3, r3
 8001c36:	60fb      	str	r3, [r7, #12]
  return result;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d101      	bne.n	8001c46 <LL_ADC_REG_SetSequencerChAdd+0x3e>
    return 32U;
 8001c42:	2320      	movs	r3, #32
 8001c44:	e003      	b.n	8001c4e <LL_ADC_REG_SetSequencerChAdd+0x46>
  return __builtin_clz(value);
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	fab3 f383 	clz	r3, r3
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	f003 031f 	and.w	r3, r3, #31
 8001c52:	2201      	movs	r2, #1
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001c5c:	431a      	orrs	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c62:	bf00      	nop
 8001c64:	371c      	adds	r7, #28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
 8001c76:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (1UL << ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)));
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	0e9b      	lsrs	r3, r3, #26
 8001c80:	f003 031f 	and.w	r3, r3, #31
 8001c84:	2101      	movs	r1, #1
 8001c86:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	401a      	ands	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
	...

08001ca0 <LL_ADC_SetChannelSamplingTime>:
  *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
  *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b08b      	sub	sp, #44	@ 0x2c
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	4a2d      	ldr	r2, [pc, #180]	@ (8001d64 <LL_ADC_SetChannelSamplingTime+0xc4>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d042      	beq.n	8001d3a <LL_ADC_SetChannelSamplingTime+0x9a>
  {
    /* Set bits with content of parameter "SamplingTime" with bits position     */
    /* in register and register position depending on parameter "Channel".      */
    /* Parameter "Channel" is used with masks because containing                */
    /* other bits reserved for other purpose.                                   */
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d104      	bne.n	8001cc8 <LL_ADC_SetChannelSamplingTime+0x28>
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	0e9b      	lsrs	r3, r3, #26
 8001cc2:	f003 021f 	and.w	r2, r3, #31
 8001cc6:	e011      	b.n	8001cec <LL_ADC_SetChannelSamplingTime+0x4c>
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	fa93 f3a3 	rbit	r3, r3
 8001cd2:	617b      	str	r3, [r7, #20]
  return result;
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <LL_ADC_SetChannelSamplingTime+0x42>
    return 32U;
 8001cde:	2320      	movs	r3, #32
 8001ce0:	e003      	b.n	8001cea <LL_ADC_SetChannelSamplingTime+0x4a>
  return __builtin_clz(value);
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	fab3 f383 	clz	r3, r3
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	461a      	mov	r2, r3
                                                                                 & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) \
                                                                                >> ADC_SMPRX_REGOFFSET_POS))) * 3UL);
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	0e5b      	lsrs	r3, r3, #25
 8001cf0:	f003 0101 	and.w	r1, r3, #1
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	440b      	add	r3, r1
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	1ad2      	subs	r2, r2, r3
 8001cfe:	4613      	mov	r3, r2
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	4413      	add	r3, r2
 8001d04:	627b      	str	r3, [r7, #36]	@ 0x24
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	3314      	adds	r3, #20
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	0e5b      	lsrs	r3, r3, #25
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	f003 0304 	and.w	r3, r3, #4
 8001d16:	4413      	add	r3, r2
 8001d18:	623b      	str	r3, [r7, #32]
                                                             >> ADC_SMPRX_REGOFFSET_POS));

    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 8001d1a:	6a3b      	ldr	r3, [r7, #32]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	2107      	movs	r1, #7
 8001d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d22:	fa01 f303 	lsl.w	r3, r1, r3
 8001d26:	43db      	mvns	r3, r3
 8001d28:	401a      	ands	r2, r3
 8001d2a:	6879      	ldr	r1, [r7, #4]
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d32:	431a      	orrs	r2, r3
 8001d34:	6a3b      	ldr	r3, [r7, #32]
 8001d36:	601a      	str	r2, [r3, #0]
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS)
               & (SamplingTime & ADC4_SAMPLING_TIME_CH_MASK)
              );
  }
}
 8001d38:	e00e      	b.n	8001d58 <LL_ADC_SetChannelSamplingTime+0xb8>
    MODIFY_REG(ADCx->SMPR1,
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	695a      	ldr	r2, [r3, #20]
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	021b      	lsls	r3, r3, #8
 8001d42:	43db      	mvns	r3, r3
 8001d44:	401a      	ands	r2, r3
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	0219      	lsls	r1, r3, #8
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	400b      	ands	r3, r1
 8001d4e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001d52:	431a      	orrs	r2, r3
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	615a      	str	r2, [r3, #20]
}
 8001d58:	bf00      	nop
 8001d5a:	372c      	adds	r7, #44	@ 0x2c
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	46021000 	.word	0x46021000

08001d68 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001d80:	43db      	mvns	r3, r3
 8001d82:	401a      	ands	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f003 0318 	and.w	r3, r3, #24
 8001d8a:	4908      	ldr	r1, [pc, #32]	@ (8001dac <LL_ADC_SetChannelSingleDiff+0x44>)
 8001d8c:	40d9      	lsrs	r1, r3
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	400b      	ands	r3, r1
 8001d92:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001d96:	431a      	orrs	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff                              \
                                                                              & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001d9e:	bf00      	nop
 8001da0:	3714      	adds	r7, #20
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	000fffff 	.word	0x000fffff

08001db0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001dc0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	6093      	str	r3, [r2, #8]
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001de4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001de8:	d101      	bne.n	8001dee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001dea:	2301      	movs	r3, #1
 8001dec:	e000      	b.n	8001df0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001e0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e10:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	609a      	str	r2, [r3, #8]
}
 8001e18:	bf00      	nop
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e38:	d101      	bne.n	8001e3e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e000      	b.n	8001e40 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001e3e:	2300      	movs	r3, #0
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f003 0301 	and.w	r3, r3, #1
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d101      	bne.n	8001e64 <LL_ADC_IsEnabled+0x18>
 8001e60:	2301      	movs	r3, #1
 8001e62:	e000      	b.n	8001e66 <LL_ADC_IsEnabled+0x1a>
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b083      	sub	sp, #12
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 0304 	and.w	r3, r3, #4
 8001e82:	2b04      	cmp	r3, #4
 8001e84:	d101      	bne.n	8001e8a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e86:	2301      	movs	r3, #1
 8001e88:	e000      	b.n	8001e8c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e8a:	2300      	movs	r3, #0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f003 0308 	and.w	r3, r3, #8
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d101      	bne.n	8001eb0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001eac:	2301      	movs	r3, #1
 8001eae:	e000      	b.n	8001eb2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
	...

08001ec0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ec0:	b590      	push	{r4, r7, lr}
 8001ec2:	b08b      	sub	sp, #44	@ 0x2c
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d101      	bne.n	8001ee0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e2ce      	b.n	800247e <HAL_ADC_Init+0x5be>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	691b      	ldr	r3, [r3, #16]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d003      	beq.n	8001ef0 <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a95      	ldr	r2, [pc, #596]	@ (8002144 <HAL_ADC_Init+0x284>)
 8001eee:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d109      	bne.n	8001f0c <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff f8db 	bl	80010b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff ff5f 	bl	8001dd4 <LL_ADC_IsDeepPowerDownEnabled>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d004      	beq.n	8001f26 <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff45 	bl	8001db0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff ff7a 	bl	8001e24 <LL_ADC_IsInternalRegulatorEnabled>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d115      	bne.n	8001f62 <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff ff5e 	bl	8001dfc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f40:	4b81      	ldr	r3, [pc, #516]	@ (8002148 <HAL_ADC_Init+0x288>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	099b      	lsrs	r3, r3, #6
 8001f46:	4a81      	ldr	r2, [pc, #516]	@ (800214c <HAL_ADC_Init+0x28c>)
 8001f48:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4c:	099b      	lsrs	r3, r3, #6
 8001f4e:	3301      	adds	r3, #1
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f54:	e002      	b.n	8001f5c <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d1f9      	bne.n	8001f56 <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff ff5c 	bl	8001e24 <LL_ADC_IsInternalRegulatorEnabled>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d10e      	bne.n	8001f90 <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001f76:	f043 0210 	orr.w	r2, r3, #16
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001f82:	f043 0201 	orr.w	r2, r3, #1
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff ff6c 	bl	8001e72 <LL_ADC_REG_IsConversionOngoing>
 8001f9a:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001fa0:	f003 0310 	and.w	r3, r3, #16
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	f040 825f 	bne.w	8002468 <HAL_ADC_Init+0x5a8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	f040 825b 	bne.w	8002468 <HAL_ADC_Init+0x5a8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001fb6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001fba:	f043 0202 	orr.w	r2, r3, #2
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff ff40 	bl	8001e4c <LL_ADC_IsEnabled>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d14f      	bne.n	8002072 <HAL_ADC_Init+0x1b2>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a5b      	ldr	r2, [pc, #364]	@ (8002144 <HAL_ADC_Init+0x284>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d037      	beq.n	800204c <HAL_ADC_Init+0x18c>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a5b      	ldr	r2, [pc, #364]	@ (8002150 <HAL_ADC_Init+0x290>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d004      	beq.n	8001ff0 <HAL_ADC_Init+0x130>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a5a      	ldr	r2, [pc, #360]	@ (8002154 <HAL_ADC_Init+0x294>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d10e      	bne.n	800200e <HAL_ADC_Init+0x14e>
 8001ff0:	4857      	ldr	r0, [pc, #348]	@ (8002150 <HAL_ADC_Init+0x290>)
 8001ff2:	f7ff ff2b 	bl	8001e4c <LL_ADC_IsEnabled>
 8001ff6:	4604      	mov	r4, r0
 8001ff8:	4856      	ldr	r0, [pc, #344]	@ (8002154 <HAL_ADC_Init+0x294>)
 8001ffa:	f7ff ff27 	bl	8001e4c <LL_ADC_IsEnabled>
 8001ffe:	4603      	mov	r3, r0
 8002000:	4323      	orrs	r3, r4
 8002002:	2b00      	cmp	r3, #0
 8002004:	bf0c      	ite	eq
 8002006:	2301      	moveq	r3, #1
 8002008:	2300      	movne	r3, #0
 800200a:	b2db      	uxtb	r3, r3
 800200c:	e008      	b.n	8002020 <HAL_ADC_Init+0x160>
 800200e:	484d      	ldr	r0, [pc, #308]	@ (8002144 <HAL_ADC_Init+0x284>)
 8002010:	f7ff ff1c 	bl	8001e4c <LL_ADC_IsEnabled>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	bf0c      	ite	eq
 800201a:	2301      	moveq	r3, #1
 800201c:	2300      	movne	r3, #0
 800201e:	b2db      	uxtb	r3, r3
 8002020:	2b00      	cmp	r3, #0
 8002022:	d026      	beq.n	8002072 <HAL_ADC_Init+0x1b2>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a49      	ldr	r2, [pc, #292]	@ (8002150 <HAL_ADC_Init+0x290>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d004      	beq.n	8002038 <HAL_ADC_Init+0x178>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a48      	ldr	r2, [pc, #288]	@ (8002154 <HAL_ADC_Init+0x294>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d101      	bne.n	800203c <HAL_ADC_Init+0x17c>
 8002038:	4a47      	ldr	r2, [pc, #284]	@ (8002158 <HAL_ADC_Init+0x298>)
 800203a:	e000      	b.n	800203e <HAL_ADC_Init+0x17e>
 800203c:	4a47      	ldr	r2, [pc, #284]	@ (800215c <HAL_ADC_Init+0x29c>)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	4619      	mov	r1, r3
 8002044:	4610      	mov	r0, r2
 8002046:	f7ff fc61 	bl	800190c <LL_ADC_SetCommonClock>
 800204a:	e012      	b.n	8002072 <HAL_ADC_Init+0x1b2>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	4619      	mov	r1, r3
 8002056:	4610      	mov	r0, r2
 8002058:	f7ff fc8c 	bl	8001974 <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 800205c:	4b3f      	ldr	r3, [pc, #252]	@ (800215c <HAL_ADC_Init+0x29c>)
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800206c:	493b      	ldr	r1, [pc, #236]	@ (800215c <HAL_ADC_Init+0x29c>)
 800206e:	4313      	orrs	r3, r2
 8002070:	608b      	str	r3, [r1, #8]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a33      	ldr	r2, [pc, #204]	@ (8002144 <HAL_ADC_Init+0x284>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d010      	beq.n	800209e <HAL_ADC_Init+0x1de>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002082:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002088:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 800208e:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002096:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8002098:	4313      	orrs	r3, r2
 800209a:	623b      	str	r3, [r7, #32]
 800209c:	e035      	b.n	800210a <HAL_ADC_Init+0x24a>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	7f1b      	ldrb	r3, [r3, #28]
 80020a2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020aa:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80020ac:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80020b2:	2a00      	cmp	r2, #0
 80020b4:	d002      	beq.n	80020bc <HAL_ADC_Init+0x1fc>
 80020b6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80020ba:	e000      	b.n	80020be <HAL_ADC_Init+0x1fe>
 80020bc:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80020be:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 80020c4:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	da04      	bge.n	80020d8 <HAL_ADC_Init+0x218>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80020d6:	e001      	b.n	80020dc <HAL_ADC_Init+0x21c>
 80020d8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 80020dc:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	491b      	ldr	r1, [pc, #108]	@ (8002150 <HAL_ADC_Init+0x290>)
 80020e4:	428b      	cmp	r3, r1
 80020e6:	d004      	beq.n	80020f2 <HAL_ADC_Init+0x232>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4919      	ldr	r1, [pc, #100]	@ (8002154 <HAL_ADC_Init+0x294>)
 80020ee:	428b      	cmp	r3, r1
 80020f0:	d103      	bne.n	80020fa <HAL_ADC_Init+0x23a>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80020f8:	e003      	b.n	8002102 <HAL_ADC_Init+0x242>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002100:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8002102:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002104:	6a3a      	ldr	r2, [r7, #32]
 8002106:	4313      	orrs	r3, r2
 8002108:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002110:	2b01      	cmp	r3, #1
 8002112:	d131      	bne.n	8002178 <HAL_ADC_Init+0x2b8>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a0a      	ldr	r2, [pc, #40]	@ (8002144 <HAL_ADC_Init+0x284>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d007      	beq.n	800212e <HAL_ADC_Init+0x26e>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002122:	3b01      	subs	r3, #1
 8002124:	045b      	lsls	r3, r3, #17
 8002126:	6a3a      	ldr	r2, [r7, #32]
 8002128:	4313      	orrs	r3, r2
 800212a:	623b      	str	r3, [r7, #32]
 800212c:	e024      	b.n	8002178 <HAL_ADC_Init+0x2b8>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002134:	2b00      	cmp	r3, #0
 8002136:	d113      	bne.n	8002160 <HAL_ADC_Init+0x2a0>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002138:	6a3b      	ldr	r3, [r7, #32]
 800213a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800213e:	623b      	str	r3, [r7, #32]
 8002140:	e01a      	b.n	8002178 <HAL_ADC_Init+0x2b8>
 8002142:	bf00      	nop
 8002144:	46021000 	.word	0x46021000
 8002148:	20000008 	.word	0x20000008
 800214c:	053e2d63 	.word	0x053e2d63
 8002150:	42028000 	.word	0x42028000
 8002154:	42028100 	.word	0x42028100
 8002158:	42028300 	.word	0x42028300
 800215c:	46021300 	.word	0x46021300
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002164:	f043 0220 	orr.w	r2, r3, #32
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002170:	f043 0201 	orr.w	r2, r3, #1
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a75      	ldr	r2, [pc, #468]	@ (8002354 <HAL_ADC_Init+0x494>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d018      	beq.n	80021b4 <HAL_ADC_Init+0x2f4>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002186:	2b00      	cmp	r3, #0
 8002188:	d009      	beq.n	800219e <HAL_ADC_Init+0x2de>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800218e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002196:	4313      	orrs	r3, r2
 8002198:	6a3a      	ldr	r2, [r7, #32]
 800219a:	4313      	orrs	r3, r2
 800219c:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68da      	ldr	r2, [r3, #12]
 80021a4:	4b6c      	ldr	r3, [pc, #432]	@ (8002358 <HAL_ADC_Init+0x498>)
 80021a6:	4013      	ands	r3, r2
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	6812      	ldr	r2, [r2, #0]
 80021ac:	6a39      	ldr	r1, [r7, #32]
 80021ae:	430b      	orrs	r3, r1
 80021b0:	60d3      	str	r3, [r2, #12]
 80021b2:	e031      	b.n	8002218 <HAL_ADC_Init+0x358>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d009      	beq.n	80021d0 <HAL_ADC_Init+0x310>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021c0:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021c8:	4313      	orrs	r3, r2
 80021ca:	6a3a      	ldr	r2, [r7, #32]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68da      	ldr	r2, [r3, #12]
 80021d6:	4b61      	ldr	r3, [pc, #388]	@ (800235c <HAL_ADC_Init+0x49c>)
 80021d8:	4013      	ands	r3, r2
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	6812      	ldr	r2, [r2, #0]
 80021de:	6a39      	ldr	r1, [r7, #32]
 80021e0:	430b      	orrs	r3, r1
 80021e2:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a1b      	ldr	r3, [r3, #32]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d008      	beq.n	80021fe <HAL_ADC_Init+0x33e>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a1a      	ldr	r2, [r3, #32]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	430a      	orrs	r2, r1
 80021fc:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002202:	2b00      	cmp	r3, #0
 8002204:	d008      	beq.n	8002218 <HAL_ADC_Init+0x358>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	430a      	orrs	r2, r1
 8002216:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a4d      	ldr	r2, [pc, #308]	@ (8002354 <HAL_ADC_Init+0x494>)
 800221e:	4293      	cmp	r3, r2
 8002220:	f000 80a4 	beq.w	800236c <HAL_ADC_Init+0x4ac>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff fe22 	bl	8001e72 <LL_ADC_REG_IsConversionOngoing>
 800222e:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4618      	mov	r0, r3
 8002236:	f7ff fe2f 	bl	8001e98 <LL_ADC_INJ_IsConversionOngoing>
 800223a:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d166      	bne.n	8002310 <HAL_ADC_Init+0x450>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d163      	bne.n	8002310 <HAL_ADC_Init+0x450>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	7f1b      	ldrb	r3, [r3, #28]
 800224c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4943      	ldr	r1, [pc, #268]	@ (8002360 <HAL_ADC_Init+0x4a0>)
 8002254:	428b      	cmp	r3, r1
 8002256:	d004      	beq.n	8002262 <HAL_ADC_Init+0x3a2>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4941      	ldr	r1, [pc, #260]	@ (8002364 <HAL_ADC_Init+0x4a4>)
 800225e:	428b      	cmp	r3, r1
 8002260:	d102      	bne.n	8002268 <HAL_ADC_Init+0x3a8>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002266:	e002      	b.n	800226e <HAL_ADC_Init+0x3ae>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800226c:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800226e:	4313      	orrs	r3, r2
 8002270:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800227c:	f023 0303 	bic.w	r3, r3, #3
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	6812      	ldr	r2, [r2, #0]
 8002284:	6a39      	ldr	r1, [r7, #32]
 8002286:	430b      	orrs	r3, r1
 8002288:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d007      	beq.n	80022a2 <HAL_ADC_Init+0x3e2>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	4619      	mov	r1, r3
 800229c:	4610      	mov	r0, r2
 800229e:	f7ff fc11 	bl	8001ac4 <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d11e      	bne.n	80022ea <HAL_ADC_Init+0x42a>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022b0:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	691a      	ldr	r2, [r3, #16]
 80022b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002368 <HAL_ADC_Init+0x4a8>)
 80022ba:	4013      	ands	r3, r2
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80022c0:	0411      	lsls	r1, r2, #16
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80022c6:	4311      	orrs	r1, r2
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 80022cc:	4311      	orrs	r1, r2
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80022d2:	4311      	orrs	r1, r2
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80022d8:	0892      	lsrs	r2, r2, #2
 80022da:	430a      	orrs	r2, r1
 80022dc:	431a      	orrs	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f042 0201 	orr.w	r2, r2, #1
 80022e6:	611a      	str	r2, [r3, #16]
 80022e8:	e007      	b.n	80022fa <HAL_ADC_Init+0x43a>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	691a      	ldr	r2, [r3, #16]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 0201 	bic.w	r2, r2, #1
 80022f8:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	430a      	orrs	r2, r1
 800230e:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d10c      	bne.n	8002332 <HAL_ADC_Init+0x472>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231e:	f023 010f 	bic.w	r1, r3, #15
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002326:	1e5a      	subs	r2, r3, #1
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	430a      	orrs	r2, r1
 800232e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002330:	e007      	b.n	8002342 <HAL_ADC_Init+0x482>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f022 020f 	bic.w	r2, r2, #15
 8002340:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002346:	f023 0303 	bic.w	r3, r3, #3
 800234a:	f043 0201 	orr.w	r2, r3, #1
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002352:	e092      	b.n	800247a <HAL_ADC_Init+0x5ba>
 8002354:	46021000 	.word	0x46021000
 8002358:	fff0c013 	.word	0xfff0c013
 800235c:	ffde800d 	.word	0xffde800d
 8002360:	42028000 	.word	0x42028000
 8002364:	42028100 	.word	0x42028100
 8002368:	fc00f81e 	.word	0xfc00f81e

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002372:	2b01      	cmp	r3, #1
 8002374:	d111      	bne.n	800239a <HAL_ADC_Init+0x4da>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 800237e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 8002384:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 800238a:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 800238c:	69fa      	ldr	r2, [r7, #28]
 800238e:	4313      	orrs	r3, r2
 8002390:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	f043 0301 	orr.w	r3, r3, #1
 8002398:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	691a      	ldr	r2, [r3, #16]
 80023a0:	4b39      	ldr	r3, [pc, #228]	@ (8002488 <HAL_ADC_Init+0x5c8>)
 80023a2:	4013      	ands	r3, r2
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	6812      	ldr	r2, [r2, #0]
 80023a8:	69f9      	ldr	r1, [r7, #28]
 80023aa:	430b      	orrs	r3, r1
 80023ac:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6818      	ldr	r0, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023b6:	461a      	mov	r2, r3
 80023b8:	2100      	movs	r1, #0
 80023ba:	f7ff fba6 	bl	8001b0a <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6818      	ldr	r0, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023c6:	461a      	mov	r2, r3
 80023c8:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 80023cc:	f7ff fb9d 	bl	8001b0a <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d108      	bne.n	80023ea <HAL_ADC_Init+0x52a>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f062 020f 	orn	r2, r2, #15
 80023e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80023e8:	e018      	b.n	800241c <HAL_ADC_Init+0x55c>

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80023f2:	d113      	bne.n	800241c <HAL_ADC_Init+0x55c>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fe:	3b01      	subs	r3, #1
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	f003 031c 	and.w	r3, r3, #28
 8002406:	f06f 020f 	mvn.w	r2, #15
 800240a:	fa02 f103 	lsl.w	r1, r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	430a      	orrs	r2, r1
 800241a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68da      	ldr	r2, [r3, #12]
 8002422:	4b1a      	ldr	r3, [pc, #104]	@ (800248c <HAL_ADC_Init+0x5cc>)
 8002424:	4013      	ands	r3, r2
 8002426:	6a3a      	ldr	r2, [r7, #32]
 8002428:	429a      	cmp	r2, r3
 800242a:	d10b      	bne.n	8002444 <HAL_ADC_Init+0x584>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002436:	f023 0303 	bic.w	r3, r3, #3
 800243a:	f043 0201 	orr.w	r2, r3, #1
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002442:	e01a      	b.n	800247a <HAL_ADC_Init+0x5ba>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002448:	f023 0312 	bic.w	r3, r3, #18
 800244c:	f043 0210 	orr.w	r2, r3, #16
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002458:	f043 0201 	orr.w	r2, r3, #1
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002466:	e008      	b.n	800247a <HAL_ADC_Init+0x5ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800246c:	f043 0210 	orr.w	r2, r3, #16
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 800247a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800247e:	4618      	mov	r0, r3
 8002480:	372c      	adds	r7, #44	@ 0x2c
 8002482:	46bd      	mov	sp, r7
 8002484:	bd90      	pop	{r4, r7, pc}
 8002486:	bf00      	nop
 8002488:	f7fffc02 	.word	0xf7fffc02
 800248c:	833ffff3 	.word	0x833ffff3

08002490 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002490:	b590      	push	{r4, r7, lr}
 8002492:	b0b7      	sub	sp, #220	@ 0xdc
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800249a:	2300      	movs	r3, #0
 800249c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80024a0:	2300      	movs	r3, #0
 80024a2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_channel;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4aa8      	ldr	r2, [pc, #672]	@ (800274c <HAL_ADC_ConfigChannel+0x2bc>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d103      	bne.n	80024b6 <HAL_ADC_ConfigChannel+0x26>
  }
  else
  {
    assert_param(IS_ADC4_SAMPLE_TIME_COMMON(pConfig->SamplingTime));

    if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)          ||
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000

      assert_param(IS_ADC4_REGULAR_RANK(pConfig->Rank));
    }
  }

  __HAL_LOCK(hadc);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d102      	bne.n	80024c6 <HAL_ADC_ConfigChannel+0x36>
 80024c0:	2302      	movs	r3, #2
 80024c2:	f000 bdfe 	b.w	80030c2 <HAL_ADC_ConfigChannel+0xc32>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2201      	movs	r2, #1
 80024ca:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff fccd 	bl	8001e72 <LL_ADC_REG_IsConversionOngoing>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	f040 85c1 	bne.w	8003062 <HAL_ADC_ConfigChannel+0xbd2>
  {
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a99      	ldr	r2, [pc, #612]	@ (800274c <HAL_ADC_ConfigChannel+0x2bc>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	f000 8409 	beq.w	8002cfe <HAL_ADC_ConfigChannel+0x86e>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d108      	bne.n	800250a <HAL_ADC_ConfigChannel+0x7a>
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	0e9b      	lsrs	r3, r3, #26
 80024fe:	f003 031f 	and.w	r3, r3, #31
 8002502:	2201      	movs	r2, #1
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	e01d      	b.n	8002546 <HAL_ADC_ConfigChannel+0xb6>
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002512:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002516:	fa93 f3a3 	rbit	r3, r3
 800251a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 800251e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002522:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8002526:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800252a:	2b00      	cmp	r3, #0
 800252c:	d101      	bne.n	8002532 <HAL_ADC_ConfigChannel+0xa2>
    return 32U;
 800252e:	2320      	movs	r3, #32
 8002530:	e004      	b.n	800253c <HAL_ADC_ConfigChannel+0xac>
  return __builtin_clz(value);
 8002532:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002536:	fab3 f383 	clz	r3, r3
 800253a:	b2db      	uxtb	r3, r3
 800253c:	f003 031f 	and.w	r3, r3, #31
 8002540:	2201      	movs	r2, #1
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6812      	ldr	r2, [r2, #0]
 800254a:	69d1      	ldr	r1, [r2, #28]
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6812      	ldr	r2, [r2, #0]
 8002550:	430b      	orrs	r3, r1
 8002552:	61d3      	str	r3, [r2, #28]

      /* Set ADC group regular sequence: channel on the selected scan sequence rank */
      LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6818      	ldr	r0, [r3, #0]
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	6859      	ldr	r1, [r3, #4]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	461a      	mov	r2, r3
 8002562:	f7ff faf1 	bl	8001b48 <LL_ADC_REG_SetSequencerRanks>
      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated when ADC is disabled or enabled without   */
      /* conversion on going on regular group:                                    */
      /*  - Channel sampling time                                                 */
      /*  - Channel offset                                                        */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff fc81 	bl	8001e72 <LL_ADC_REG_IsConversionOngoing>
 8002570:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff fc8d 	bl	8001e98 <LL_ADC_INJ_IsConversionOngoing>
 800257e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002582:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002586:	2b00      	cmp	r3, #0
 8002588:	f040 81df 	bne.w	800294a <HAL_ADC_ConfigChannel+0x4ba>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800258c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002590:	2b00      	cmp	r3, #0
 8002592:	f040 81da 	bne.w	800294a <HAL_ADC_ConfigChannel+0x4ba>
         )
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6818      	ldr	r0, [r3, #0]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	6819      	ldr	r1, [r3, #0]
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	461a      	mov	r2, r3
 80025a4:	f7ff fb7c 	bl	8001ca0 <LL_ADC_SetChannelSamplingTime>

        /* Configure the offset: offset enable/disable, channel, offset value */

        /* Shift the offset with respect to the selected ADC resolution. */
        /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
        tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	695a      	ldr	r2, [r3, #20]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	089b      	lsrs	r3, r3, #2
 80025b4:	f003 0303 	and.w	r3, r3, #3
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0

        if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	691b      	ldr	r3, [r3, #16]
 80025c6:	2b04      	cmp	r3, #4
 80025c8:	d046      	beq.n	8002658 <HAL_ADC_ConfigChannel+0x1c8>
        {
          /* Set ADC selected offset number */
          LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmp_offset_shifted);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6818      	ldr	r0, [r3, #0]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	6919      	ldr	r1, [r3, #16]
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80025da:	f7ff f9eb 	bl	80019b4 <LL_ADC_SetOffset>
          assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSignedSaturation));
          /* Set ADC selected offset sign */
          LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6818      	ldr	r0, [r3, #0]
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	6919      	ldr	r1, [r3, #16]
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	461a      	mov	r2, r3
 80025ec:	f7ff fa19 	bl	8001a22 <LL_ADC_SetOffsetSign>

          /* Configure offset saturation */
          if (pConfig->OffsetSaturation == ENABLE)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	7e9b      	ldrb	r3, [r3, #26]
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d11e      	bne.n	8002636 <HAL_ADC_ConfigChannel+0x1a6>
          {
            /* Set ADC selected offset unsigned/signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6818      	ldr	r0, [r3, #0]
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	6919      	ldr	r1, [r3, #16]
                                               (pConfig->OffsetSignedSaturation == DISABLE)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002604:	2b00      	cmp	r3, #0
 8002606:	d102      	bne.n	800260e <HAL_ADC_ConfigChannel+0x17e>
 8002608:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800260c:	e000      	b.n	8002610 <HAL_ADC_ConfigChannel+0x180>
 800260e:	2300      	movs	r3, #0
 8002610:	461a      	mov	r2, r3
 8002612:	f7ff fa3c 	bl	8001a8e <LL_ADC_SetOffsetUnsignedSaturation>
                                               ? LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE    \
                                               : LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);

            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6818      	ldr	r0, [r3, #0]
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	6919      	ldr	r1, [r3, #16]
                                             (pConfig->OffsetSignedSaturation == ENABLE)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002622:	2b01      	cmp	r3, #1
 8002624:	d102      	bne.n	800262c <HAL_ADC_ConfigChannel+0x19c>
 8002626:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800262a:	e000      	b.n	800262e <HAL_ADC_ConfigChannel+0x19e>
 800262c:	2300      	movs	r3, #0
 800262e:	461a      	mov	r2, r3
 8002630:	f7ff fa12 	bl	8001a58 <LL_ADC_SetOffsetSignedSaturation>
 8002634:	e189      	b.n	800294a <HAL_ADC_ConfigChannel+0x4ba>
                                             : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
          }
          else
          {
            /* Disable ADC offset signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6818      	ldr	r0, [r3, #0]
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	691b      	ldr	r3, [r3, #16]
 800263e:	2200      	movs	r2, #0
 8002640:	4619      	mov	r1, r3
 8002642:	f7ff fa24 	bl	8001a8e <LL_ADC_SetOffsetUnsignedSaturation>
                                               LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6818      	ldr	r0, [r3, #0]
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	691b      	ldr	r3, [r3, #16]
 800264e:	2200      	movs	r2, #0
 8002650:	4619      	mov	r1, r3
 8002652:	f7ff fa01 	bl	8001a58 <LL_ADC_SetOffsetSignedSaturation>
 8002656:	e178      	b.n	800294a <HAL_ADC_ConfigChannel+0x4ba>
        }
        else
        {
          /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
             If this is the case, the corresponding offset is disabled since pConfig->OffsetNumber = ADC_OFFSET_NONE. */
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2100      	movs	r1, #0
 800265e:	4618      	mov	r0, r3
 8002660:	f7ff f9c9 	bl	80019f6 <LL_ADC_GetOffsetChannel>
 8002664:	4603      	mov	r3, r0
 8002666:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10a      	bne.n	8002684 <HAL_ADC_ConfigChannel+0x1f4>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2100      	movs	r1, #0
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff f9be 	bl	80019f6 <LL_ADC_GetOffsetChannel>
 800267a:	4603      	mov	r3, r0
 800267c:	0e9b      	lsrs	r3, r3, #26
 800267e:	f003 021f 	and.w	r2, r3, #31
 8002682:	e01e      	b.n	80026c2 <HAL_ADC_ConfigChannel+0x232>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2100      	movs	r1, #0
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff f9b3 	bl	80019f6 <LL_ADC_GetOffsetChannel>
 8002690:	4603      	mov	r3, r0
 8002692:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800269a:	fa93 f3a3 	rbit	r3, r3
 800269e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80026a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80026a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80026aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <HAL_ADC_ConfigChannel+0x226>
    return 32U;
 80026b2:	2320      	movs	r3, #32
 80026b4:	e004      	b.n	80026c0 <HAL_ADC_ConfigChannel+0x230>
  return __builtin_clz(value);
 80026b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80026ba:	fab3 f383 	clz	r3, r3
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d105      	bne.n	80026da <HAL_ADC_ConfigChannel+0x24a>
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	0e9b      	lsrs	r3, r3, #26
 80026d4:	f003 031f 	and.w	r3, r3, #31
 80026d8:	e018      	b.n	800270c <HAL_ADC_ConfigChannel+0x27c>
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80026e6:	fa93 f3a3 	rbit	r3, r3
 80026ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80026ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80026f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80026f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_ADC_ConfigChannel+0x272>
    return 32U;
 80026fe:	2320      	movs	r3, #32
 8002700:	e004      	b.n	800270c <HAL_ADC_ConfigChannel+0x27c>
  return __builtin_clz(value);
 8002702:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002706:	fab3 f383 	clz	r3, r3
 800270a:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800270c:	429a      	cmp	r2, r3
 800270e:	d107      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x290>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_1, pConfig->Channel, 0x0);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6818      	ldr	r0, [r3, #0]
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	2300      	movs	r3, #0
 800271a:	2100      	movs	r1, #0
 800271c:	f7ff f94a 	bl	80019b4 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2101      	movs	r1, #1
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff f965 	bl	80019f6 <LL_ADC_GetOffsetChannel>
 800272c:	4603      	mov	r3, r0
 800272e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d10c      	bne.n	8002750 <HAL_ADC_ConfigChannel+0x2c0>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2101      	movs	r1, #1
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff f95a 	bl	80019f6 <LL_ADC_GetOffsetChannel>
 8002742:	4603      	mov	r3, r0
 8002744:	0e9b      	lsrs	r3, r3, #26
 8002746:	f003 021f 	and.w	r2, r3, #31
 800274a:	e020      	b.n	800278e <HAL_ADC_ConfigChannel+0x2fe>
 800274c:	46021000 	.word	0x46021000
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2101      	movs	r1, #1
 8002756:	4618      	mov	r0, r3
 8002758:	f7ff f94d 	bl	80019f6 <LL_ADC_GetOffsetChannel>
 800275c:	4603      	mov	r3, r0
 800275e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002762:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002766:	fa93 f3a3 	rbit	r3, r3
 800276a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800276e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002772:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002776:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800277a:	2b00      	cmp	r3, #0
 800277c:	d101      	bne.n	8002782 <HAL_ADC_ConfigChannel+0x2f2>
    return 32U;
 800277e:	2320      	movs	r3, #32
 8002780:	e004      	b.n	800278c <HAL_ADC_ConfigChannel+0x2fc>
  return __builtin_clz(value);
 8002782:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002786:	fab3 f383 	clz	r3, r3
 800278a:	b2db      	uxtb	r3, r3
 800278c:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d105      	bne.n	80027a6 <HAL_ADC_ConfigChannel+0x316>
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	0e9b      	lsrs	r3, r3, #26
 80027a0:	f003 031f 	and.w	r3, r3, #31
 80027a4:	e018      	b.n	80027d8 <HAL_ADC_ConfigChannel+0x348>
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80027b2:	fa93 f3a3 	rbit	r3, r3
 80027b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80027ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80027c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <HAL_ADC_ConfigChannel+0x33e>
    return 32U;
 80027ca:	2320      	movs	r3, #32
 80027cc:	e004      	b.n	80027d8 <HAL_ADC_ConfigChannel+0x348>
  return __builtin_clz(value);
 80027ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027d2:	fab3 f383 	clz	r3, r3
 80027d6:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80027d8:	429a      	cmp	r2, r3
 80027da:	d107      	bne.n	80027ec <HAL_ADC_ConfigChannel+0x35c>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_2, pConfig->Channel, 0x0);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6818      	ldr	r0, [r3, #0]
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	2300      	movs	r3, #0
 80027e6:	2101      	movs	r1, #1
 80027e8:	f7ff f8e4 	bl	80019b4 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2102      	movs	r1, #2
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff f8ff 	bl	80019f6 <LL_ADC_GetOffsetChannel>
 80027f8:	4603      	mov	r3, r0
 80027fa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d10a      	bne.n	8002818 <HAL_ADC_ConfigChannel+0x388>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2102      	movs	r1, #2
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff f8f4 	bl	80019f6 <LL_ADC_GetOffsetChannel>
 800280e:	4603      	mov	r3, r0
 8002810:	0e9b      	lsrs	r3, r3, #26
 8002812:	f003 021f 	and.w	r2, r3, #31
 8002816:	e01a      	b.n	800284e <HAL_ADC_ConfigChannel+0x3be>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2102      	movs	r1, #2
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff f8e9 	bl	80019f6 <LL_ADC_GetOffsetChannel>
 8002824:	4603      	mov	r3, r0
 8002826:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002828:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800282a:	fa93 f3a3 	rbit	r3, r3
 800282e:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002830:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002832:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002836:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 800283e:	2320      	movs	r3, #32
 8002840:	e004      	b.n	800284c <HAL_ADC_ConfigChannel+0x3bc>
  return __builtin_clz(value);
 8002842:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002846:	fab3 f383 	clz	r3, r3
 800284a:	b2db      	uxtb	r3, r3
 800284c:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d105      	bne.n	8002866 <HAL_ADC_ConfigChannel+0x3d6>
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	0e9b      	lsrs	r3, r3, #26
 8002860:	f003 031f 	and.w	r3, r3, #31
 8002864:	e011      	b.n	800288a <HAL_ADC_ConfigChannel+0x3fa>
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800286c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800286e:	fa93 f3a3 	rbit	r3, r3
 8002872:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002874:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002876:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002878:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800287a:	2b00      	cmp	r3, #0
 800287c:	d101      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800287e:	2320      	movs	r3, #32
 8002880:	e003      	b.n	800288a <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002882:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002884:	fab3 f383 	clz	r3, r3
 8002888:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800288a:	429a      	cmp	r2, r3
 800288c:	d107      	bne.n	800289e <HAL_ADC_ConfigChannel+0x40e>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_3, pConfig->Channel, 0x0);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6818      	ldr	r0, [r3, #0]
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	2300      	movs	r3, #0
 8002898:	2102      	movs	r1, #2
 800289a:	f7ff f88b 	bl	80019b4 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2103      	movs	r1, #3
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7ff f8a6 	bl	80019f6 <LL_ADC_GetOffsetChannel>
 80028aa:	4603      	mov	r3, r0
 80028ac:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d10a      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x43a>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2103      	movs	r1, #3
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7ff f89b 	bl	80019f6 <LL_ADC_GetOffsetChannel>
 80028c0:	4603      	mov	r3, r0
 80028c2:	0e9b      	lsrs	r3, r3, #26
 80028c4:	f003 021f 	and.w	r2, r3, #31
 80028c8:	e017      	b.n	80028fa <HAL_ADC_ConfigChannel+0x46a>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2103      	movs	r1, #3
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff f890 	bl	80019f6 <LL_ADC_GetOffsetChannel>
 80028d6:	4603      	mov	r3, r0
 80028d8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80028dc:	fa93 f3a3 	rbit	r3, r3
 80028e0:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80028e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80028e4:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80028e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d101      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x460>
    return 32U;
 80028ec:	2320      	movs	r3, #32
 80028ee:	e003      	b.n	80028f8 <HAL_ADC_ConfigChannel+0x468>
  return __builtin_clz(value);
 80028f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028f2:	fab3 f383 	clz	r3, r3
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d105      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x482>
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	0e9b      	lsrs	r3, r3, #26
 800290c:	f003 031f 	and.w	r3, r3, #31
 8002910:	e011      	b.n	8002936 <HAL_ADC_ConfigChannel+0x4a6>
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002918:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800291a:	fa93 f3a3 	rbit	r3, r3
 800291e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002920:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002922:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002924:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_ADC_ConfigChannel+0x49e>
    return 32U;
 800292a:	2320      	movs	r3, #32
 800292c:	e003      	b.n	8002936 <HAL_ADC_ConfigChannel+0x4a6>
  return __builtin_clz(value);
 800292e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002930:	fab3 f383 	clz	r3, r3
 8002934:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002936:	429a      	cmp	r2, r3
 8002938:	d107      	bne.n	800294a <HAL_ADC_ConfigChannel+0x4ba>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_4, pConfig->Channel, 0x0);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6818      	ldr	r0, [r3, #0]
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	2300      	movs	r3, #0
 8002944:	2103      	movs	r1, #3
 8002946:	f7ff f835 	bl	80019b4 <LL_ADC_SetOffset>

      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Single or differential mode                                           */
      /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff fa7c 	bl	8001e4c <LL_ADC_IsEnabled>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	f040 83ad 	bne.w	80030b6 <HAL_ADC_ConfigChannel+0xc26>
      {
        /* Set mode single-ended or differential input of the selected ADC channel */
        LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6818      	ldr	r0, [r3, #0]
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	6819      	ldr	r1, [r3, #0]
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	461a      	mov	r2, r3
 800296a:	f7ff f9fd 	bl	8001d68 <LL_ADC_SetChannelSingleDiff>

        /* Configuration of differential mode */
        if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002976:	f040 80d6 	bne.w	8002b26 <HAL_ADC_ConfigChannel+0x696>
        {
          /* Set sampling time of the selected ADC channel */
          /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
          tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) \
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d10b      	bne.n	800299e <HAL_ADC_ConfigChannel+0x50e>
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	0e9b      	lsrs	r3, r3, #26
 800298c:	3301      	adds	r3, #1
 800298e:	f003 031f 	and.w	r3, r3, #31
 8002992:	2b09      	cmp	r3, #9
 8002994:	bf94      	ite	ls
 8002996:	2301      	movls	r3, #1
 8002998:	2300      	movhi	r3, #0
 800299a:	b2db      	uxtb	r3, r3
 800299c:	e019      	b.n	80029d2 <HAL_ADC_ConfigChannel+0x542>
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029a6:	fa93 f3a3 	rbit	r3, r3
 80029aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80029ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029ae:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80029b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d101      	bne.n	80029ba <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80029b6:	2320      	movs	r3, #32
 80029b8:	e003      	b.n	80029c2 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80029ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029bc:	fab3 f383 	clz	r3, r3
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	3301      	adds	r3, #1
 80029c4:	f003 031f 	and.w	r3, r3, #31
 80029c8:	2b09      	cmp	r3, #9
 80029ca:	bf94      	ite	ls
 80029cc:	2301      	movls	r3, #1
 80029ce:	2300      	movhi	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d04d      	beq.n	8002a72 <HAL_ADC_ConfigChannel+0x5e2>
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d107      	bne.n	80029f2 <HAL_ADC_ConfigChannel+0x562>
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	0e9b      	lsrs	r3, r3, #26
 80029e8:	3301      	adds	r3, #1
 80029ea:	069b      	lsls	r3, r3, #26
 80029ec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029f0:	e015      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x58e>
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029fa:	fa93 f3a3 	rbit	r3, r3
 80029fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002a00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a02:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002a04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d101      	bne.n	8002a0e <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002a0a:	2320      	movs	r3, #32
 8002a0c:	e003      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002a0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a10:	fab3 f383 	clz	r3, r3
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	3301      	adds	r3, #1
 8002a18:	069b      	lsls	r3, r3, #26
 8002a1a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d109      	bne.n	8002a3e <HAL_ADC_ConfigChannel+0x5ae>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	0e9b      	lsrs	r3, r3, #26
 8002a30:	3301      	adds	r3, #1
 8002a32:	f003 031f 	and.w	r3, r3, #31
 8002a36:	2101      	movs	r1, #1
 8002a38:	fa01 f303 	lsl.w	r3, r1, r3
 8002a3c:	e017      	b.n	8002a6e <HAL_ADC_ConfigChannel+0x5de>
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a46:	fa93 f3a3 	rbit	r3, r3
 8002a4a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_ADC_ConfigChannel+0x5ca>
    return 32U;
 8002a56:	2320      	movs	r3, #32
 8002a58:	e003      	b.n	8002a62 <HAL_ADC_ConfigChannel+0x5d2>
  return __builtin_clz(value);
 8002a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a5c:	fab3 f383 	clz	r3, r3
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	3301      	adds	r3, #1
 8002a64:	f003 031f 	and.w	r3, r3, #31
 8002a68:	2101      	movs	r1, #1
 8002a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	e04e      	b.n	8002b10 <HAL_ADC_ConfigChannel+0x680>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d107      	bne.n	8002a8e <HAL_ADC_ConfigChannel+0x5fe>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	0e9b      	lsrs	r3, r3, #26
 8002a84:	3301      	adds	r3, #1
 8002a86:	069b      	lsls	r3, r3, #26
 8002a88:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a8c:	e015      	b.n	8002aba <HAL_ADC_ConfigChannel+0x62a>
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a96:	fa93 f3a3 	rbit	r3, r3
 8002a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_ADC_ConfigChannel+0x61a>
    return 32U;
 8002aa6:	2320      	movs	r3, #32
 8002aa8:	e003      	b.n	8002ab2 <HAL_ADC_ConfigChannel+0x622>
  return __builtin_clz(value);
 8002aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aac:	fab3 f383 	clz	r3, r3
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	069b      	lsls	r3, r3, #26
 8002ab6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d109      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x64a>
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	0e9b      	lsrs	r3, r3, #26
 8002acc:	3301      	adds	r3, #1
 8002ace:	f003 031f 	and.w	r3, r3, #31
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad8:	e017      	b.n	8002b0a <HAL_ADC_ConfigChannel+0x67a>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	61fb      	str	r3, [r7, #28]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	fa93 f3a3 	rbit	r3, r3
 8002ae6:	61bb      	str	r3, [r7, #24]
  return result;
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002aec:	6a3b      	ldr	r3, [r7, #32]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_ADC_ConfigChannel+0x666>
    return 32U;
 8002af2:	2320      	movs	r3, #32
 8002af4:	e003      	b.n	8002afe <HAL_ADC_ConfigChannel+0x66e>
  return __builtin_clz(value);
 8002af6:	6a3b      	ldr	r3, [r7, #32]
 8002af8:	fab3 f383 	clz	r3, r3
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	3301      	adds	r3, #1
 8002b00:	f003 031f 	and.w	r3, r3, #31
 8002b04:	2101      	movs	r1, #1
 8002b06:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
                                                        + 1UL) & 0x1FUL);
          LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6818      	ldr	r0, [r3, #0]
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002b22:	f7ff f8bd 	bl	8001ca0 <LL_ADC_SetChannelSamplingTime>
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        /* Note: these internal measurement paths can be disabled using           */
        /* HAL_ADC_DeInit().                                                      */

        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	f280 82c3 	bge.w	80030b6 <HAL_ADC_ConfigChannel+0xc26>
        {
          /* Configuration of common ADC parameters                                 */

          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a92      	ldr	r2, [pc, #584]	@ (8002d80 <HAL_ADC_ConfigChannel+0x8f0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d004      	beq.n	8002b44 <HAL_ADC_ConfigChannel+0x6b4>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a91      	ldr	r2, [pc, #580]	@ (8002d84 <HAL_ADC_ConfigChannel+0x8f4>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d101      	bne.n	8002b48 <HAL_ADC_ConfigChannel+0x6b8>
 8002b44:	4b90      	ldr	r3, [pc, #576]	@ (8002d88 <HAL_ADC_ConfigChannel+0x8f8>)
 8002b46:	e000      	b.n	8002b4a <HAL_ADC_ConfigChannel+0x6ba>
 8002b48:	4b90      	ldr	r3, [pc, #576]	@ (8002d8c <HAL_ADC_ConfigChannel+0x8fc>)
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7fe ff04 	bl	8001958 <LL_ADC_GetCommonPathInternalCh>
 8002b50:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

          /* Software is allowed to change common parameters only when all ADCs   */
          /* of the common group are disabled.                                    */
          if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a89      	ldr	r2, [pc, #548]	@ (8002d80 <HAL_ADC_ConfigChannel+0x8f0>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d004      	beq.n	8002b68 <HAL_ADC_ConfigChannel+0x6d8>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a88      	ldr	r2, [pc, #544]	@ (8002d84 <HAL_ADC_ConfigChannel+0x8f4>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d10e      	bne.n	8002b86 <HAL_ADC_ConfigChannel+0x6f6>
 8002b68:	4885      	ldr	r0, [pc, #532]	@ (8002d80 <HAL_ADC_ConfigChannel+0x8f0>)
 8002b6a:	f7ff f96f 	bl	8001e4c <LL_ADC_IsEnabled>
 8002b6e:	4604      	mov	r4, r0
 8002b70:	4884      	ldr	r0, [pc, #528]	@ (8002d84 <HAL_ADC_ConfigChannel+0x8f4>)
 8002b72:	f7ff f96b 	bl	8001e4c <LL_ADC_IsEnabled>
 8002b76:	4603      	mov	r3, r0
 8002b78:	4323      	orrs	r3, r4
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	bf0c      	ite	eq
 8002b7e:	2301      	moveq	r3, #1
 8002b80:	2300      	movne	r3, #0
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	e008      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x708>
 8002b86:	4882      	ldr	r0, [pc, #520]	@ (8002d90 <HAL_ADC_ConfigChannel+0x900>)
 8002b88:	f7ff f960 	bl	8001e4c <LL_ADC_IsEnabled>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	bf0c      	ite	eq
 8002b92:	2301      	moveq	r3, #1
 8002b94:	2300      	movne	r3, #0
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 80a6 	beq.w	8002cea <HAL_ADC_ConfigChannel+0x85a>
          {
            /* If the requested internal measurement path has already been enabled, */
            /* bypass the configuration processing.                                 */
            if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a7c      	ldr	r2, [pc, #496]	@ (8002d94 <HAL_ADC_ConfigChannel+0x904>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d13c      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x792>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ba8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002bac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d136      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x792>
            {
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a71      	ldr	r2, [pc, #452]	@ (8002d80 <HAL_ADC_ConfigChannel+0x8f0>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d00a      	beq.n	8002bd4 <HAL_ADC_ConfigChannel+0x744>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a70      	ldr	r2, [pc, #448]	@ (8002d84 <HAL_ADC_ConfigChannel+0x8f4>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d005      	beq.n	8002bd4 <HAL_ADC_ConfigChannel+0x744>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a70      	ldr	r2, [pc, #448]	@ (8002d90 <HAL_ADC_ConfigChannel+0x900>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	f040 826e 	bne.w	80030b0 <HAL_ADC_ConfigChannel+0xc20>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a69      	ldr	r2, [pc, #420]	@ (8002d80 <HAL_ADC_ConfigChannel+0x8f0>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d004      	beq.n	8002be8 <HAL_ADC_ConfigChannel+0x758>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a68      	ldr	r2, [pc, #416]	@ (8002d84 <HAL_ADC_ConfigChannel+0x8f4>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d101      	bne.n	8002bec <HAL_ADC_ConfigChannel+0x75c>
 8002be8:	4a67      	ldr	r2, [pc, #412]	@ (8002d88 <HAL_ADC_ConfigChannel+0x8f8>)
 8002bea:	e000      	b.n	8002bee <HAL_ADC_ConfigChannel+0x75e>
 8002bec:	4a67      	ldr	r2, [pc, #412]	@ (8002d8c <HAL_ADC_ConfigChannel+0x8fc>)
 8002bee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002bf2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	4610      	mov	r0, r2
 8002bfa:	f7fe fe9a 	bl	8001932 <LL_ADC_SetCommonPathInternalCh>
                /* Wait loop initialization and execution */
                /* Note: Variable divided by 2 to compensate partially              */
                /*       CPU processing cycles, scaling in us split to not          */
                /*       exceed 32 bits register capacity and handle low frequency. */
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
                                   * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bfe:	4b66      	ldr	r3, [pc, #408]	@ (8002d98 <HAL_ADC_ConfigChannel+0x908>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	099b      	lsrs	r3, r3, #6
 8002c04:	4a65      	ldr	r2, [pc, #404]	@ (8002d9c <HAL_ADC_ConfigChannel+0x90c>)
 8002c06:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0a:	099b      	lsrs	r3, r3, #6
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	005b      	lsls	r3, r3, #1
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
 8002c10:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 8002c12:	e002      	b.n	8002c1a <HAL_ADC_ConfigChannel+0x78a>
                {
                  wait_loop_index--;
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	3b01      	subs	r3, #1
 8002c18:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1f9      	bne.n	8002c14 <HAL_ADC_ConfigChannel+0x784>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c20:	e246      	b.n	80030b0 <HAL_ADC_ConfigChannel+0xc20>
                }
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a5e      	ldr	r2, [pc, #376]	@ (8002da0 <HAL_ADC_ConfigChannel+0x910>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d12b      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x7f4>
                                                                 & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c2c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002c30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d125      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x7f4>
            {
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a50      	ldr	r2, [pc, #320]	@ (8002d80 <HAL_ADC_ConfigChannel+0x8f0>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d00a      	beq.n	8002c58 <HAL_ADC_ConfigChannel+0x7c8>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a4f      	ldr	r2, [pc, #316]	@ (8002d84 <HAL_ADC_ConfigChannel+0x8f4>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d005      	beq.n	8002c58 <HAL_ADC_ConfigChannel+0x7c8>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a4f      	ldr	r2, [pc, #316]	@ (8002d90 <HAL_ADC_ConfigChannel+0x900>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	f040 822e 	bne.w	80030b4 <HAL_ADC_ConfigChannel+0xc24>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a48      	ldr	r2, [pc, #288]	@ (8002d80 <HAL_ADC_ConfigChannel+0x8f0>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d004      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0x7dc>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a47      	ldr	r2, [pc, #284]	@ (8002d84 <HAL_ADC_ConfigChannel+0x8f4>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d101      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x7e0>
 8002c6c:	4a46      	ldr	r2, [pc, #280]	@ (8002d88 <HAL_ADC_ConfigChannel+0x8f8>)
 8002c6e:	e000      	b.n	8002c72 <HAL_ADC_ConfigChannel+0x7e2>
 8002c70:	4a46      	ldr	r2, [pc, #280]	@ (8002d8c <HAL_ADC_ConfigChannel+0x8fc>)
 8002c72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002c76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4610      	mov	r0, r2
 8002c7e:	f7fe fe58 	bl	8001932 <LL_ADC_SetCommonPathInternalCh>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c82:	e217      	b.n	80030b4 <HAL_ADC_ConfigChannel+0xc24>
                                               LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a46      	ldr	r2, [pc, #280]	@ (8002da4 <HAL_ADC_ConfigChannel+0x914>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	f040 8213 	bne.w	80030b6 <HAL_ADC_ConfigChannel+0xc26>
                     && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c90:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002c94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	f040 820c 	bne.w	80030b6 <HAL_ADC_ConfigChannel+0xc26>
            {
              if (ADC_VREFINT_INSTANCE(hadc))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a37      	ldr	r2, [pc, #220]	@ (8002d80 <HAL_ADC_ConfigChannel+0x8f0>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d00a      	beq.n	8002cbe <HAL_ADC_ConfigChannel+0x82e>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a35      	ldr	r2, [pc, #212]	@ (8002d84 <HAL_ADC_ConfigChannel+0x8f4>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d005      	beq.n	8002cbe <HAL_ADC_ConfigChannel+0x82e>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a36      	ldr	r2, [pc, #216]	@ (8002d90 <HAL_ADC_ConfigChannel+0x900>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	f040 81fc 	bne.w	80030b6 <HAL_ADC_ConfigChannel+0xc26>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a2f      	ldr	r2, [pc, #188]	@ (8002d80 <HAL_ADC_ConfigChannel+0x8f0>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d004      	beq.n	8002cd2 <HAL_ADC_ConfigChannel+0x842>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a2d      	ldr	r2, [pc, #180]	@ (8002d84 <HAL_ADC_ConfigChannel+0x8f4>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d101      	bne.n	8002cd6 <HAL_ADC_ConfigChannel+0x846>
 8002cd2:	4a2d      	ldr	r2, [pc, #180]	@ (8002d88 <HAL_ADC_ConfigChannel+0x8f8>)
 8002cd4:	e000      	b.n	8002cd8 <HAL_ADC_ConfigChannel+0x848>
 8002cd6:	4a2d      	ldr	r2, [pc, #180]	@ (8002d8c <HAL_ADC_ConfigChannel+0x8fc>)
 8002cd8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002cdc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	4610      	mov	r0, r2
 8002ce4:	f7fe fe25 	bl	8001932 <LL_ADC_SetCommonPathInternalCh>
 8002ce8:	e1e5      	b.n	80030b6 <HAL_ADC_ConfigChannel+0xc26>
          /* enabled and other ADC of the common group are enabled, internal      */
          /* measurement paths cannot be enabled.                                 */
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002cee:	f043 0220 	orr.w	r2, r3, #32
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	679a      	str	r2, [r3, #120]	@ 0x78

            tmp_hal_status = HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002cfc:	e1db      	b.n	80030b6 <HAL_ADC_ConfigChannel+0xc26>
        }
      }
    }
    else
    {
      tmp_channel = pConfig->Channel;
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      /* If sequencer set to not fully configurable with channel rank set to    */
      /* none, remove the channel from the sequencer.                           */
      /* Otherwise (sequencer set to fully configurable or to to not fully      */
      /* configurable with channel rank to be set), configure the selected      */
      /* channel.                                                               */
      if (pConfig->Rank != ADC4_RANK_NONE)
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	f000 811b 	beq.w	8002f46 <HAL_ADC_ConfigChannel+0xab6>
        /* Note: ADC channel configuration requires few ADC clock cycles        */
        /*       to be ready. Processing of ADC settings in this function       */
        /*       induce that a specific wait time is not necessary.             */
        /*       For more details on ADC channel configuration ready,           */
        /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	691b      	ldr	r3, [r3, #16]
 8002d14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d18:	d004      	beq.n	8002d24 <HAL_ADC_ConfigChannel+0x894>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002d1e:	4a22      	ldr	r2, [pc, #136]	@ (8002da8 <HAL_ADC_ConfigChannel+0x918>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d107      	bne.n	8002d34 <HAL_ADC_ConfigChannel+0x8a4>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Set the channel by enabling the corresponding bitfield.            */
          LL_ADC_REG_SetSequencerChAdd(hadc->Instance, tmp_channel);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7fe ff6b 	bl	8001c08 <LL_ADC_REG_SetSequencerChAdd>
 8002d32:	e059      	b.n	8002de8 <HAL_ADC_ConfigChannel+0x958>
        {
          /* Sequencer set to fully configurable:                               */
          /* Set the channel by entering it into the selected rank.             */

          /* Memorize the channel set into variable in HAL ADC handle */
          MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f003 031f 	and.w	r3, r3, #31
 8002d42:	210f      	movs	r1, #15
 8002d44:	fa01 f303 	lsl.w	r3, r1, r3
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	401a      	ands	r2, r3
 8002d4c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002d50:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d105      	bne.n	8002d64 <HAL_ADC_ConfigChannel+0x8d4>
 8002d58:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002d5c:	0e9b      	lsrs	r3, r3, #26
 8002d5e:	f003 031f 	and.w	r3, r3, #31
 8002d62:	e027      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x924>
 8002d64:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002d68:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	fa93 f3a3 	rbit	r3, r3
 8002d70:	60fb      	str	r3, [r7, #12]
  return result;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d117      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x91c>
    return 32U;
 8002d7c:	2320      	movs	r3, #32
 8002d7e:	e019      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x924>
 8002d80:	42028000 	.word	0x42028000
 8002d84:	42028100 	.word	0x42028100
 8002d88:	42028300 	.word	0x42028300
 8002d8c:	46021300 	.word	0x46021300
 8002d90:	46021000 	.word	0x46021000
 8002d94:	ce080000 	.word	0xce080000
 8002d98:	20000008 	.word	0x20000008
 8002d9c:	053e2d63 	.word	0x053e2d63
 8002da0:	ca040000 	.word	0xca040000
 8002da4:	80000001 	.word	0x80000001
 8002da8:	80000010 	.word	0x80000010
  return __builtin_clz(value);
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	fab3 f383 	clz	r3, r3
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	6839      	ldr	r1, [r7, #0]
 8002db6:	6849      	ldr	r1, [r1, #4]
 8002db8:	f001 011f 	and.w	r1, r1, #31
 8002dbc:	408b      	lsls	r3, r1
 8002dbe:	431a      	orrs	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

          /* If the selected rank is below ADC group regular sequencer length,  */
          /* apply the configuration in ADC register.                           */
          /* Note: Otherwise, configuration is not applied.                     */
          /*       To apply it, parameter'NbrOfConversion' must be increased.   */
          if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	089b      	lsrs	r3, r3, #2
 8002dcc:	1c5a      	adds	r2, r3, #1
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d808      	bhi.n	8002de8 <HAL_ADC_ConfigChannel+0x958>
              {
                tmp_channel = (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) - 9UL));
              }
            }
#endif /* ADC2 */
            LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, tmp_channel);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6818      	ldr	r0, [r3, #0]
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002de2:	4619      	mov	r1, r3
 8002de4:	f7fe feb0 	bl	8001b48 <LL_ADC_REG_SetSequencerRanks>
          }
        }

        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6818      	ldr	r0, [r3, #0]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	461a      	mov	r2, r3
 8002df2:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002df6:	f7fe ff53 	bl	8001ca0 <LL_ADC_SetChannelSamplingTime>
        /* internal measurement paths enable: If internal channel selected,     */
        /* enable dedicated internal buffers and path.                          */
        /* Note: these internal measurement paths can be disabled using         */
        /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
        /*       channel configuration parameter "Rank".                        */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	f280 8159 	bge.w	80030b6 <HAL_ADC_ConfigChannel+0xc26>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a9b      	ldr	r2, [pc, #620]	@ (8003078 <HAL_ADC_ConfigChannel+0xbe8>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d004      	beq.n	8002e18 <HAL_ADC_ConfigChannel+0x988>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a9a      	ldr	r2, [pc, #616]	@ (800307c <HAL_ADC_ConfigChannel+0xbec>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d101      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x98c>
 8002e18:	4b99      	ldr	r3, [pc, #612]	@ (8003080 <HAL_ADC_ConfigChannel+0xbf0>)
 8002e1a:	e000      	b.n	8002e1e <HAL_ADC_ConfigChannel+0x98e>
 8002e1c:	4b99      	ldr	r3, [pc, #612]	@ (8003084 <HAL_ADC_ConfigChannel+0xbf4>)
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7fe fd9a 	bl	8001958 <LL_ADC_GetCommonPathInternalCh>
 8002e24:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

          /* If the requested internal measurement path has already been enabled,   */
          /* bypass the configuration processing.                                   */
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a96      	ldr	r2, [pc, #600]	@ (8003088 <HAL_ADC_ConfigChannel+0xbf8>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d12b      	bne.n	8002e8a <HAL_ADC_ConfigChannel+0x9fa>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e32:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d125      	bne.n	8002e8a <HAL_ADC_ConfigChannel+0x9fa>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a8d      	ldr	r2, [pc, #564]	@ (8003078 <HAL_ADC_ConfigChannel+0xbe8>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d004      	beq.n	8002e52 <HAL_ADC_ConfigChannel+0x9c2>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a8b      	ldr	r2, [pc, #556]	@ (800307c <HAL_ADC_ConfigChannel+0xbec>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d101      	bne.n	8002e56 <HAL_ADC_ConfigChannel+0x9c6>
 8002e52:	4a8b      	ldr	r2, [pc, #556]	@ (8003080 <HAL_ADC_ConfigChannel+0xbf0>)
 8002e54:	e000      	b.n	8002e58 <HAL_ADC_ConfigChannel+0x9c8>
 8002e56:	4a8b      	ldr	r2, [pc, #556]	@ (8003084 <HAL_ADC_ConfigChannel+0xbf4>)
 8002e58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002e60:	4619      	mov	r1, r3
 8002e62:	4610      	mov	r0, r2
 8002e64:	f7fe fd65 	bl	8001932 <LL_ADC_SetCommonPathInternalCh>
            /* Delay for temperature sensor stabilization time */
            /* Wait loop initialization and execution */
            /* Note: Variable divided by 2 to compensate partially              */
            /*       CPU processing cycles, scaling in us split to not          */
            /*       exceed 32 bits register capacity and handle low frequency. */
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002e68:	4b88      	ldr	r3, [pc, #544]	@ (800308c <HAL_ADC_ConfigChannel+0xbfc>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	099b      	lsrs	r3, r3, #6
 8002e6e:	4a88      	ldr	r2, [pc, #544]	@ (8003090 <HAL_ADC_ConfigChannel+0xc00>)
 8002e70:	fba2 2303 	umull	r2, r3, r2, r3
 8002e74:	099b      	lsrs	r3, r3, #6
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 8002e7a:	e002      	b.n	8002e82 <HAL_ADC_ConfigChannel+0x9f2>
            {
              wait_loop_index--;
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d1f9      	bne.n	8002e7c <HAL_ADC_ConfigChannel+0x9ec>
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8002e88:	e045      	b.n	8002f16 <HAL_ADC_ConfigChannel+0xa86>
            }
          }
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a81      	ldr	r2, [pc, #516]	@ (8003094 <HAL_ADC_ConfigChannel+0xc04>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d11b      	bne.n	8002ecc <HAL_ADC_ConfigChannel+0xa3c>
                                                                & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002e94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d115      	bne.n	8002ecc <HAL_ADC_ConfigChannel+0xa3c>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a74      	ldr	r2, [pc, #464]	@ (8003078 <HAL_ADC_ConfigChannel+0xbe8>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d004      	beq.n	8002eb4 <HAL_ADC_ConfigChannel+0xa24>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a73      	ldr	r2, [pc, #460]	@ (800307c <HAL_ADC_ConfigChannel+0xbec>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d101      	bne.n	8002eb8 <HAL_ADC_ConfigChannel+0xa28>
 8002eb4:	4a72      	ldr	r2, [pc, #456]	@ (8003080 <HAL_ADC_ConfigChannel+0xbf0>)
 8002eb6:	e000      	b.n	8002eba <HAL_ADC_ConfigChannel+0xa2a>
 8002eb8:	4a72      	ldr	r2, [pc, #456]	@ (8003084 <HAL_ADC_ConfigChannel+0xbf4>)
 8002eba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002ebe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4610      	mov	r0, r2
 8002ec6:	f7fe fd34 	bl	8001932 <LL_ADC_SetCommonPathInternalCh>
 8002eca:	e024      	b.n	8002f16 <HAL_ADC_ConfigChannel+0xa86>
                                           LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)                                                          \
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a71      	ldr	r2, [pc, #452]	@ (8003098 <HAL_ADC_ConfigChannel+0xc08>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d11f      	bne.n	8002f16 <HAL_ADC_ConfigChannel+0xa86>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ed6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002eda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d115      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0xa7e>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a64      	ldr	r2, [pc, #400]	@ (8003078 <HAL_ADC_ConfigChannel+0xbe8>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d004      	beq.n	8002ef6 <HAL_ADC_ConfigChannel+0xa66>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a62      	ldr	r2, [pc, #392]	@ (800307c <HAL_ADC_ConfigChannel+0xbec>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d101      	bne.n	8002efa <HAL_ADC_ConfigChannel+0xa6a>
 8002ef6:	4a62      	ldr	r2, [pc, #392]	@ (8003080 <HAL_ADC_ConfigChannel+0xbf0>)
 8002ef8:	e000      	b.n	8002efc <HAL_ADC_ConfigChannel+0xa6c>
 8002efa:	4a62      	ldr	r2, [pc, #392]	@ (8003084 <HAL_ADC_ConfigChannel+0xbf4>)
 8002efc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002f00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f04:	4619      	mov	r1, r3
 8002f06:	4610      	mov	r0, r2
 8002f08:	f7fe fd13 	bl	8001932 <LL_ADC_SetCommonPathInternalCh>
 8002f0c:	e003      	b.n	8002f16 <HAL_ADC_ConfigChannel+0xa86>
                                           LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VCORE)                                                            \
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a62      	ldr	r2, [pc, #392]	@ (800309c <HAL_ADC_ConfigChannel+0xc0c>)
 8002f14:	4293      	cmp	r3, r2
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
            }
          }
#else
          if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a61      	ldr	r2, [pc, #388]	@ (80030a0 <HAL_ADC_ConfigChannel+0xc10>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	f040 80ca 	bne.w	80030b6 <HAL_ADC_ConfigChannel+0xc26>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f22:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002f26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	f040 80c3 	bne.w	80030b6 <HAL_ADC_ConfigChannel+0xc26>
          {
            SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f042 0201 	orr.w	r2, r2, #1
 8002f40:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8002f44:	e0b7      	b.n	80030b6 <HAL_ADC_ConfigChannel+0xc26>
        /* Regular sequencer configuration */
        /* Note: Case of sequencer set to fully configurable:                   */
        /*       Sequencer rank cannot be disabled, only affected to            */
        /*       another channel.                                               */
        /*       To remove a rank, use parameter 'NbrOfConversion".             */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002f4e:	d004      	beq.n	8002f5a <HAL_ADC_ConfigChannel+0xaca>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002f54:	4a53      	ldr	r2, [pc, #332]	@ (80030a4 <HAL_ADC_ConfigChannel+0xc14>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d106      	bne.n	8002f68 <HAL_ADC_ConfigChannel+0xad8>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Reset the channel by disabling the corresponding bitfield.         */
          LL_ADC_REG_SetSequencerChRem(hadc->Instance, tmp_channel);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7fe fe83 	bl	8001c6e <LL_ADC_REG_SetSequencerChRem>
        }

        /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f280 80a2 	bge.w	80030b6 <HAL_ADC_ConfigChannel+0xc26>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a40      	ldr	r2, [pc, #256]	@ (8003078 <HAL_ADC_ConfigChannel+0xbe8>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d004      	beq.n	8002f86 <HAL_ADC_ConfigChannel+0xaf6>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a3e      	ldr	r2, [pc, #248]	@ (800307c <HAL_ADC_ConfigChannel+0xbec>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d101      	bne.n	8002f8a <HAL_ADC_ConfigChannel+0xafa>
 8002f86:	4b3e      	ldr	r3, [pc, #248]	@ (8003080 <HAL_ADC_ConfigChannel+0xbf0>)
 8002f88:	e000      	b.n	8002f8c <HAL_ADC_ConfigChannel+0xafc>
 8002f8a:	4b3e      	ldr	r3, [pc, #248]	@ (8003084 <HAL_ADC_ConfigChannel+0xbf4>)
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7fe fce3 	bl	8001958 <LL_ADC_GetCommonPathInternalCh>
 8002f92:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

          if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a43      	ldr	r2, [pc, #268]	@ (80030a8 <HAL_ADC_ConfigChannel+0xc18>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d115      	bne.n	8002fcc <HAL_ADC_ConfigChannel+0xb3c>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a34      	ldr	r2, [pc, #208]	@ (8003078 <HAL_ADC_ConfigChannel+0xbe8>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d004      	beq.n	8002fb4 <HAL_ADC_ConfigChannel+0xb24>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a33      	ldr	r2, [pc, #204]	@ (800307c <HAL_ADC_ConfigChannel+0xbec>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d101      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0xb28>
 8002fb4:	4a32      	ldr	r2, [pc, #200]	@ (8003080 <HAL_ADC_ConfigChannel+0xbf0>)
 8002fb6:	e000      	b.n	8002fba <HAL_ADC_ConfigChannel+0xb2a>
 8002fb8:	4a32      	ldr	r2, [pc, #200]	@ (8003084 <HAL_ADC_ConfigChannel+0xbf4>)
 8002fba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002fbe:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	4610      	mov	r0, r2
 8002fc6:	f7fe fcb4 	bl	8001932 <LL_ADC_SetCommonPathInternalCh>
 8002fca:	e034      	b.n	8003036 <HAL_ADC_ConfigChannel+0xba6>
                                           ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a36      	ldr	r2, [pc, #216]	@ (80030ac <HAL_ADC_ConfigChannel+0xc1c>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d115      	bne.n	8003002 <HAL_ADC_ConfigChannel+0xb72>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a27      	ldr	r2, [pc, #156]	@ (8003078 <HAL_ADC_ConfigChannel+0xbe8>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d004      	beq.n	8002fea <HAL_ADC_ConfigChannel+0xb5a>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a25      	ldr	r2, [pc, #148]	@ (800307c <HAL_ADC_ConfigChannel+0xbec>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d101      	bne.n	8002fee <HAL_ADC_ConfigChannel+0xb5e>
 8002fea:	4a25      	ldr	r2, [pc, #148]	@ (8003080 <HAL_ADC_ConfigChannel+0xbf0>)
 8002fec:	e000      	b.n	8002ff0 <HAL_ADC_ConfigChannel+0xb60>
 8002fee:	4a25      	ldr	r2, [pc, #148]	@ (8003084 <HAL_ADC_ConfigChannel+0xbf4>)
 8002ff0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002ff4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	4610      	mov	r0, r2
 8002ffc:	f7fe fc99 	bl	8001932 <LL_ADC_SetCommonPathInternalCh>
 8003000:	e019      	b.n	8003036 <HAL_ADC_ConfigChannel+0xba6>
                                           ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a24      	ldr	r2, [pc, #144]	@ (8003098 <HAL_ADC_ConfigChannel+0xc08>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d114      	bne.n	8003036 <HAL_ADC_ConfigChannel+0xba6>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a19      	ldr	r2, [pc, #100]	@ (8003078 <HAL_ADC_ConfigChannel+0xbe8>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d004      	beq.n	8003020 <HAL_ADC_ConfigChannel+0xb90>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a18      	ldr	r2, [pc, #96]	@ (800307c <HAL_ADC_ConfigChannel+0xbec>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d101      	bne.n	8003024 <HAL_ADC_ConfigChannel+0xb94>
 8003020:	4a17      	ldr	r2, [pc, #92]	@ (8003080 <HAL_ADC_ConfigChannel+0xbf0>)
 8003022:	e000      	b.n	8003026 <HAL_ADC_ConfigChannel+0xb96>
 8003024:	4a17      	ldr	r2, [pc, #92]	@ (8003084 <HAL_ADC_ConfigChannel+0xbf4>)
 8003026:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800302a:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800302e:	4619      	mov	r1, r3
 8003030:	4610      	mov	r0, r2
 8003032:	f7fe fc7e 	bl	8001932 <LL_ADC_SetCommonPathInternalCh>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
            }
          }
#else
          if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a19      	ldr	r2, [pc, #100]	@ (80030a0 <HAL_ADC_ConfigChannel+0xc10>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d13a      	bne.n	80030b6 <HAL_ADC_ConfigChannel+0xc26>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003040:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003044:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d134      	bne.n	80030b6 <HAL_ADC_ConfigChannel+0xc26>
          {
            SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f042 0201 	orr.w	r2, r2, #1
 800305c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8003060:	e029      	b.n	80030b6 <HAL_ADC_ConfigChannel+0xc26>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003066:	f043 0220 	orr.w	r2, r3, #32
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	679a      	str	r2, [r3, #120]	@ 0x78
    tmp_hal_status = HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003074:	e01f      	b.n	80030b6 <HAL_ADC_ConfigChannel+0xc26>
 8003076:	bf00      	nop
 8003078:	42028000 	.word	0x42028000
 800307c:	42028100 	.word	0x42028100
 8003080:	42028300 	.word	0x42028300
 8003084:	46021300 	.word	0x46021300
 8003088:	b6002000 	.word	0xb6002000
 800308c:	20000008 	.word	0x20000008
 8003090:	053e2d63 	.word	0x053e2d63
 8003094:	ba004000 	.word	0xba004000
 8003098:	80000001 	.word	0x80000001
 800309c:	b2001000 	.word	0xb2001000
 80030a0:	d7200000 	.word	0xd7200000
 80030a4:	80000010 	.word	0x80000010
 80030a8:	ce080000 	.word	0xce080000
 80030ac:	ca040000 	.word	0xca040000
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030b0:	bf00      	nop
 80030b2:	e000      	b.n	80030b6 <HAL_ADC_ConfigChannel+0xc26>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030b4:	bf00      	nop
  }

  __HAL_UNLOCK(hadc);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 80030be:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	37dc      	adds	r7, #220	@ 0xdc
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd90      	pop	{r4, r7, pc}
 80030ca:	bf00      	nop

080030cc <__NVIC_SetPriorityGrouping>:
{
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003110 <__NVIC_SetPriorityGrouping+0x44>)
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030e8:	4013      	ands	r3, r2
 80030ea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030fe:	4a04      	ldr	r2, [pc, #16]	@ (8003110 <__NVIC_SetPriorityGrouping+0x44>)
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	60d3      	str	r3, [r2, #12]
}
 8003104:	bf00      	nop
 8003106:	3714      	adds	r7, #20
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	e000ed00 	.word	0xe000ed00

08003114 <__NVIC_GetPriorityGrouping>:
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003118:	4b04      	ldr	r3, [pc, #16]	@ (800312c <__NVIC_GetPriorityGrouping+0x18>)
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	0a1b      	lsrs	r3, r3, #8
 800311e:	f003 0307 	and.w	r3, r3, #7
}
 8003122:	4618      	mov	r0, r3
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	e000ed00 	.word	0xe000ed00

08003130 <__NVIC_EnableIRQ>:
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	4603      	mov	r3, r0
 8003138:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800313a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800313e:	2b00      	cmp	r3, #0
 8003140:	db0b      	blt.n	800315a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003142:	88fb      	ldrh	r3, [r7, #6]
 8003144:	f003 021f 	and.w	r2, r3, #31
 8003148:	4907      	ldr	r1, [pc, #28]	@ (8003168 <__NVIC_EnableIRQ+0x38>)
 800314a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800314e:	095b      	lsrs	r3, r3, #5
 8003150:	2001      	movs	r0, #1
 8003152:	fa00 f202 	lsl.w	r2, r0, r2
 8003156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800315a:	bf00      	nop
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	e000e100 	.word	0xe000e100

0800316c <__NVIC_DisableIRQ>:
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003176:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800317a:	2b00      	cmp	r3, #0
 800317c:	db12      	blt.n	80031a4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800317e:	88fb      	ldrh	r3, [r7, #6]
 8003180:	f003 021f 	and.w	r2, r3, #31
 8003184:	490a      	ldr	r1, [pc, #40]	@ (80031b0 <__NVIC_DisableIRQ+0x44>)
 8003186:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800318a:	095b      	lsrs	r3, r3, #5
 800318c:	2001      	movs	r0, #1
 800318e:	fa00 f202 	lsl.w	r2, r0, r2
 8003192:	3320      	adds	r3, #32
 8003194:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003198:	f3bf 8f4f 	dsb	sy
}
 800319c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800319e:	f3bf 8f6f 	isb	sy
}
 80031a2:	bf00      	nop
}
 80031a4:	bf00      	nop
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr
 80031b0:	e000e100 	.word	0xe000e100

080031b4 <__NVIC_SetPriority>:
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	4603      	mov	r3, r0
 80031bc:	6039      	str	r1, [r7, #0]
 80031be:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80031c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	db0a      	blt.n	80031de <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	b2da      	uxtb	r2, r3
 80031cc:	490c      	ldr	r1, [pc, #48]	@ (8003200 <__NVIC_SetPriority+0x4c>)
 80031ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031d2:	0112      	lsls	r2, r2, #4
 80031d4:	b2d2      	uxtb	r2, r2
 80031d6:	440b      	add	r3, r1
 80031d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80031dc:	e00a      	b.n	80031f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	4908      	ldr	r1, [pc, #32]	@ (8003204 <__NVIC_SetPriority+0x50>)
 80031e4:	88fb      	ldrh	r3, [r7, #6]
 80031e6:	f003 030f 	and.w	r3, r3, #15
 80031ea:	3b04      	subs	r3, #4
 80031ec:	0112      	lsls	r2, r2, #4
 80031ee:	b2d2      	uxtb	r2, r2
 80031f0:	440b      	add	r3, r1
 80031f2:	761a      	strb	r2, [r3, #24]
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr
 8003200:	e000e100 	.word	0xe000e100
 8003204:	e000ed00 	.word	0xe000ed00

08003208 <NVIC_EncodePriority>:
{
 8003208:	b480      	push	{r7}
 800320a:	b089      	sub	sp, #36	@ 0x24
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f003 0307 	and.w	r3, r3, #7
 800321a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	f1c3 0307 	rsb	r3, r3, #7
 8003222:	2b04      	cmp	r3, #4
 8003224:	bf28      	it	cs
 8003226:	2304      	movcs	r3, #4
 8003228:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	3304      	adds	r3, #4
 800322e:	2b06      	cmp	r3, #6
 8003230:	d902      	bls.n	8003238 <NVIC_EncodePriority+0x30>
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	3b03      	subs	r3, #3
 8003236:	e000      	b.n	800323a <NVIC_EncodePriority+0x32>
 8003238:	2300      	movs	r3, #0
 800323a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800323c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	fa02 f303 	lsl.w	r3, r2, r3
 8003246:	43da      	mvns	r2, r3
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	401a      	ands	r2, r3
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003250:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	fa01 f303 	lsl.w	r3, r1, r3
 800325a:	43d9      	mvns	r1, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003260:	4313      	orrs	r3, r2
}
 8003262:	4618      	mov	r0, r3
 8003264:	3724      	adds	r7, #36	@ 0x24
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr

0800326e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	b082      	sub	sp, #8
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f7ff ff28 	bl	80030cc <__NVIC_SetPriorityGrouping>
}
 800327c:	bf00      	nop
 800327e:	3708      	adds	r7, #8
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	4603      	mov	r3, r0
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
 8003290:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003292:	f7ff ff3f 	bl	8003114 <__NVIC_GetPriorityGrouping>
 8003296:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	68b9      	ldr	r1, [r7, #8]
 800329c:	6978      	ldr	r0, [r7, #20]
 800329e:	f7ff ffb3 	bl	8003208 <NVIC_EncodePriority>
 80032a2:	4602      	mov	r2, r0
 80032a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80032a8:	4611      	mov	r1, r2
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7ff ff82 	bl	80031b4 <__NVIC_SetPriority>
}
 80032b0:	bf00      	nop
 80032b2:	3718      	adds	r7, #24
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	4603      	mov	r3, r0
 80032c0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7ff ff32 	bl	8003130 <__NVIC_EnableIRQ>
}
 80032cc:	bf00      	nop
 80032ce:	3708      	adds	r7, #8
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80032de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7ff ff42 	bl	800316c <__NVIC_DisableIRQ>
}
 80032e8:	bf00      	nop
 80032ea:	3708      	adds	r7, #8
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	3b01      	subs	r3, #1
 80032fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003300:	d301      	bcc.n	8003306 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003302:	2301      	movs	r3, #1
 8003304:	e00d      	b.n	8003322 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003306:	4a0a      	ldr	r2, [pc, #40]	@ (8003330 <HAL_SYSTICK_Config+0x40>)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	3b01      	subs	r3, #1
 800330c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800330e:	4b08      	ldr	r3, [pc, #32]	@ (8003330 <HAL_SYSTICK_Config+0x40>)
 8003310:	2200      	movs	r2, #0
 8003312:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003314:	4b06      	ldr	r3, [pc, #24]	@ (8003330 <HAL_SYSTICK_Config+0x40>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a05      	ldr	r2, [pc, #20]	@ (8003330 <HAL_SYSTICK_Config+0x40>)
 800331a:	f043 0303 	orr.w	r3, r3, #3
 800331e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	e000e010 	.word	0xe000e010

08003334 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b04      	cmp	r3, #4
 8003340:	d844      	bhi.n	80033cc <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003342:	a201      	add	r2, pc, #4	@ (adr r2, 8003348 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003348:	0800336b 	.word	0x0800336b
 800334c:	08003389 	.word	0x08003389
 8003350:	080033ab 	.word	0x080033ab
 8003354:	080033cd 	.word	0x080033cd
 8003358:	0800335d 	.word	0x0800335d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800335c:	4b1f      	ldr	r3, [pc, #124]	@ (80033dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a1e      	ldr	r2, [pc, #120]	@ (80033dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003362:	f043 0304 	orr.w	r3, r3, #4
 8003366:	6013      	str	r3, [r2, #0]
      break;
 8003368:	e031      	b.n	80033ce <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800336a:	4b1c      	ldr	r3, [pc, #112]	@ (80033dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a1b      	ldr	r2, [pc, #108]	@ (80033dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003370:	f023 0304 	bic.w	r3, r3, #4
 8003374:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8003376:	4b1a      	ldr	r3, [pc, #104]	@ (80033e0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800337c:	4a18      	ldr	r2, [pc, #96]	@ (80033e0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800337e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003382:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003386:	e022      	b.n	80033ce <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003388:	4b14      	ldr	r3, [pc, #80]	@ (80033dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a13      	ldr	r2, [pc, #76]	@ (80033dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800338e:	f023 0304 	bic.w	r3, r3, #4
 8003392:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8003394:	4b12      	ldr	r3, [pc, #72]	@ (80033e0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800339a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800339e:	4a10      	ldr	r2, [pc, #64]	@ (80033e0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80033a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80033a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80033a8:	e011      	b.n	80033ce <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80033aa:	4b0c      	ldr	r3, [pc, #48]	@ (80033dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a0b      	ldr	r2, [pc, #44]	@ (80033dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80033b0:	f023 0304 	bic.w	r3, r3, #4
 80033b4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80033b6:	4b0a      	ldr	r3, [pc, #40]	@ (80033e0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80033b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033bc:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80033c0:	4a07      	ldr	r2, [pc, #28]	@ (80033e0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80033c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80033c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80033ca:	e000      	b.n	80033ce <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80033cc:	bf00      	nop
  }
}
 80033ce:	bf00      	nop
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	e000e010 	.word	0xe000e010
 80033e0:	46020c00 	.word	0x46020c00

080033e4 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80033ea:	4b19      	ldr	r3, [pc, #100]	@ (8003450 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0304 	and.w	r3, r3, #4
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d002      	beq.n	80033fc <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80033f6:	2304      	movs	r3, #4
 80033f8:	607b      	str	r3, [r7, #4]
 80033fa:	e021      	b.n	8003440 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80033fc:	4b15      	ldr	r3, [pc, #84]	@ (8003454 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80033fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003402:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003406:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800340e:	d011      	beq.n	8003434 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003416:	d810      	bhi.n	800343a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d004      	beq.n	8003428 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003424:	d003      	beq.n	800342e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8003426:	e008      	b.n	800343a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003428:	2300      	movs	r3, #0
 800342a:	607b      	str	r3, [r7, #4]
        break;
 800342c:	e008      	b.n	8003440 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800342e:	2301      	movs	r3, #1
 8003430:	607b      	str	r3, [r7, #4]
        break;
 8003432:	e005      	b.n	8003440 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003434:	2302      	movs	r3, #2
 8003436:	607b      	str	r3, [r7, #4]
        break;
 8003438:	e002      	b.n	8003440 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800343a:	2300      	movs	r3, #0
 800343c:	607b      	str	r3, [r7, #4]
        break;
 800343e:	bf00      	nop
    }
  }
  return systick_source;
 8003440:	687b      	ldr	r3, [r7, #4]
}
 8003442:	4618      	mov	r0, r3
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	e000e010 	.word	0xe000e010
 8003454:	46020c00 	.word	0x46020c00

08003458 <HAL_CRYP_Init>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
#if defined(SAES)
  uint32_t tickstart;
#endif /* SAES */

  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d101      	bne.n	800346a <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e0a7      	b.n	80035ba <HAL_CRYP_Init+0x162>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d106      	bne.n	8003484 <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f7fd fe7c 	bl	800117c <HAL_CRYP_MspInit>
  }
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  if (hcryp->Instance == AES)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a4e      	ldr	r2, [pc, #312]	@ (80035c4 <HAL_CRYP_Init+0x16c>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d116      	bne.n	80034bc <HAL_CRYP_Init+0x64>
  {
    /* Set the key size, data type and Algorithm */
    cr_value = (uint32_t)(hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm | hcryp->Init.KeyMode);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685a      	ldr	r2, [r3, #4]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	431a      	orrs	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	695b      	ldr	r3, [r3, #20]
 800349c:	431a      	orrs	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a2:	4313      	orrs	r3, r2
 80034a4:	60bb      	str	r3, [r7, #8]
    /* Set the key size, data type, algorithm and mode */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_KMOD | AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD, cr_value);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	4b46      	ldr	r3, [pc, #280]	@ (80035c8 <HAL_CRYP_Init+0x170>)
 80034ae:	4013      	ands	r3, r2
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	6812      	ldr	r2, [r2, #0]
 80034b4:	68b9      	ldr	r1, [r7, #8]
 80034b6:	430b      	orrs	r3, r1
 80034b8:	6013      	str	r3, [r2, #0]
 80034ba:	e070      	b.n	800359e <HAL_CRYP_Init+0x146>
  }
  else
  {
    /* SAES is initializing, fetching random number from the RNG */
    tickstart = HAL_GetTick();
 80034bc:	f7fe f9f6 	bl	80018ac <HAL_GetTick>
 80034c0:	60f8      	str	r0, [r7, #12]
    while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 80034c2:	e01e      	b.n	8003502 <HAL_CRYP_Init+0xaa>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CRYP_GENERAL_TIMEOUT)
 80034c4:	f7fe f9f2 	bl	80018ac <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b52      	cmp	r3, #82	@ 0x52
 80034d0:	d917      	bls.n	8003502 <HAL_CRYP_Init+0xaa>
      {
        __HAL_CRYP_DISABLE(hcryp);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0201 	bic.w	r2, r2, #1
 80034e0:	601a      	str	r2, [r3, #0]
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034e6:	f043 0210 	orr.w	r2, r3, #16
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	65da      	str	r2, [r3, #92]	@ 0x5c
        hcryp->State = HAL_CRYP_STATE_READY;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2201      	movs	r2, #1
 80034f2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
        __HAL_UNLOCK(hcryp);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e05b      	b.n	80035ba <HAL_CRYP_Init+0x162>
    while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f003 0308 	and.w	r3, r3, #8
 800350c:	2b08      	cmp	r3, #8
 800350e:	d0d9      	beq.n	80034c4 <HAL_CRYP_Init+0x6c>
      }
    }
    /* SAES is initializing, no random number fetching error flagged */
    tickstart = HAL_GetTick();
 8003510:	f7fe f9cc 	bl	80018ac <HAL_GetTick>
 8003514:	60f8      	str	r0, [r7, #12]
    while (HAL_IS_BIT_SET(hcryp->Instance->ISR, CRYP_FLAG_RNGEIF))
 8003516:	e01e      	b.n	8003556 <HAL_CRYP_Init+0xfe>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CRYP_GENERAL_TIMEOUT)
 8003518:	f7fe f9c8 	bl	80018ac <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	2b52      	cmp	r3, #82	@ 0x52
 8003524:	d917      	bls.n	8003556 <HAL_CRYP_Init+0xfe>
      {
        __HAL_CRYP_DISABLE(hcryp);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f022 0201 	bic.w	r2, r2, #1
 8003534:	601a      	str	r2, [r3, #0]
        hcryp->ErrorCode |= HAL_CRYP_ERROR_RNG;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	65da      	str	r2, [r3, #92]	@ 0x5c
        hcryp->State = HAL_CRYP_STATE_READY;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
        __HAL_UNLOCK(hcryp);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e031      	b.n	80035ba <HAL_CRYP_Init+0x162>
    while (HAL_IS_BIT_SET(hcryp->Instance->ISR, CRYP_FLAG_RNGEIF))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f8d3 3304 	ldr.w	r3, [r3, #772]	@ 0x304
 800355e:	f003 0308 	and.w	r3, r3, #8
 8003562:	2b08      	cmp	r3, #8
 8003564:	d0d8      	beq.n	8003518 <HAL_CRYP_Init+0xc0>
      }
    }
    cr_value = (uint32_t)(hcryp->Init.KeyMode | hcryp->Init.DataType | hcryp->Init.KeySize | \
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	431a      	orrs	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	431a      	orrs	r2, r3
                          hcryp->Init.Algorithm | hcryp->Init.KeySelect | hcryp->Init.KeyProtection);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	695b      	ldr	r3, [r3, #20]
    cr_value = (uint32_t)(hcryp->Init.KeyMode | hcryp->Init.DataType | hcryp->Init.KeySize | \
 800357a:	431a      	orrs	r2, r3
                          hcryp->Init.Algorithm | hcryp->Init.KeySelect | hcryp->Init.KeyProtection);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003580:	431a      	orrs	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    cr_value = (uint32_t)(hcryp->Init.KeyMode | hcryp->Init.DataType | hcryp->Init.KeySize | \
 8003586:	4313      	orrs	r3, r2
 8003588:	60bb      	str	r3, [r7, #8]
    /* Set the key size, data type, algorithm, Key selection and key protection */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_KMOD | AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD | AES_CR_KEYSEL |
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	4b0e      	ldr	r3, [pc, #56]	@ (80035cc <HAL_CRYP_Init+0x174>)
 8003592:	4013      	ands	r3, r2
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	6812      	ldr	r2, [r2, #0]
 8003598:	68b9      	ldr	r1, [r7, #8]
 800359a:	430b      	orrs	r3, r1
 800359c:	6013      	str	r3, [r2, #0]
               AES_CR_KEYPROT, cr_value);
  }
  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Reset peripheral Key and IV configuration flag */
  hcryp->KeyIVConfig = 0U;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2201      	movs	r2, #1
 80035b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	420c0000 	.word	0x420c0000
 80035c8:	fcfaff99 	.word	0xfcfaff99
 80035cc:	8cf2ff99 	.word	0x8cf2ff99

080035d0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b089      	sub	sp, #36	@ 0x24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80035da:	2300      	movs	r3, #0
 80035dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80035e2:	e1ba      	b.n	800395a <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	2101      	movs	r1, #1
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	fa01 f303 	lsl.w	r3, r1, r3
 80035f0:	4013      	ands	r3, r2
 80035f2:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f000 81aa 	beq.w	8003954 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4a55      	ldr	r2, [pc, #340]	@ (8003758 <HAL_GPIO_Init+0x188>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d15d      	bne.n	80036c4 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800360e:	2201      	movs	r2, #1
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	43db      	mvns	r3, r3
 8003618:	69fa      	ldr	r2, [r7, #28]
 800361a:	4013      	ands	r3, r2
 800361c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f003 0201 	and.w	r2, r3, #1
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	fa02 f303 	lsl.w	r3, r2, r3
 800362c:	69fa      	ldr	r2, [r7, #28]
 800362e:	4313      	orrs	r3, r2
 8003630:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	69fa      	ldr	r2, [r7, #28]
 8003636:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8003638:	4a48      	ldr	r2, [pc, #288]	@ (800375c <HAL_GPIO_Init+0x18c>)
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003640:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8003642:	4a46      	ldr	r2, [pc, #280]	@ (800375c <HAL_GPIO_Init+0x18c>)
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	00db      	lsls	r3, r3, #3
 8003648:	4413      	add	r3, r2
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	08da      	lsrs	r2, r3, #3
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	3208      	adds	r2, #8
 8003656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800365a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	f003 0307 	and.w	r3, r3, #7
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	220f      	movs	r2, #15
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	43db      	mvns	r3, r3
 800366c:	69fa      	ldr	r2, [r7, #28]
 800366e:	4013      	ands	r3, r2
 8003670:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	f003 0307 	and.w	r3, r3, #7
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	220b      	movs	r2, #11
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	69fa      	ldr	r2, [r7, #28]
 8003682:	4313      	orrs	r3, r2
 8003684:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	08da      	lsrs	r2, r3, #3
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	3208      	adds	r2, #8
 800368e:	69f9      	ldr	r1, [r7, #28]
 8003690:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	2203      	movs	r2, #3
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	43db      	mvns	r3, r3
 80036a6:	69fa      	ldr	r2, [r7, #28]
 80036a8:	4013      	ands	r3, r2
 80036aa:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	2202      	movs	r2, #2
 80036b2:	fa02 f303 	lsl.w	r3, r2, r3
 80036b6:	69fa      	ldr	r2, [r7, #28]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	69fa      	ldr	r2, [r7, #28]
 80036c0:	601a      	str	r2, [r3, #0]
 80036c2:	e067      	b.n	8003794 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d003      	beq.n	80036d4 <HAL_GPIO_Init+0x104>
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	2b12      	cmp	r3, #18
 80036d2:	d145      	bne.n	8003760 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	08da      	lsrs	r2, r3, #3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	3208      	adds	r2, #8
 80036dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036e0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	f003 0307 	and.w	r3, r3, #7
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	220f      	movs	r2, #15
 80036ec:	fa02 f303 	lsl.w	r3, r2, r3
 80036f0:	43db      	mvns	r3, r3
 80036f2:	69fa      	ldr	r2, [r7, #28]
 80036f4:	4013      	ands	r3, r2
 80036f6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	f003 020f 	and.w	r2, r3, #15
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	f003 0307 	and.w	r3, r3, #7
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	69fa      	ldr	r2, [r7, #28]
 800370e:	4313      	orrs	r3, r2
 8003710:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	08da      	lsrs	r2, r3, #3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	3208      	adds	r2, #8
 800371a:	69f9      	ldr	r1, [r7, #28]
 800371c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	005b      	lsls	r3, r3, #1
 800372a:	2203      	movs	r2, #3
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	43db      	mvns	r3, r3
 8003732:	69fa      	ldr	r2, [r7, #28]
 8003734:	4013      	ands	r3, r2
 8003736:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f003 0203 	and.w	r2, r3, #3
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	005b      	lsls	r3, r3, #1
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	69fa      	ldr	r2, [r7, #28]
 800374a:	4313      	orrs	r3, r2
 800374c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	69fa      	ldr	r2, [r7, #28]
 8003752:	601a      	str	r2, [r3, #0]
 8003754:	e01e      	b.n	8003794 <HAL_GPIO_Init+0x1c4>
 8003756:	bf00      	nop
 8003758:	46020000 	.word	0x46020000
 800375c:	08010018 	.word	0x08010018
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	2203      	movs	r2, #3
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	43db      	mvns	r3, r3
 8003772:	69fa      	ldr	r2, [r7, #28]
 8003774:	4013      	ands	r3, r2
 8003776:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f003 0203 	and.w	r2, r3, #3
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	69fa      	ldr	r2, [r7, #28]
 800378a:	4313      	orrs	r3, r2
 800378c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	69fa      	ldr	r2, [r7, #28]
 8003792:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d00b      	beq.n	80037b4 <HAL_GPIO_Init+0x1e4>
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d007      	beq.n	80037b4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037a8:	2b11      	cmp	r3, #17
 80037aa:	d003      	beq.n	80037b4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	2b12      	cmp	r3, #18
 80037b2:	d130      	bne.n	8003816 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80037ba:	69bb      	ldr	r3, [r7, #24]
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	2203      	movs	r2, #3
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	43db      	mvns	r3, r3
 80037c6:	69fa      	ldr	r2, [r7, #28]
 80037c8:	4013      	ands	r3, r2
 80037ca:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	68da      	ldr	r2, [r3, #12]
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	fa02 f303 	lsl.w	r3, r2, r3
 80037d8:	69fa      	ldr	r2, [r7, #28]
 80037da:	4313      	orrs	r3, r2
 80037dc:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	69fa      	ldr	r2, [r7, #28]
 80037e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80037ea:	2201      	movs	r2, #1
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	43db      	mvns	r3, r3
 80037f4:	69fa      	ldr	r2, [r7, #28]
 80037f6:	4013      	ands	r3, r2
 80037f8:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	091b      	lsrs	r3, r3, #4
 8003800:	f003 0201 	and.w	r2, r3, #1
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	69fa      	ldr	r2, [r7, #28]
 800380c:	4313      	orrs	r3, r2
 800380e:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	69fa      	ldr	r2, [r7, #28]
 8003814:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	2b03      	cmp	r3, #3
 800381c:	d017      	beq.n	800384e <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8003824:	69bb      	ldr	r3, [r7, #24]
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	2203      	movs	r2, #3
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	43db      	mvns	r3, r3
 8003830:	69fa      	ldr	r2, [r7, #28]
 8003832:	4013      	ands	r3, r2
 8003834:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	689a      	ldr	r2, [r3, #8]
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	69fa      	ldr	r2, [r7, #28]
 8003844:	4313      	orrs	r3, r2
 8003846:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	69fa      	ldr	r2, [r7, #28]
 800384c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d07c      	beq.n	8003954 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800385a:	4a47      	ldr	r2, [pc, #284]	@ (8003978 <HAL_GPIO_Init+0x3a8>)
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	089b      	lsrs	r3, r3, #2
 8003860:	3318      	adds	r3, #24
 8003862:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003866:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	f003 0303 	and.w	r3, r3, #3
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	220f      	movs	r2, #15
 8003872:	fa02 f303 	lsl.w	r3, r2, r3
 8003876:	43db      	mvns	r3, r3
 8003878:	69fa      	ldr	r2, [r7, #28]
 800387a:	4013      	ands	r3, r2
 800387c:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	0a9a      	lsrs	r2, r3, #10
 8003882:	4b3e      	ldr	r3, [pc, #248]	@ (800397c <HAL_GPIO_Init+0x3ac>)
 8003884:	4013      	ands	r3, r2
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	f002 0203 	and.w	r2, r2, #3
 800388c:	00d2      	lsls	r2, r2, #3
 800388e:	4093      	lsls	r3, r2
 8003890:	69fa      	ldr	r2, [r7, #28]
 8003892:	4313      	orrs	r3, r2
 8003894:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003896:	4938      	ldr	r1, [pc, #224]	@ (8003978 <HAL_GPIO_Init+0x3a8>)
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	089b      	lsrs	r3, r3, #2
 800389c:	3318      	adds	r3, #24
 800389e:	69fa      	ldr	r2, [r7, #28]
 80038a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80038a4:	4b34      	ldr	r3, [pc, #208]	@ (8003978 <HAL_GPIO_Init+0x3a8>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	43db      	mvns	r3, r3
 80038ae:	69fa      	ldr	r2, [r7, #28]
 80038b0:	4013      	ands	r3, r2
 80038b2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d003      	beq.n	80038c8 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 80038c0:	69fa      	ldr	r2, [r7, #28]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80038c8:	4a2b      	ldr	r2, [pc, #172]	@ (8003978 <HAL_GPIO_Init+0x3a8>)
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80038ce:	4b2a      	ldr	r3, [pc, #168]	@ (8003978 <HAL_GPIO_Init+0x3a8>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	43db      	mvns	r3, r3
 80038d8:	69fa      	ldr	r2, [r7, #28]
 80038da:	4013      	ands	r3, r2
 80038dc:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 80038ea:	69fa      	ldr	r2, [r7, #28]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80038f2:	4a21      	ldr	r2, [pc, #132]	@ (8003978 <HAL_GPIO_Init+0x3a8>)
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80038f8:	4b1f      	ldr	r3, [pc, #124]	@ (8003978 <HAL_GPIO_Init+0x3a8>)
 80038fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038fe:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	43db      	mvns	r3, r3
 8003904:	69fa      	ldr	r2, [r7, #28]
 8003906:	4013      	ands	r3, r2
 8003908:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8003916:	69fa      	ldr	r2, [r7, #28]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4313      	orrs	r3, r2
 800391c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800391e:	4a16      	ldr	r2, [pc, #88]	@ (8003978 <HAL_GPIO_Init+0x3a8>)
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8003926:	4b14      	ldr	r3, [pc, #80]	@ (8003978 <HAL_GPIO_Init+0x3a8>)
 8003928:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800392c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	43db      	mvns	r3, r3
 8003932:	69fa      	ldr	r2, [r7, #28]
 8003934:	4013      	ands	r3, r2
 8003936:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d003      	beq.n	800394c <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8003944:	69fa      	ldr	r2, [r7, #28]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	4313      	orrs	r3, r2
 800394a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 800394c:	4a0a      	ldr	r2, [pc, #40]	@ (8003978 <HAL_GPIO_Init+0x3a8>)
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	3301      	adds	r3, #1
 8003958:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	fa22 f303 	lsr.w	r3, r2, r3
 8003964:	2b00      	cmp	r3, #0
 8003966:	f47f ae3d 	bne.w	80035e4 <HAL_GPIO_Init+0x14>
  }
}
 800396a:	bf00      	nop
 800396c:	bf00      	nop
 800396e:	3724      	adds	r7, #36	@ 0x24
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr
 8003978:	46022000 	.word	0x46022000
 800397c:	002f7f7f 	.word	0x002f7f7f

08003980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	460b      	mov	r3, r1
 800398a:	807b      	strh	r3, [r7, #2]
 800398c:	4613      	mov	r3, r2
 800398e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003990:	787b      	ldrb	r3, [r7, #1]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003996:	887a      	ldrh	r2, [r7, #2]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 800399c:	e002      	b.n	80039a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800399e:	887a      	ldrh	r2, [r7, #2]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	460b      	mov	r3, r1
 80039ba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	695b      	ldr	r3, [r3, #20]
 80039c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80039c2:	887a      	ldrh	r2, [r7, #2]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	4013      	ands	r3, r2
 80039c8:	041a      	lsls	r2, r3, #16
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	43d9      	mvns	r1, r3
 80039ce:	887b      	ldrh	r3, [r7, #2]
 80039d0:	400b      	ands	r3, r1
 80039d2:	431a      	orrs	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	619a      	str	r2, [r3, #24]
}
 80039d8:	bf00      	nop
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	4603      	mov	r3, r0
 80039ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80039ee:	4b0f      	ldr	r3, [pc, #60]	@ (8003a2c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80039f0:	68da      	ldr	r2, [r3, #12]
 80039f2:	88fb      	ldrh	r3, [r7, #6]
 80039f4:	4013      	ands	r3, r2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d006      	beq.n	8003a08 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80039fa:	4a0c      	ldr	r2, [pc, #48]	@ (8003a2c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80039fc:	88fb      	ldrh	r3, [r7, #6]
 80039fe:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003a00:	88fb      	ldrh	r3, [r7, #6]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f000 f814 	bl	8003a30 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8003a08:	4b08      	ldr	r3, [pc, #32]	@ (8003a2c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003a0a:	691a      	ldr	r2, [r3, #16]
 8003a0c:	88fb      	ldrh	r3, [r7, #6]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d006      	beq.n	8003a22 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003a14:	4a05      	ldr	r2, [pc, #20]	@ (8003a2c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003a16:	88fb      	ldrh	r3, [r7, #6]
 8003a18:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003a1a:	88fb      	ldrh	r3, [r7, #6]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f000 f812 	bl	8003a46 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003a22:	bf00      	nop
 8003a24:	3708      	adds	r7, #8
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	46022000 	.word	0x46022000

08003a30 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8003a3a:	bf00      	nop
 8003a3c:	370c      	adds	r7, #12
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr

08003a46 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b083      	sub	sp, #12
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8003a50:	bf00      	nop
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d101      	bne.n	8003a6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e08d      	b.n	8003b8a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d106      	bne.n	8003a88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f7fd fb9c 	bl	80011c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2224      	movs	r2, #36	@ 0x24
 8003a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f022 0201 	bic.w	r2, r2, #1
 8003a9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003aac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	689a      	ldr	r2, [r3, #8]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003abc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d107      	bne.n	8003ad6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	689a      	ldr	r2, [r3, #8]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ad2:	609a      	str	r2, [r3, #8]
 8003ad4:	e006      	b.n	8003ae4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	689a      	ldr	r2, [r3, #8]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003ae2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d108      	bne.n	8003afe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	685a      	ldr	r2, [r3, #4]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003afa:	605a      	str	r2, [r3, #4]
 8003afc:	e007      	b.n	8003b0e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	685a      	ldr	r2, [r3, #4]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b0c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	6812      	ldr	r2, [r2, #0]
 8003b18:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b20:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	68da      	ldr	r2, [r3, #12]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b30:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	691a      	ldr	r2, [r3, #16]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	699b      	ldr	r3, [r3, #24]
 8003b42:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	69d9      	ldr	r1, [r3, #28]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a1a      	ldr	r2, [r3, #32]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f042 0201 	orr.w	r2, r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2220      	movs	r2, #32
 8003b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3708      	adds	r7, #8
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b92:	b480      	push	{r7}
 8003b94:	b083      	sub	sp, #12
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
 8003b9a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	2b20      	cmp	r3, #32
 8003ba6:	d138      	bne.n	8003c1a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d101      	bne.n	8003bb6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e032      	b.n	8003c1c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2224      	movs	r2, #36	@ 0x24
 8003bc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f022 0201 	bic.w	r2, r2, #1
 8003bd4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003be4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	6819      	ldr	r1, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	683a      	ldr	r2, [r7, #0]
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f042 0201 	orr.w	r2, r2, #1
 8003c04:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2220      	movs	r2, #32
 8003c0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c16:	2300      	movs	r3, #0
 8003c18:	e000      	b.n	8003c1c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c1a:	2302      	movs	r3, #2
  }
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b085      	sub	sp, #20
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b20      	cmp	r3, #32
 8003c3c:	d139      	bne.n	8003cb2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d101      	bne.n	8003c4c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003c48:	2302      	movs	r3, #2
 8003c4a:	e033      	b.n	8003cb4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2224      	movs	r2, #36	@ 0x24
 8003c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0201 	bic.w	r2, r2, #1
 8003c6a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c7a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	021b      	lsls	r3, r3, #8
 8003c80:	68fa      	ldr	r2, [r7, #12]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f042 0201 	orr.w	r2, r2, #1
 8003c9c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2220      	movs	r2, #32
 8003ca2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	e000      	b.n	8003cb4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003cb2:	2302      	movs	r3, #2
  }
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3714      	adds	r7, #20
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8003ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8003cfc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0301 	and.w	r3, r3, #1
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d002      	beq.n	8003cde <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	73fb      	strb	r3, [r7, #15]
 8003cdc:	e007      	b.n	8003cee <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8003cde:	4b07      	ldr	r3, [pc, #28]	@ (8003cfc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f023 0204 	bic.w	r2, r3, #4
 8003ce6:	4905      	ldr	r1, [pc, #20]	@ (8003cfc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	600b      	str	r3, [r1, #0]
  }

  return status;
 8003cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	40030400 	.word	0x40030400

08003d00 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8003d00:	b480      	push	{r7}
 8003d02:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003d04:	4b05      	ldr	r3, [pc, #20]	@ (8003d1c <HAL_ICACHE_Enable+0x1c>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a04      	ldr	r2, [pc, #16]	@ (8003d1c <HAL_ICACHE_Enable+0x1c>)
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr
 8003d1c:	40030400 	.word	0x40030400

08003d20 <HAL_PWR_ConfigPVD>:
  * @param  pConfigPVD : Pointer to a PWR_PVDTypeDef structure that contains the
  *                      PVD configuration information (PVDLevel and EventMode).
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *pConfigPVD)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Check the PVD parameter */
  if (pConfigPVD == NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_PWR_ConfigPVD+0x12>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e059      	b.n	8003de6 <HAL_PWR_ConfigPVD+0xc6>
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(pConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(pConfigPVD->Mode));

  /* Set PVDLS[2:0] bits according to PVDLevel value */
  MODIFY_REG(PWR->SVMCR, PWR_SVMCR_PVDLS, pConfigPVD->PVDLevel);
 8003d32:	4b30      	ldr	r3, [pc, #192]	@ (8003df4 <HAL_PWR_ConfigPVD+0xd4>)
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	492d      	ldr	r1, [pc, #180]	@ (8003df4 <HAL_PWR_ConfigPVD+0xd4>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	610b      	str	r3, [r1, #16]

  /* Disable PVD Event/Interrupt */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 8003d44:	4b2c      	ldr	r3, [pc, #176]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003d46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d4a:	4a2b      	ldr	r2, [pc, #172]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003d4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d50:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8003d54:	4b28      	ldr	r3, [pc, #160]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003d56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d5a:	4a27      	ldr	r2, [pc, #156]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003d5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8003d64:	4b24      	ldr	r3, [pc, #144]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a23      	ldr	r2, [pc, #140]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003d6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d6e:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 8003d70:	4b21      	ldr	r3, [pc, #132]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	4a20      	ldr	r2, [pc, #128]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003d76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d7a:	6053      	str	r3, [r2, #4]

  /* Configure the PVD in interrupt mode */
  if ((pConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f003 0304 	and.w	r3, r3, #4
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d007      	beq.n	8003d98 <HAL_PWR_ConfigPVD+0x78>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8003d88:	4b1b      	ldr	r3, [pc, #108]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003d8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d8e:	4a1a      	ldr	r2, [pc, #104]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003d90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Configure the PVD in event mode */
  if ((pConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f003 0308 	and.w	r3, r3, #8
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d007      	beq.n	8003db4 <HAL_PWR_ConfigPVD+0x94>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8003da4:	4b14      	ldr	r3, [pc, #80]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003da6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003daa:	4a13      	ldr	r2, [pc, #76]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003dac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003db0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  }

  /* Configure the PVD in rising edge */
  if ((pConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d005      	beq.n	8003dcc <HAL_PWR_ConfigPVD+0xac>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8003dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a0c      	ldr	r2, [pc, #48]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003dc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dca:	6013      	str	r3, [r2, #0]
  }

  /* Configure the PVD in falling edge */
  if ((pConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d005      	beq.n	8003de4 <HAL_PWR_ConfigPVD+0xc4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8003dd8:	4b07      	ldr	r3, [pc, #28]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	4a06      	ldr	r2, [pc, #24]	@ (8003df8 <HAL_PWR_ConfigPVD+0xd8>)
 8003dde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003de2:	6053      	str	r3, [r2, #4]
  }

  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	46020800 	.word	0x46020800
 8003df8:	46022000 	.word	0x46022000

08003dfc <HAL_PWR_EnablePVD>:
/**
  * @brief  Enable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_EnablePVD(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
 8003e00:	4b05      	ldr	r3, [pc, #20]	@ (8003e18 <HAL_PWR_EnablePVD+0x1c>)
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	4a04      	ldr	r2, [pc, #16]	@ (8003e18 <HAL_PWR_EnablePVD+0x1c>)
 8003e06:	f043 0310 	orr.w	r3, r3, #16
 8003e0a:	6113      	str	r3, [r2, #16]
}
 8003e0c:	bf00      	nop
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	46020800 	.word	0x46020800

08003e1c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8003e24:	4b39      	ldr	r3, [pc, #228]	@ (8003f0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e2c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d10b      	bne.n	8003e4e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e3c:	d905      	bls.n	8003e4a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003e3e:	4b33      	ldr	r3, [pc, #204]	@ (8003f0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	4a32      	ldr	r2, [pc, #200]	@ (8003f0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003e44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e48:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	e057      	b.n	8003efe <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e54:	d90a      	bls.n	8003e6c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8003e56:	4b2d      	ldr	r3, [pc, #180]	@ (8003f0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	4a2a      	ldr	r2, [pc, #168]	@ (8003f0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003e64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e68:	60d3      	str	r3, [r2, #12]
 8003e6a:	e007      	b.n	8003e7c <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8003e6c:	4b27      	ldr	r3, [pc, #156]	@ (8003f0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003e74:	4925      	ldr	r1, [pc, #148]	@ (8003f0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003e7c:	4b24      	ldr	r3, [pc, #144]	@ (8003f10 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a24      	ldr	r2, [pc, #144]	@ (8003f14 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003e82:	fba2 2303 	umull	r2, r3, r2, r3
 8003e86:	099b      	lsrs	r3, r3, #6
 8003e88:	2232      	movs	r2, #50	@ 0x32
 8003e8a:	fb02 f303 	mul.w	r3, r2, r3
 8003e8e:	4a21      	ldr	r2, [pc, #132]	@ (8003f14 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003e90:	fba2 2303 	umull	r2, r3, r2, r3
 8003e94:	099b      	lsrs	r3, r3, #6
 8003e96:	3301      	adds	r3, #1
 8003e98:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003e9a:	e002      	b.n	8003ea2 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8003f0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d102      	bne.n	8003eb4 <HAL_PWREx_ControlVoltageScaling+0x98>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d1f3      	bne.n	8003e9c <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d01b      	beq.n	8003ef2 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003eba:	4b15      	ldr	r3, [pc, #84]	@ (8003f10 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a15      	ldr	r2, [pc, #84]	@ (8003f14 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec4:	099b      	lsrs	r3, r3, #6
 8003ec6:	2232      	movs	r2, #50	@ 0x32
 8003ec8:	fb02 f303 	mul.w	r3, r2, r3
 8003ecc:	4a11      	ldr	r2, [pc, #68]	@ (8003f14 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003ece:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed2:	099b      	lsrs	r3, r3, #6
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003ed8:	e002      	b.n	8003ee0 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	3b01      	subs	r3, #1
 8003ede:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8003f0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ee4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d102      	bne.n	8003ef2 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1f3      	bne.n	8003eda <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d101      	bne.n	8003efc <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e000      	b.n	8003efe <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	46020800 	.word	0x46020800
 8003f10:	20000008 	.word	0x20000008
 8003f14:	10624dd3 	.word	0x10624dd3

08003f18 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8003f1c:	4b04      	ldr	r3, [pc, #16]	@ (8003f30 <HAL_PWREx_GetVoltageRange+0x18>)
 8003f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	46020800 	.word	0x46020800

08003f34 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003f34:	b480      	push	{r7}
 8003f36:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8003f38:	4b05      	ldr	r3, [pc, #20]	@ (8003f50 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003f3a:	691b      	ldr	r3, [r3, #16]
 8003f3c:	4a04      	ldr	r2, [pc, #16]	@ (8003f50 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003f3e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003f42:	6113      	str	r3, [r2, #16]
}
 8003f44:	bf00      	nop
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	46020800 	.word	0x46020800

08003f54 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 8003f54:	b480      	push	{r7}
 8003f56:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 8003f58:	4b05      	ldr	r3, [pc, #20]	@ (8003f70 <HAL_PWREx_EnableVddA+0x1c>)
 8003f5a:	691b      	ldr	r3, [r3, #16]
 8003f5c:	4a04      	ldr	r2, [pc, #16]	@ (8003f70 <HAL_PWREx_EnableVddA+0x1c>)
 8003f5e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003f62:	6113      	str	r3, [r2, #16]
}
 8003f64:	bf00      	nop
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	46020800 	.word	0x46020800

08003f74 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b08e      	sub	sp, #56	@ 0x38
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d102      	bne.n	8003f8e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	f000 bec8 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f8e:	4b99      	ldr	r3, [pc, #612]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8003f90:	69db      	ldr	r3, [r3, #28]
 8003f92:	f003 030c 	and.w	r3, r3, #12
 8003f96:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f98:	4b96      	ldr	r3, [pc, #600]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8003f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9c:	f003 0303 	and.w	r3, r3, #3
 8003fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0310 	and.w	r3, r3, #16
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 816c 	beq.w	8004288 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d007      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x52>
 8003fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fb8:	2b0c      	cmp	r3, #12
 8003fba:	f040 80de 	bne.w	800417a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	f040 80da 	bne.w	800417a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	69db      	ldr	r3, [r3, #28]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d102      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	f000 bea5 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003fd8:	4b86      	ldr	r3, [pc, #536]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d004      	beq.n	8003fee <HAL_RCC_OscConfig+0x7a>
 8003fe4:	4b83      	ldr	r3, [pc, #524]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003fec:	e005      	b.n	8003ffa <HAL_RCC_OscConfig+0x86>
 8003fee:	4b81      	ldr	r3, [pc, #516]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8003ff0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ff4:	041b      	lsls	r3, r3, #16
 8003ff6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d255      	bcs.n	80040aa <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004000:	2b00      	cmp	r3, #0
 8004002:	d10a      	bne.n	800401a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004008:	4618      	mov	r0, r3
 800400a:	f001 f9d9 	bl	80053c0 <RCC_SetFlashLatencyFromMSIRange>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d002      	beq.n	800401a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	f000 be82 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800401a:	4b76      	ldr	r3, [pc, #472]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	4a75      	ldr	r2, [pc, #468]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004020:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004024:	6093      	str	r3, [r2, #8]
 8004026:	4b73      	ldr	r3, [pc, #460]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004032:	4970      	ldr	r1, [pc, #448]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004034:	4313      	orrs	r3, r2
 8004036:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004040:	d309      	bcc.n	8004056 <HAL_RCC_OscConfig+0xe2>
 8004042:	4b6c      	ldr	r3, [pc, #432]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	f023 021f 	bic.w	r2, r3, #31
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	4969      	ldr	r1, [pc, #420]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004050:	4313      	orrs	r3, r2
 8004052:	60cb      	str	r3, [r1, #12]
 8004054:	e07e      	b.n	8004154 <HAL_RCC_OscConfig+0x1e0>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405a:	2b00      	cmp	r3, #0
 800405c:	da0a      	bge.n	8004074 <HAL_RCC_OscConfig+0x100>
 800405e:	4b65      	ldr	r3, [pc, #404]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a1b      	ldr	r3, [r3, #32]
 800406a:	015b      	lsls	r3, r3, #5
 800406c:	4961      	ldr	r1, [pc, #388]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 800406e:	4313      	orrs	r3, r2
 8004070:	60cb      	str	r3, [r1, #12]
 8004072:	e06f      	b.n	8004154 <HAL_RCC_OscConfig+0x1e0>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004078:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800407c:	d30a      	bcc.n	8004094 <HAL_RCC_OscConfig+0x120>
 800407e:	4b5d      	ldr	r3, [pc, #372]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a1b      	ldr	r3, [r3, #32]
 800408a:	029b      	lsls	r3, r3, #10
 800408c:	4959      	ldr	r1, [pc, #356]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 800408e:	4313      	orrs	r3, r2
 8004090:	60cb      	str	r3, [r1, #12]
 8004092:	e05f      	b.n	8004154 <HAL_RCC_OscConfig+0x1e0>
 8004094:	4b57      	ldr	r3, [pc, #348]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a1b      	ldr	r3, [r3, #32]
 80040a0:	03db      	lsls	r3, r3, #15
 80040a2:	4954      	ldr	r1, [pc, #336]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	60cb      	str	r3, [r1, #12]
 80040a8:	e054      	b.n	8004154 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80040aa:	4b52      	ldr	r3, [pc, #328]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	4a51      	ldr	r2, [pc, #324]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80040b0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80040b4:	6093      	str	r3, [r2, #8]
 80040b6:	4b4f      	ldr	r3, [pc, #316]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c2:	494c      	ldr	r1, [pc, #304]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040cc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80040d0:	d309      	bcc.n	80040e6 <HAL_RCC_OscConfig+0x172>
 80040d2:	4b48      	ldr	r3, [pc, #288]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	f023 021f 	bic.w	r2, r3, #31
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a1b      	ldr	r3, [r3, #32]
 80040de:	4945      	ldr	r1, [pc, #276]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	60cb      	str	r3, [r1, #12]
 80040e4:	e028      	b.n	8004138 <HAL_RCC_OscConfig+0x1c4>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	da0a      	bge.n	8004104 <HAL_RCC_OscConfig+0x190>
 80040ee:	4b41      	ldr	r3, [pc, #260]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	015b      	lsls	r3, r3, #5
 80040fc:	493d      	ldr	r1, [pc, #244]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	60cb      	str	r3, [r1, #12]
 8004102:	e019      	b.n	8004138 <HAL_RCC_OscConfig+0x1c4>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004108:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800410c:	d30a      	bcc.n	8004124 <HAL_RCC_OscConfig+0x1b0>
 800410e:	4b39      	ldr	r3, [pc, #228]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a1b      	ldr	r3, [r3, #32]
 800411a:	029b      	lsls	r3, r3, #10
 800411c:	4935      	ldr	r1, [pc, #212]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 800411e:	4313      	orrs	r3, r2
 8004120:	60cb      	str	r3, [r1, #12]
 8004122:	e009      	b.n	8004138 <HAL_RCC_OscConfig+0x1c4>
 8004124:	4b33      	ldr	r3, [pc, #204]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a1b      	ldr	r3, [r3, #32]
 8004130:	03db      	lsls	r3, r3, #15
 8004132:	4930      	ldr	r1, [pc, #192]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004134:	4313      	orrs	r3, r2
 8004136:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10a      	bne.n	8004154 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004142:	4618      	mov	r0, r3
 8004144:	f001 f93c 	bl	80053c0 <RCC_SetFlashLatencyFromMSIRange>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d002      	beq.n	8004154 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	f000 bde5 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8004154:	f001 f8de 	bl	8005314 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004158:	4b27      	ldr	r3, [pc, #156]	@ (80041f8 <HAL_RCC_OscConfig+0x284>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4618      	mov	r0, r3
 800415e:	f7fd fb1b 	bl	8001798 <HAL_InitTick>
 8004162:	4603      	mov	r3, r0
 8004164:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8004168:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800416c:	2b00      	cmp	r3, #0
 800416e:	f000 808a 	beq.w	8004286 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8004172:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004176:	f000 bdd2 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	69db      	ldr	r3, [r3, #28]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d066      	beq.n	8004250 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8004182:	4b1c      	ldr	r3, [pc, #112]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a1b      	ldr	r2, [pc, #108]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 8004188:	f043 0301 	orr.w	r3, r3, #1
 800418c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800418e:	f7fd fb8d 	bl	80018ac <HAL_GetTick>
 8004192:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004194:	e009      	b.n	80041aa <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004196:	f7fd fb89 	bl	80018ac <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d902      	bls.n	80041aa <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	f000 bdba 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80041aa:	4b12      	ldr	r3, [pc, #72]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0304 	and.w	r3, r3, #4
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d0ef      	beq.n	8004196 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80041b6:	4b0f      	ldr	r3, [pc, #60]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	4a0e      	ldr	r2, [pc, #56]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80041bc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80041c0:	6093      	str	r3, [r2, #8]
 80041c2:	4b0c      	ldr	r3, [pc, #48]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ce:	4909      	ldr	r1, [pc, #36]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80041dc:	d30e      	bcc.n	80041fc <HAL_RCC_OscConfig+0x288>
 80041de:	4b05      	ldr	r3, [pc, #20]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	f023 021f 	bic.w	r2, r3, #31
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a1b      	ldr	r3, [r3, #32]
 80041ea:	4902      	ldr	r1, [pc, #8]	@ (80041f4 <HAL_RCC_OscConfig+0x280>)
 80041ec:	4313      	orrs	r3, r2
 80041ee:	60cb      	str	r3, [r1, #12]
 80041f0:	e04a      	b.n	8004288 <HAL_RCC_OscConfig+0x314>
 80041f2:	bf00      	nop
 80041f4:	46020c00 	.word	0x46020c00
 80041f8:	2000000c 	.word	0x2000000c
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004200:	2b00      	cmp	r3, #0
 8004202:	da0a      	bge.n	800421a <HAL_RCC_OscConfig+0x2a6>
 8004204:	4b98      	ldr	r3, [pc, #608]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a1b      	ldr	r3, [r3, #32]
 8004210:	015b      	lsls	r3, r3, #5
 8004212:	4995      	ldr	r1, [pc, #596]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004214:	4313      	orrs	r3, r2
 8004216:	60cb      	str	r3, [r1, #12]
 8004218:	e036      	b.n	8004288 <HAL_RCC_OscConfig+0x314>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004222:	d30a      	bcc.n	800423a <HAL_RCC_OscConfig+0x2c6>
 8004224:	4b90      	ldr	r3, [pc, #576]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a1b      	ldr	r3, [r3, #32]
 8004230:	029b      	lsls	r3, r3, #10
 8004232:	498d      	ldr	r1, [pc, #564]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004234:	4313      	orrs	r3, r2
 8004236:	60cb      	str	r3, [r1, #12]
 8004238:	e026      	b.n	8004288 <HAL_RCC_OscConfig+0x314>
 800423a:	4b8b      	ldr	r3, [pc, #556]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a1b      	ldr	r3, [r3, #32]
 8004246:	03db      	lsls	r3, r3, #15
 8004248:	4987      	ldr	r1, [pc, #540]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 800424a:	4313      	orrs	r3, r2
 800424c:	60cb      	str	r3, [r1, #12]
 800424e:	e01b      	b.n	8004288 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8004250:	4b85      	ldr	r3, [pc, #532]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a84      	ldr	r2, [pc, #528]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004256:	f023 0301 	bic.w	r3, r3, #1
 800425a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800425c:	f7fd fb26 	bl	80018ac <HAL_GetTick>
 8004260:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8004262:	e009      	b.n	8004278 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004264:	f7fd fb22 	bl	80018ac <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d902      	bls.n	8004278 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	f000 bd53 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8004278:	4b7b      	ldr	r3, [pc, #492]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b00      	cmp	r3, #0
 8004282:	d1ef      	bne.n	8004264 <HAL_RCC_OscConfig+0x2f0>
 8004284:	e000      	b.n	8004288 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004286:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0301 	and.w	r3, r3, #1
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 808b 	beq.w	80043ac <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004298:	2b08      	cmp	r3, #8
 800429a:	d005      	beq.n	80042a8 <HAL_RCC_OscConfig+0x334>
 800429c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800429e:	2b0c      	cmp	r3, #12
 80042a0:	d109      	bne.n	80042b6 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80042a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042a4:	2b03      	cmp	r3, #3
 80042a6:	d106      	bne.n	80042b6 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d17d      	bne.n	80043ac <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	f000 bd34 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042be:	d106      	bne.n	80042ce <HAL_RCC_OscConfig+0x35a>
 80042c0:	4b69      	ldr	r3, [pc, #420]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a68      	ldr	r2, [pc, #416]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80042c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042ca:	6013      	str	r3, [r2, #0]
 80042cc:	e041      	b.n	8004352 <HAL_RCC_OscConfig+0x3de>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042d6:	d112      	bne.n	80042fe <HAL_RCC_OscConfig+0x38a>
 80042d8:	4b63      	ldr	r3, [pc, #396]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a62      	ldr	r2, [pc, #392]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80042de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80042e2:	6013      	str	r3, [r2, #0]
 80042e4:	4b60      	ldr	r3, [pc, #384]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a5f      	ldr	r2, [pc, #380]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80042ea:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80042ee:	6013      	str	r3, [r2, #0]
 80042f0:	4b5d      	ldr	r3, [pc, #372]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a5c      	ldr	r2, [pc, #368]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80042f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042fa:	6013      	str	r3, [r2, #0]
 80042fc:	e029      	b.n	8004352 <HAL_RCC_OscConfig+0x3de>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004306:	d112      	bne.n	800432e <HAL_RCC_OscConfig+0x3ba>
 8004308:	4b57      	ldr	r3, [pc, #348]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a56      	ldr	r2, [pc, #344]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 800430e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004312:	6013      	str	r3, [r2, #0]
 8004314:	4b54      	ldr	r3, [pc, #336]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a53      	ldr	r2, [pc, #332]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 800431a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800431e:	6013      	str	r3, [r2, #0]
 8004320:	4b51      	ldr	r3, [pc, #324]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a50      	ldr	r2, [pc, #320]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004326:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800432a:	6013      	str	r3, [r2, #0]
 800432c:	e011      	b.n	8004352 <HAL_RCC_OscConfig+0x3de>
 800432e:	4b4e      	ldr	r3, [pc, #312]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a4d      	ldr	r2, [pc, #308]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004334:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004338:	6013      	str	r3, [r2, #0]
 800433a:	4b4b      	ldr	r3, [pc, #300]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a4a      	ldr	r2, [pc, #296]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004340:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004344:	6013      	str	r3, [r2, #0]
 8004346:	4b48      	ldr	r3, [pc, #288]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a47      	ldr	r2, [pc, #284]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 800434c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004350:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d014      	beq.n	8004384 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800435a:	f7fd faa7 	bl	80018ac <HAL_GetTick>
 800435e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004360:	e009      	b.n	8004376 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004362:	f7fd faa3 	bl	80018ac <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	2b64      	cmp	r3, #100	@ 0x64
 800436e:	d902      	bls.n	8004376 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	f000 bcd4 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004376:	4b3c      	ldr	r3, [pc, #240]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d0ef      	beq.n	8004362 <HAL_RCC_OscConfig+0x3ee>
 8004382:	e013      	b.n	80043ac <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8004384:	f7fd fa92 	bl	80018ac <HAL_GetTick>
 8004388:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800438a:	e009      	b.n	80043a0 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800438c:	f7fd fa8e 	bl	80018ac <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	2b64      	cmp	r3, #100	@ 0x64
 8004398:	d902      	bls.n	80043a0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	f000 bcbf 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043a0:	4b31      	ldr	r3, [pc, #196]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1ef      	bne.n	800438c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0302 	and.w	r3, r3, #2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d05f      	beq.n	8004478 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80043b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ba:	2b04      	cmp	r3, #4
 80043bc:	d005      	beq.n	80043ca <HAL_RCC_OscConfig+0x456>
 80043be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c0:	2b0c      	cmp	r3, #12
 80043c2:	d114      	bne.n	80043ee <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80043c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d111      	bne.n	80043ee <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d102      	bne.n	80043d8 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	f000 bca3 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80043d8:	4b23      	ldr	r3, [pc, #140]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	691b      	ldr	r3, [r3, #16]
 80043e4:	041b      	lsls	r3, r3, #16
 80043e6:	4920      	ldr	r1, [pc, #128]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80043ec:	e044      	b.n	8004478 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d024      	beq.n	8004440 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80043f6:	4b1c      	ldr	r3, [pc, #112]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a1b      	ldr	r2, [pc, #108]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 80043fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004400:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004402:	f7fd fa53 	bl	80018ac <HAL_GetTick>
 8004406:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004408:	e009      	b.n	800441e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800440a:	f7fd fa4f 	bl	80018ac <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	2b02      	cmp	r3, #2
 8004416:	d902      	bls.n	800441e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	f000 bc80 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800441e:	4b12      	ldr	r3, [pc, #72]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004426:	2b00      	cmp	r3, #0
 8004428:	d0ef      	beq.n	800440a <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800442a:	4b0f      	ldr	r3, [pc, #60]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	041b      	lsls	r3, r3, #16
 8004438:	490b      	ldr	r1, [pc, #44]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 800443a:	4313      	orrs	r3, r2
 800443c:	610b      	str	r3, [r1, #16]
 800443e:	e01b      	b.n	8004478 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8004440:	4b09      	ldr	r3, [pc, #36]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a08      	ldr	r2, [pc, #32]	@ (8004468 <HAL_RCC_OscConfig+0x4f4>)
 8004446:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800444a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800444c:	f7fd fa2e 	bl	80018ac <HAL_GetTick>
 8004450:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004452:	e00b      	b.n	800446c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004454:	f7fd fa2a 	bl	80018ac <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b02      	cmp	r3, #2
 8004460:	d904      	bls.n	800446c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	f000 bc5b 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
 8004468:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800446c:	4baf      	ldr	r3, [pc, #700]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004474:	2b00      	cmp	r3, #0
 8004476:	d1ed      	bne.n	8004454 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0308 	and.w	r3, r3, #8
 8004480:	2b00      	cmp	r3, #0
 8004482:	f000 80c8 	beq.w	8004616 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8004486:	2300      	movs	r3, #0
 8004488:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800448c:	4ba7      	ldr	r3, [pc, #668]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 800448e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b00      	cmp	r3, #0
 8004498:	d111      	bne.n	80044be <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800449a:	4ba4      	ldr	r3, [pc, #656]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 800449c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044a0:	4aa2      	ldr	r2, [pc, #648]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80044a2:	f043 0304 	orr.w	r3, r3, #4
 80044a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80044aa:	4ba0      	ldr	r3, [pc, #640]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80044ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044b0:	f003 0304 	and.w	r3, r3, #4
 80044b4:	617b      	str	r3, [r7, #20]
 80044b6:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80044b8:	2301      	movs	r3, #1
 80044ba:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80044be:	4b9c      	ldr	r3, [pc, #624]	@ (8004730 <HAL_RCC_OscConfig+0x7bc>)
 80044c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d119      	bne.n	80044fe <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80044ca:	4b99      	ldr	r3, [pc, #612]	@ (8004730 <HAL_RCC_OscConfig+0x7bc>)
 80044cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ce:	4a98      	ldr	r2, [pc, #608]	@ (8004730 <HAL_RCC_OscConfig+0x7bc>)
 80044d0:	f043 0301 	orr.w	r3, r3, #1
 80044d4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044d6:	f7fd f9e9 	bl	80018ac <HAL_GetTick>
 80044da:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80044dc:	e009      	b.n	80044f2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044de:	f7fd f9e5 	bl	80018ac <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d902      	bls.n	80044f2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	f000 bc16 	b.w	8004d1e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80044f2:	4b8f      	ldr	r3, [pc, #572]	@ (8004730 <HAL_RCC_OscConfig+0x7bc>)
 80044f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d0ef      	beq.n	80044de <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d05f      	beq.n	80045c6 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8004506:	4b89      	ldr	r3, [pc, #548]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 8004508:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800450c:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	699a      	ldr	r2, [r3, #24]
 8004512:	6a3b      	ldr	r3, [r7, #32]
 8004514:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004518:	429a      	cmp	r2, r3
 800451a:	d037      	beq.n	800458c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800451c:	6a3b      	ldr	r3, [r7, #32]
 800451e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d006      	beq.n	8004534 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8004526:	6a3b      	ldr	r3, [r7, #32]
 8004528:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800452c:	2b00      	cmp	r3, #0
 800452e:	d101      	bne.n	8004534 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e3f4      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8004534:	6a3b      	ldr	r3, [r7, #32]
 8004536:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d01b      	beq.n	8004576 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800453e:	4b7b      	ldr	r3, [pc, #492]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 8004540:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004544:	4a79      	ldr	r2, [pc, #484]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 8004546:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800454a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800454e:	f7fd f9ad 	bl	80018ac <HAL_GetTick>
 8004552:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004554:	e008      	b.n	8004568 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004556:	f7fd f9a9 	bl	80018ac <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	2b05      	cmp	r3, #5
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e3da      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004568:	4b70      	ldr	r3, [pc, #448]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 800456a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800456e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1ef      	bne.n	8004556 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8004576:	4b6d      	ldr	r3, [pc, #436]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 8004578:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800457c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	699b      	ldr	r3, [r3, #24]
 8004584:	4969      	ldr	r1, [pc, #420]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 8004586:	4313      	orrs	r3, r2
 8004588:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800458c:	4b67      	ldr	r3, [pc, #412]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 800458e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004592:	4a66      	ldr	r2, [pc, #408]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 8004594:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004598:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800459c:	f7fd f986 	bl	80018ac <HAL_GetTick>
 80045a0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80045a2:	e008      	b.n	80045b6 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045a4:	f7fd f982 	bl	80018ac <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	2b05      	cmp	r3, #5
 80045b0:	d901      	bls.n	80045b6 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e3b3      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80045b6:	4b5d      	ldr	r3, [pc, #372]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80045b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d0ef      	beq.n	80045a4 <HAL_RCC_OscConfig+0x630>
 80045c4:	e01b      	b.n	80045fe <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80045c6:	4b59      	ldr	r3, [pc, #356]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80045c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045cc:	4a57      	ldr	r2, [pc, #348]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80045ce:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80045d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80045d6:	f7fd f969 	bl	80018ac <HAL_GetTick>
 80045da:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80045dc:	e008      	b.n	80045f0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045de:	f7fd f965 	bl	80018ac <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b05      	cmp	r3, #5
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e396      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80045f0:	4b4e      	ldr	r3, [pc, #312]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80045f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1ef      	bne.n	80045de <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80045fe:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004602:	2b01      	cmp	r3, #1
 8004604:	d107      	bne.n	8004616 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004606:	4b49      	ldr	r3, [pc, #292]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 8004608:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800460c:	4a47      	ldr	r2, [pc, #284]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 800460e:	f023 0304 	bic.w	r3, r3, #4
 8004612:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0304 	and.w	r3, r3, #4
 800461e:	2b00      	cmp	r3, #0
 8004620:	f000 8111 	beq.w	8004846 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8004624:	2300      	movs	r3, #0
 8004626:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800462a:	4b40      	ldr	r3, [pc, #256]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 800462c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004630:	f003 0304 	and.w	r3, r3, #4
 8004634:	2b00      	cmp	r3, #0
 8004636:	d111      	bne.n	800465c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004638:	4b3c      	ldr	r3, [pc, #240]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 800463a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800463e:	4a3b      	ldr	r2, [pc, #236]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 8004640:	f043 0304 	orr.w	r3, r3, #4
 8004644:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004648:	4b38      	ldr	r3, [pc, #224]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 800464a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800464e:	f003 0304 	and.w	r3, r3, #4
 8004652:	613b      	str	r3, [r7, #16]
 8004654:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8004656:	2301      	movs	r3, #1
 8004658:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800465c:	4b34      	ldr	r3, [pc, #208]	@ (8004730 <HAL_RCC_OscConfig+0x7bc>)
 800465e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004660:	f003 0301 	and.w	r3, r3, #1
 8004664:	2b00      	cmp	r3, #0
 8004666:	d118      	bne.n	800469a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004668:	4b31      	ldr	r3, [pc, #196]	@ (8004730 <HAL_RCC_OscConfig+0x7bc>)
 800466a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466c:	4a30      	ldr	r2, [pc, #192]	@ (8004730 <HAL_RCC_OscConfig+0x7bc>)
 800466e:	f043 0301 	orr.w	r3, r3, #1
 8004672:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004674:	f7fd f91a 	bl	80018ac <HAL_GetTick>
 8004678:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800467a:	e008      	b.n	800468e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800467c:	f7fd f916 	bl	80018ac <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	2b02      	cmp	r3, #2
 8004688:	d901      	bls.n	800468e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e347      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800468e:	4b28      	ldr	r3, [pc, #160]	@ (8004730 <HAL_RCC_OscConfig+0x7bc>)
 8004690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	2b00      	cmp	r3, #0
 8004698:	d0f0      	beq.n	800467c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d01f      	beq.n	80046e6 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 0304 	and.w	r3, r3, #4
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d010      	beq.n	80046d4 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80046b2:	4b1e      	ldr	r3, [pc, #120]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80046b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046b8:	4a1c      	ldr	r2, [pc, #112]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80046ba:	f043 0304 	orr.w	r3, r3, #4
 80046be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80046c2:	4b1a      	ldr	r3, [pc, #104]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80046c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046c8:	4a18      	ldr	r2, [pc, #96]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80046ca:	f043 0301 	orr.w	r3, r3, #1
 80046ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80046d2:	e018      	b.n	8004706 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80046d4:	4b15      	ldr	r3, [pc, #84]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80046d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046da:	4a14      	ldr	r2, [pc, #80]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80046dc:	f043 0301 	orr.w	r3, r3, #1
 80046e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80046e4:	e00f      	b.n	8004706 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80046e6:	4b11      	ldr	r3, [pc, #68]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80046e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046ec:	4a0f      	ldr	r2, [pc, #60]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80046ee:	f023 0301 	bic.w	r3, r3, #1
 80046f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80046f6:	4b0d      	ldr	r3, [pc, #52]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80046f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046fc:	4a0b      	ldr	r2, [pc, #44]	@ (800472c <HAL_RCC_OscConfig+0x7b8>)
 80046fe:	f023 0304 	bic.w	r3, r3, #4
 8004702:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d057      	beq.n	80047be <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 800470e:	f7fd f8cd 	bl	80018ac <HAL_GetTick>
 8004712:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004714:	e00e      	b.n	8004734 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004716:	f7fd f8c9 	bl	80018ac <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004724:	4293      	cmp	r3, r2
 8004726:	d905      	bls.n	8004734 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e2f8      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
 800472c:	46020c00 	.word	0x46020c00
 8004730:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004734:	4b9c      	ldr	r3, [pc, #624]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004736:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800473a:	f003 0302 	and.w	r3, r3, #2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d0e9      	beq.n	8004716 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800474a:	2b00      	cmp	r3, #0
 800474c:	d01b      	beq.n	8004786 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800474e:	4b96      	ldr	r3, [pc, #600]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004750:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004754:	4a94      	ldr	r2, [pc, #592]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800475a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800475e:	e00a      	b.n	8004776 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004760:	f7fd f8a4 	bl	80018ac <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800476e:	4293      	cmp	r3, r2
 8004770:	d901      	bls.n	8004776 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e2d3      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004776:	4b8c      	ldr	r3, [pc, #560]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004778:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800477c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004780:	2b00      	cmp	r3, #0
 8004782:	d0ed      	beq.n	8004760 <HAL_RCC_OscConfig+0x7ec>
 8004784:	e053      	b.n	800482e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004786:	4b88      	ldr	r3, [pc, #544]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004788:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800478c:	4a86      	ldr	r2, [pc, #536]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 800478e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004792:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004796:	e00a      	b.n	80047ae <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004798:	f7fd f888 	bl	80018ac <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d901      	bls.n	80047ae <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e2b7      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80047ae:	4b7e      	ldr	r3, [pc, #504]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 80047b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d1ed      	bne.n	8004798 <HAL_RCC_OscConfig+0x824>
 80047bc:	e037      	b.n	800482e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80047be:	f7fd f875 	bl	80018ac <HAL_GetTick>
 80047c2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047c4:	e00a      	b.n	80047dc <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047c6:	f7fd f871 	bl	80018ac <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d901      	bls.n	80047dc <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e2a0      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047dc:	4b72      	ldr	r3, [pc, #456]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 80047de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d1ed      	bne.n	80047c6 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80047ea:	4b6f      	ldr	r3, [pc, #444]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 80047ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d01a      	beq.n	800482e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80047f8:	4b6b      	ldr	r3, [pc, #428]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 80047fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047fe:	4a6a      	ldr	r2, [pc, #424]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004800:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004804:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004808:	e00a      	b.n	8004820 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800480a:	f7fd f84f 	bl	80018ac <HAL_GetTick>
 800480e:	4602      	mov	r2, r0
 8004810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004818:	4293      	cmp	r3, r2
 800481a:	d901      	bls.n	8004820 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e27e      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004820:	4b61      	ldr	r3, [pc, #388]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004822:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004826:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800482a:	2b00      	cmp	r3, #0
 800482c:	d1ed      	bne.n	800480a <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800482e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8004832:	2b01      	cmp	r3, #1
 8004834:	d107      	bne.n	8004846 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004836:	4b5c      	ldr	r3, [pc, #368]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004838:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800483c:	4a5a      	ldr	r2, [pc, #360]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 800483e:	f023 0304 	bic.w	r3, r3, #4
 8004842:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0320 	and.w	r3, r3, #32
 800484e:	2b00      	cmp	r3, #0
 8004850:	d036      	beq.n	80048c0 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004856:	2b00      	cmp	r3, #0
 8004858:	d019      	beq.n	800488e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800485a:	4b53      	ldr	r3, [pc, #332]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a52      	ldr	r2, [pc, #328]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004860:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004864:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004866:	f7fd f821 	bl	80018ac <HAL_GetTick>
 800486a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800486c:	e008      	b.n	8004880 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800486e:	f7fd f81d 	bl	80018ac <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	2b02      	cmp	r3, #2
 800487a:	d901      	bls.n	8004880 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e24e      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004880:	4b49      	ldr	r3, [pc, #292]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d0f0      	beq.n	800486e <HAL_RCC_OscConfig+0x8fa>
 800488c:	e018      	b.n	80048c0 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800488e:	4b46      	ldr	r3, [pc, #280]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a45      	ldr	r2, [pc, #276]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004894:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004898:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800489a:	f7fd f807 	bl	80018ac <HAL_GetTick>
 800489e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80048a0:	e008      	b.n	80048b4 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048a2:	f7fd f803 	bl	80018ac <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d901      	bls.n	80048b4 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e234      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80048b4:	4b3c      	ldr	r3, [pc, #240]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1f0      	bne.n	80048a2 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d036      	beq.n	800493a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d019      	beq.n	8004908 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80048d4:	4b34      	ldr	r3, [pc, #208]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a33      	ldr	r2, [pc, #204]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 80048da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048de:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80048e0:	f7fc ffe4 	bl	80018ac <HAL_GetTick>
 80048e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80048e6:	e008      	b.n	80048fa <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80048e8:	f7fc ffe0 	bl	80018ac <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e211      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80048fa:	4b2b      	ldr	r3, [pc, #172]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d0f0      	beq.n	80048e8 <HAL_RCC_OscConfig+0x974>
 8004906:	e018      	b.n	800493a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8004908:	4b27      	ldr	r3, [pc, #156]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a26      	ldr	r2, [pc, #152]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 800490e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004912:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004914:	f7fc ffca 	bl	80018ac <HAL_GetTick>
 8004918:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800491c:	f7fc ffc6 	bl	80018ac <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b02      	cmp	r3, #2
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e1f7      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800492e:	4b1e      	ldr	r3, [pc, #120]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1f0      	bne.n	800491c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004942:	2b00      	cmp	r3, #0
 8004944:	d07f      	beq.n	8004a46 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800494a:	2b00      	cmp	r3, #0
 800494c:	d062      	beq.n	8004a14 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800494e:	4b16      	ldr	r3, [pc, #88]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	4a15      	ldr	r2, [pc, #84]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004954:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004958:	6093      	str	r3, [r2, #8]
 800495a:	4b13      	ldr	r3, [pc, #76]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004966:	4910      	ldr	r1, [pc, #64]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004968:	4313      	orrs	r3, r2
 800496a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004970:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004974:	d309      	bcc.n	800498a <HAL_RCC_OscConfig+0xa16>
 8004976:	4b0c      	ldr	r3, [pc, #48]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	f023 021f 	bic.w	r2, r3, #31
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a1b      	ldr	r3, [r3, #32]
 8004982:	4909      	ldr	r1, [pc, #36]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004984:	4313      	orrs	r3, r2
 8004986:	60cb      	str	r3, [r1, #12]
 8004988:	e02a      	b.n	80049e0 <HAL_RCC_OscConfig+0xa6c>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498e:	2b00      	cmp	r3, #0
 8004990:	da0c      	bge.n	80049ac <HAL_RCC_OscConfig+0xa38>
 8004992:	4b05      	ldr	r3, [pc, #20]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a1b      	ldr	r3, [r3, #32]
 800499e:	015b      	lsls	r3, r3, #5
 80049a0:	4901      	ldr	r1, [pc, #4]	@ (80049a8 <HAL_RCC_OscConfig+0xa34>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	60cb      	str	r3, [r1, #12]
 80049a6:	e01b      	b.n	80049e0 <HAL_RCC_OscConfig+0xa6c>
 80049a8:	46020c00 	.word	0x46020c00
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049b4:	d30a      	bcc.n	80049cc <HAL_RCC_OscConfig+0xa58>
 80049b6:	4ba1      	ldr	r3, [pc, #644]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	029b      	lsls	r3, r3, #10
 80049c4:	499d      	ldr	r1, [pc, #628]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	60cb      	str	r3, [r1, #12]
 80049ca:	e009      	b.n	80049e0 <HAL_RCC_OscConfig+0xa6c>
 80049cc:	4b9b      	ldr	r3, [pc, #620]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	03db      	lsls	r3, r3, #15
 80049da:	4998      	ldr	r1, [pc, #608]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80049e0:	4b96      	ldr	r3, [pc, #600]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a95      	ldr	r2, [pc, #596]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 80049e6:	f043 0310 	orr.w	r3, r3, #16
 80049ea:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80049ec:	f7fc ff5e 	bl	80018ac <HAL_GetTick>
 80049f0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80049f4:	f7fc ff5a 	bl	80018ac <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e18b      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004a06:	4b8d      	ldr	r3, [pc, #564]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0320 	and.w	r3, r3, #32
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d0f0      	beq.n	80049f4 <HAL_RCC_OscConfig+0xa80>
 8004a12:	e018      	b.n	8004a46 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8004a14:	4b89      	ldr	r3, [pc, #548]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a88      	ldr	r2, [pc, #544]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004a1a:	f023 0310 	bic.w	r3, r3, #16
 8004a1e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004a20:	f7fc ff44 	bl	80018ac <HAL_GetTick>
 8004a24:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004a28:	f7fc ff40 	bl	80018ac <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e171      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004a3a:	4b80      	ldr	r3, [pc, #512]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0320 	and.w	r3, r3, #32
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1f0      	bne.n	8004a28 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	f000 8166 	beq.w	8004d1c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8004a50:	2300      	movs	r3, #0
 8004a52:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a56:	4b79      	ldr	r3, [pc, #484]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004a58:	69db      	ldr	r3, [r3, #28]
 8004a5a:	f003 030c 	and.w	r3, r3, #12
 8004a5e:	2b0c      	cmp	r3, #12
 8004a60:	f000 80f2 	beq.w	8004c48 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	f040 80c5 	bne.w	8004bf8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8004a6e:	4b73      	ldr	r3, [pc, #460]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a72      	ldr	r2, [pc, #456]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004a74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a78:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004a7a:	f7fc ff17 	bl	80018ac <HAL_GetTick>
 8004a7e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004a80:	e008      	b.n	8004a94 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a82:	f7fc ff13 	bl	80018ac <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d901      	bls.n	8004a94 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e144      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004a94:	4b69      	ldr	r3, [pc, #420]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d1f0      	bne.n	8004a82 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004aa0:	4b66      	ldr	r3, [pc, #408]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aa6:	f003 0304 	and.w	r3, r3, #4
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d111      	bne.n	8004ad2 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8004aae:	4b63      	ldr	r3, [pc, #396]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004ab0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ab4:	4a61      	ldr	r2, [pc, #388]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004ab6:	f043 0304 	orr.w	r3, r3, #4
 8004aba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004abe:	4b5f      	ldr	r3, [pc, #380]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004ac0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ac4:	f003 0304 	and.w	r3, r3, #4
 8004ac8:	60fb      	str	r3, [r7, #12]
 8004aca:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8004acc:	2301      	movs	r3, #1
 8004ace:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8004ad2:	4b5b      	ldr	r3, [pc, #364]	@ (8004c40 <HAL_RCC_OscConfig+0xccc>)
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ada:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ade:	d102      	bne.n	8004ae6 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004ae6:	4b56      	ldr	r3, [pc, #344]	@ (8004c40 <HAL_RCC_OscConfig+0xccc>)
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	4a55      	ldr	r2, [pc, #340]	@ (8004c40 <HAL_RCC_OscConfig+0xccc>)
 8004aec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004af0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8004af2:	4b52      	ldr	r3, [pc, #328]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004afa:	f023 0303 	bic.w	r3, r3, #3
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004b06:	3a01      	subs	r2, #1
 8004b08:	0212      	lsls	r2, r2, #8
 8004b0a:	4311      	orrs	r1, r2
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004b10:	430a      	orrs	r2, r1
 8004b12:	494a      	ldr	r1, [pc, #296]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004b14:	4313      	orrs	r3, r2
 8004b16:	628b      	str	r3, [r1, #40]	@ 0x28
 8004b18:	4b48      	ldr	r3, [pc, #288]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004b1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b1c:	4b49      	ldr	r3, [pc, #292]	@ (8004c44 <HAL_RCC_OscConfig+0xcd0>)
 8004b1e:	4013      	ands	r3, r2
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004b24:	3a01      	subs	r2, #1
 8004b26:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004b2e:	3a01      	subs	r2, #1
 8004b30:	0252      	lsls	r2, r2, #9
 8004b32:	b292      	uxth	r2, r2
 8004b34:	4311      	orrs	r1, r2
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b3a:	3a01      	subs	r2, #1
 8004b3c:	0412      	lsls	r2, r2, #16
 8004b3e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004b42:	4311      	orrs	r1, r2
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004b48:	3a01      	subs	r2, #1
 8004b4a:	0612      	lsls	r2, r2, #24
 8004b4c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004b50:	430a      	orrs	r2, r1
 8004b52:	493a      	ldr	r1, [pc, #232]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004b58:	4b38      	ldr	r3, [pc, #224]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5c:	4a37      	ldr	r2, [pc, #220]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004b5e:	f023 0310 	bic.w	r3, r3, #16
 8004b62:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b68:	4a34      	ldr	r2, [pc, #208]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004b6a:	00db      	lsls	r3, r3, #3
 8004b6c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004b6e:	4b33      	ldr	r3, [pc, #204]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b72:	4a32      	ldr	r2, [pc, #200]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004b74:	f043 0310 	orr.w	r3, r3, #16
 8004b78:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8004b7a:	4b30      	ldr	r3, [pc, #192]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b7e:	f023 020c 	bic.w	r2, r3, #12
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b86:	492d      	ldr	r1, [pc, #180]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8004b8c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d105      	bne.n	8004ba0 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004b94:	4b2a      	ldr	r3, [pc, #168]	@ (8004c40 <HAL_RCC_OscConfig+0xccc>)
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	4a29      	ldr	r2, [pc, #164]	@ (8004c40 <HAL_RCC_OscConfig+0xccc>)
 8004b9a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b9e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8004ba0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d107      	bne.n	8004bb8 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8004ba8:	4b24      	ldr	r3, [pc, #144]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004baa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bae:	4a23      	ldr	r2, [pc, #140]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004bb0:	f023 0304 	bic.w	r3, r3, #4
 8004bb4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8004bb8:	4b20      	ldr	r3, [pc, #128]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a1f      	ldr	r2, [pc, #124]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004bbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bc2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004bc4:	f7fc fe72 	bl	80018ac <HAL_GetTick>
 8004bc8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004bca:	e008      	b.n	8004bde <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bcc:	f7fc fe6e 	bl	80018ac <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d901      	bls.n	8004bde <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e09f      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004bde:	4b17      	ldr	r3, [pc, #92]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d0f0      	beq.n	8004bcc <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004bea:	4b14      	ldr	r3, [pc, #80]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bee:	4a13      	ldr	r2, [pc, #76]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004bf0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004bf4:	6293      	str	r3, [r2, #40]	@ 0x28
 8004bf6:	e091      	b.n	8004d1c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8004bf8:	4b10      	ldr	r3, [pc, #64]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a0f      	ldr	r2, [pc, #60]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004bfe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c02:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004c04:	f7fc fe52 	bl	80018ac <HAL_GetTick>
 8004c08:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004c0a:	e008      	b.n	8004c1e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c0c:	f7fc fe4e 	bl	80018ac <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d901      	bls.n	8004c1e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e07f      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004c1e:	4b07      	ldr	r3, [pc, #28]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1f0      	bne.n	8004c0c <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004c2a:	4b04      	ldr	r3, [pc, #16]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c2e:	4a03      	ldr	r2, [pc, #12]	@ (8004c3c <HAL_RCC_OscConfig+0xcc8>)
 8004c30:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004c34:	f023 0303 	bic.w	r3, r3, #3
 8004c38:	6293      	str	r3, [r2, #40]	@ 0x28
 8004c3a:	e06f      	b.n	8004d1c <HAL_RCC_OscConfig+0xda8>
 8004c3c:	46020c00 	.word	0x46020c00
 8004c40:	46020800 	.word	0x46020800
 8004c44:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004c48:	4b37      	ldr	r3, [pc, #220]	@ (8004d28 <HAL_RCC_OscConfig+0xdb4>)
 8004c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c4c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004c4e:	4b36      	ldr	r3, [pc, #216]	@ (8004d28 <HAL_RCC_OscConfig+0xdb4>)
 8004c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c52:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d039      	beq.n	8004cd0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	f003 0203 	and.w	r2, r3, #3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d132      	bne.n	8004cd0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	0a1b      	lsrs	r3, r3, #8
 8004c6e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c76:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d129      	bne.n	8004cd0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d122      	bne.n	8004cd0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c94:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d11a      	bne.n	8004cd0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	0a5b      	lsrs	r3, r3, #9
 8004c9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ca6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d111      	bne.n	8004cd0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	0c1b      	lsrs	r3, r3, #16
 8004cb0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cb8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d108      	bne.n	8004cd0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	0e1b      	lsrs	r3, r3, #24
 8004cc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cca:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d001      	beq.n	8004cd4 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e024      	b.n	8004d1e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004cd4:	4b14      	ldr	r3, [pc, #80]	@ (8004d28 <HAL_RCC_OscConfig+0xdb4>)
 8004cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd8:	08db      	lsrs	r3, r3, #3
 8004cda:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d01a      	beq.n	8004d1c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004ce6:	4b10      	ldr	r3, [pc, #64]	@ (8004d28 <HAL_RCC_OscConfig+0xdb4>)
 8004ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cea:	4a0f      	ldr	r2, [pc, #60]	@ (8004d28 <HAL_RCC_OscConfig+0xdb4>)
 8004cec:	f023 0310 	bic.w	r3, r3, #16
 8004cf0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cf2:	f7fc fddb 	bl	80018ac <HAL_GetTick>
 8004cf6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8004cf8:	bf00      	nop
 8004cfa:	f7fc fdd7 	bl	80018ac <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d0f9      	beq.n	8004cfa <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d0a:	4a07      	ldr	r2, [pc, #28]	@ (8004d28 <HAL_RCC_OscConfig+0xdb4>)
 8004d0c:	00db      	lsls	r3, r3, #3
 8004d0e:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004d10:	4b05      	ldr	r3, [pc, #20]	@ (8004d28 <HAL_RCC_OscConfig+0xdb4>)
 8004d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d14:	4a04      	ldr	r2, [pc, #16]	@ (8004d28 <HAL_RCC_OscConfig+0xdb4>)
 8004d16:	f043 0310 	orr.w	r3, r3, #16
 8004d1a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3738      	adds	r7, #56	@ 0x38
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	46020c00 	.word	0x46020c00

08004d2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d101      	bne.n	8004d40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e1d9      	b.n	80050f4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d40:	4b9b      	ldr	r3, [pc, #620]	@ (8004fb0 <HAL_RCC_ClockConfig+0x284>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 030f 	and.w	r3, r3, #15
 8004d48:	683a      	ldr	r2, [r7, #0]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d910      	bls.n	8004d70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d4e:	4b98      	ldr	r3, [pc, #608]	@ (8004fb0 <HAL_RCC_ClockConfig+0x284>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f023 020f 	bic.w	r2, r3, #15
 8004d56:	4996      	ldr	r1, [pc, #600]	@ (8004fb0 <HAL_RCC_ClockConfig+0x284>)
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d5e:	4b94      	ldr	r3, [pc, #592]	@ (8004fb0 <HAL_RCC_ClockConfig+0x284>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 030f 	and.w	r3, r3, #15
 8004d66:	683a      	ldr	r2, [r7, #0]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d001      	beq.n	8004d70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e1c1      	b.n	80050f4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0310 	and.w	r3, r3, #16
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d010      	beq.n	8004d9e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	695a      	ldr	r2, [r3, #20]
 8004d80:	4b8c      	ldr	r3, [pc, #560]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d908      	bls.n	8004d9e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8004d8c:	4b89      	ldr	r3, [pc, #548]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d90:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	695b      	ldr	r3, [r3, #20]
 8004d98:	4986      	ldr	r1, [pc, #536]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0308 	and.w	r3, r3, #8
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d012      	beq.n	8004dd0 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	691a      	ldr	r2, [r3, #16]
 8004dae:	4b81      	ldr	r3, [pc, #516]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	091b      	lsrs	r3, r3, #4
 8004db4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d909      	bls.n	8004dd0 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004dbc:	4b7d      	ldr	r3, [pc, #500]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004dbe:	6a1b      	ldr	r3, [r3, #32]
 8004dc0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	011b      	lsls	r3, r3, #4
 8004dca:	497a      	ldr	r1, [pc, #488]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0304 	and.w	r3, r3, #4
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d010      	beq.n	8004dfe <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	68da      	ldr	r2, [r3, #12]
 8004de0:	4b74      	ldr	r3, [pc, #464]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d908      	bls.n	8004dfe <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004dec:	4b71      	ldr	r3, [pc, #452]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	496e      	ldr	r1, [pc, #440]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0302 	and.w	r3, r3, #2
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d010      	beq.n	8004e2c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	689a      	ldr	r2, [r3, #8]
 8004e0e:	4b69      	ldr	r3, [pc, #420]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004e10:	6a1b      	ldr	r3, [r3, #32]
 8004e12:	f003 030f 	and.w	r3, r3, #15
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d908      	bls.n	8004e2c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004e1a:	4b66      	ldr	r3, [pc, #408]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	f023 020f 	bic.w	r2, r3, #15
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	4963      	ldr	r1, [pc, #396]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0301 	and.w	r3, r3, #1
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	f000 80d2 	beq.w	8004fde <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	2b03      	cmp	r3, #3
 8004e44:	d143      	bne.n	8004ece <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e46:	4b5b      	ldr	r3, [pc, #364]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004e48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e4c:	f003 0304 	and.w	r3, r3, #4
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d110      	bne.n	8004e76 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004e54:	4b57      	ldr	r3, [pc, #348]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004e56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e5a:	4a56      	ldr	r2, [pc, #344]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004e5c:	f043 0304 	orr.w	r3, r3, #4
 8004e60:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004e64:	4b53      	ldr	r3, [pc, #332]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004e66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e6a:	f003 0304 	and.w	r3, r3, #4
 8004e6e:	60bb      	str	r3, [r7, #8]
 8004e70:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8004e72:	2301      	movs	r3, #1
 8004e74:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8004e76:	f7fc fd19 	bl	80018ac <HAL_GetTick>
 8004e7a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8004e7c:	4b4e      	ldr	r3, [pc, #312]	@ (8004fb8 <HAL_RCC_ClockConfig+0x28c>)
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d00f      	beq.n	8004ea8 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004e88:	e008      	b.n	8004e9c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8004e8a:	f7fc fd0f 	bl	80018ac <HAL_GetTick>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	2b02      	cmp	r3, #2
 8004e96:	d901      	bls.n	8004e9c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8004e98:	2303      	movs	r3, #3
 8004e9a:	e12b      	b.n	80050f4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004e9c:	4b46      	ldr	r3, [pc, #280]	@ (8004fb8 <HAL_RCC_ClockConfig+0x28c>)
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d0f0      	beq.n	8004e8a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004ea8:	7dfb      	ldrb	r3, [r7, #23]
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d107      	bne.n	8004ebe <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004eae:	4b41      	ldr	r3, [pc, #260]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004eb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eb4:	4a3f      	ldr	r2, [pc, #252]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004eb6:	f023 0304 	bic.w	r3, r3, #4
 8004eba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004ebe:	4b3d      	ldr	r3, [pc, #244]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d121      	bne.n	8004f0e <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e112      	b.n	80050f4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d107      	bne.n	8004ee6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ed6:	4b37      	ldr	r3, [pc, #220]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d115      	bne.n	8004f0e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e106      	b.n	80050f4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d107      	bne.n	8004efe <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004eee:	4b31      	ldr	r3, [pc, #196]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0304 	and.w	r3, r3, #4
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d109      	bne.n	8004f0e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e0fa      	b.n	80050f4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004efe:	4b2d      	ldr	r3, [pc, #180]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d101      	bne.n	8004f0e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e0f2      	b.n	80050f4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8004f0e:	4b29      	ldr	r3, [pc, #164]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004f10:	69db      	ldr	r3, [r3, #28]
 8004f12:	f023 0203 	bic.w	r2, r3, #3
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	4926      	ldr	r1, [pc, #152]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8004f20:	f7fc fcc4 	bl	80018ac <HAL_GetTick>
 8004f24:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	2b03      	cmp	r3, #3
 8004f2c:	d112      	bne.n	8004f54 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f2e:	e00a      	b.n	8004f46 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f30:	f7fc fcbc 	bl	80018ac <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d901      	bls.n	8004f46 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8004f42:	2303      	movs	r3, #3
 8004f44:	e0d6      	b.n	80050f4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f46:	4b1b      	ldr	r3, [pc, #108]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004f48:	69db      	ldr	r3, [r3, #28]
 8004f4a:	f003 030c 	and.w	r3, r3, #12
 8004f4e:	2b0c      	cmp	r3, #12
 8004f50:	d1ee      	bne.n	8004f30 <HAL_RCC_ClockConfig+0x204>
 8004f52:	e044      	b.n	8004fde <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	2b02      	cmp	r3, #2
 8004f5a:	d112      	bne.n	8004f82 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f5c:	e00a      	b.n	8004f74 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f5e:	f7fc fca5 	bl	80018ac <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e0bf      	b.n	80050f4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f74:	4b0f      	ldr	r3, [pc, #60]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004f76:	69db      	ldr	r3, [r3, #28]
 8004f78:	f003 030c 	and.w	r3, r3, #12
 8004f7c:	2b08      	cmp	r3, #8
 8004f7e:	d1ee      	bne.n	8004f5e <HAL_RCC_ClockConfig+0x232>
 8004f80:	e02d      	b.n	8004fde <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d123      	bne.n	8004fd2 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004f8a:	e00a      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f8c:	f7fc fc8e 	bl	80018ac <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d901      	bls.n	8004fa2 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e0a8      	b.n	80050f4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004fa2:	4b04      	ldr	r3, [pc, #16]	@ (8004fb4 <HAL_RCC_ClockConfig+0x288>)
 8004fa4:	69db      	ldr	r3, [r3, #28]
 8004fa6:	f003 030c 	and.w	r3, r3, #12
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d1ee      	bne.n	8004f8c <HAL_RCC_ClockConfig+0x260>
 8004fae:	e016      	b.n	8004fde <HAL_RCC_ClockConfig+0x2b2>
 8004fb0:	40022000 	.word	0x40022000
 8004fb4:	46020c00 	.word	0x46020c00
 8004fb8:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fbc:	f7fc fc76 	bl	80018ac <HAL_GetTick>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e090      	b.n	80050f4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fd2:	4b4a      	ldr	r3, [pc, #296]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 8004fd4:	69db      	ldr	r3, [r3, #28]
 8004fd6:	f003 030c 	and.w	r3, r3, #12
 8004fda:	2b04      	cmp	r3, #4
 8004fdc:	d1ee      	bne.n	8004fbc <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d010      	beq.n	800500c <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	689a      	ldr	r2, [r3, #8]
 8004fee:	4b43      	ldr	r3, [pc, #268]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	f003 030f 	and.w	r3, r3, #15
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d208      	bcs.n	800500c <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004ffa:	4b40      	ldr	r3, [pc, #256]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	f023 020f 	bic.w	r2, r3, #15
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	493d      	ldr	r1, [pc, #244]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 8005008:	4313      	orrs	r3, r2
 800500a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800500c:	4b3c      	ldr	r3, [pc, #240]	@ (8005100 <HAL_RCC_ClockConfig+0x3d4>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 030f 	and.w	r3, r3, #15
 8005014:	683a      	ldr	r2, [r7, #0]
 8005016:	429a      	cmp	r2, r3
 8005018:	d210      	bcs.n	800503c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800501a:	4b39      	ldr	r3, [pc, #228]	@ (8005100 <HAL_RCC_ClockConfig+0x3d4>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f023 020f 	bic.w	r2, r3, #15
 8005022:	4937      	ldr	r1, [pc, #220]	@ (8005100 <HAL_RCC_ClockConfig+0x3d4>)
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	4313      	orrs	r3, r2
 8005028:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800502a:	4b35      	ldr	r3, [pc, #212]	@ (8005100 <HAL_RCC_ClockConfig+0x3d4>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 030f 	and.w	r3, r3, #15
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	429a      	cmp	r2, r3
 8005036:	d001      	beq.n	800503c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e05b      	b.n	80050f4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0304 	and.w	r3, r3, #4
 8005044:	2b00      	cmp	r3, #0
 8005046:	d010      	beq.n	800506a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	68da      	ldr	r2, [r3, #12]
 800504c:	4b2b      	ldr	r3, [pc, #172]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 800504e:	6a1b      	ldr	r3, [r3, #32]
 8005050:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005054:	429a      	cmp	r2, r3
 8005056:	d208      	bcs.n	800506a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005058:	4b28      	ldr	r3, [pc, #160]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 800505a:	6a1b      	ldr	r3, [r3, #32]
 800505c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	4925      	ldr	r1, [pc, #148]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 8005066:	4313      	orrs	r3, r2
 8005068:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0308 	and.w	r3, r3, #8
 8005072:	2b00      	cmp	r3, #0
 8005074:	d012      	beq.n	800509c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	691a      	ldr	r2, [r3, #16]
 800507a:	4b20      	ldr	r3, [pc, #128]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	091b      	lsrs	r3, r3, #4
 8005080:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005084:	429a      	cmp	r2, r3
 8005086:	d209      	bcs.n	800509c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005088:	4b1c      	ldr	r3, [pc, #112]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	691b      	ldr	r3, [r3, #16]
 8005094:	011b      	lsls	r3, r3, #4
 8005096:	4919      	ldr	r1, [pc, #100]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 8005098:	4313      	orrs	r3, r2
 800509a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0310 	and.w	r3, r3, #16
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d010      	beq.n	80050ca <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	695a      	ldr	r2, [r3, #20]
 80050ac:	4b13      	ldr	r3, [pc, #76]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 80050ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d208      	bcs.n	80050ca <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80050b8:	4b10      	ldr	r3, [pc, #64]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 80050ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	695b      	ldr	r3, [r3, #20]
 80050c4:	490d      	ldr	r1, [pc, #52]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80050ca:	f000 f821 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80050ce:	4602      	mov	r2, r0
 80050d0:	4b0a      	ldr	r3, [pc, #40]	@ (80050fc <HAL_RCC_ClockConfig+0x3d0>)
 80050d2:	6a1b      	ldr	r3, [r3, #32]
 80050d4:	f003 030f 	and.w	r3, r3, #15
 80050d8:	490a      	ldr	r1, [pc, #40]	@ (8005104 <HAL_RCC_ClockConfig+0x3d8>)
 80050da:	5ccb      	ldrb	r3, [r1, r3]
 80050dc:	fa22 f303 	lsr.w	r3, r2, r3
 80050e0:	4a09      	ldr	r2, [pc, #36]	@ (8005108 <HAL_RCC_ClockConfig+0x3dc>)
 80050e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050e4:	4b09      	ldr	r3, [pc, #36]	@ (800510c <HAL_RCC_ClockConfig+0x3e0>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7fc fb55 	bl	8001798 <HAL_InitTick>
 80050ee:	4603      	mov	r3, r0
 80050f0:	73fb      	strb	r3, [r7, #15]

  return status;
 80050f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3718      	adds	r7, #24
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	46020c00 	.word	0x46020c00
 8005100:	40022000 	.word	0x40022000
 8005104:	0800ffc0 	.word	0x0800ffc0
 8005108:	20000008 	.word	0x20000008
 800510c:	2000000c 	.word	0x2000000c

08005110 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005110:	b480      	push	{r7}
 8005112:	b08b      	sub	sp, #44	@ 0x2c
 8005114:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8005116:	2300      	movs	r3, #0
 8005118:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800511a:	2300      	movs	r3, #0
 800511c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800511e:	4b78      	ldr	r3, [pc, #480]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005120:	69db      	ldr	r3, [r3, #28]
 8005122:	f003 030c 	and.w	r3, r3, #12
 8005126:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005128:	4b75      	ldr	r3, [pc, #468]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800512a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800512c:	f003 0303 	and.w	r3, r3, #3
 8005130:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d005      	beq.n	8005144 <HAL_RCC_GetSysClockFreq+0x34>
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	2b0c      	cmp	r3, #12
 800513c:	d121      	bne.n	8005182 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	2b01      	cmp	r3, #1
 8005142:	d11e      	bne.n	8005182 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8005144:	4b6e      	ldr	r3, [pc, #440]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d107      	bne.n	8005160 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8005150:	4b6b      	ldr	r3, [pc, #428]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005152:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005156:	0b1b      	lsrs	r3, r3, #12
 8005158:	f003 030f 	and.w	r3, r3, #15
 800515c:	627b      	str	r3, [r7, #36]	@ 0x24
 800515e:	e005      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8005160:	4b67      	ldr	r3, [pc, #412]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	0f1b      	lsrs	r3, r3, #28
 8005166:	f003 030f 	and.w	r3, r3, #15
 800516a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800516c:	4a65      	ldr	r2, [pc, #404]	@ (8005304 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800516e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005174:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d110      	bne.n	800519e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800517c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005180:	e00d      	b.n	800519e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005182:	4b5f      	ldr	r3, [pc, #380]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	f003 030c 	and.w	r3, r3, #12
 800518a:	2b04      	cmp	r3, #4
 800518c:	d102      	bne.n	8005194 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800518e:	4b5e      	ldr	r3, [pc, #376]	@ (8005308 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8005190:	623b      	str	r3, [r7, #32]
 8005192:	e004      	b.n	800519e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	2b08      	cmp	r3, #8
 8005198:	d101      	bne.n	800519e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800519a:	4b5b      	ldr	r3, [pc, #364]	@ (8005308 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800519c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800519e:	69bb      	ldr	r3, [r7, #24]
 80051a0:	2b0c      	cmp	r3, #12
 80051a2:	f040 80a5 	bne.w	80052f0 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80051a6:	4b56      	ldr	r3, [pc, #344]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80051a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051aa:	f003 0303 	and.w	r3, r3, #3
 80051ae:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80051b0:	4b53      	ldr	r3, [pc, #332]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80051b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051b4:	0a1b      	lsrs	r3, r3, #8
 80051b6:	f003 030f 	and.w	r3, r3, #15
 80051ba:	3301      	adds	r3, #1
 80051bc:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80051be:	4b50      	ldr	r3, [pc, #320]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80051c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c2:	091b      	lsrs	r3, r3, #4
 80051c4:	f003 0301 	and.w	r3, r3, #1
 80051c8:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80051ca:	4b4d      	ldr	r3, [pc, #308]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80051cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ce:	08db      	lsrs	r3, r3, #3
 80051d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	fb02 f303 	mul.w	r3, r2, r3
 80051da:	ee07 3a90 	vmov	s15, r3
 80051de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051e2:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d003      	beq.n	80051f4 <HAL_RCC_GetSysClockFreq+0xe4>
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	2b03      	cmp	r3, #3
 80051f0:	d022      	beq.n	8005238 <HAL_RCC_GetSysClockFreq+0x128>
 80051f2:	e043      	b.n	800527c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	ee07 3a90 	vmov	s15, r3
 80051fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051fe:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800530c <HAL_RCC_GetSysClockFreq+0x1fc>
 8005202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005206:	4b3e      	ldr	r3, [pc, #248]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005208:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800520a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800520e:	ee07 3a90 	vmov	s15, r3
 8005212:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005216:	ed97 6a01 	vldr	s12, [r7, #4]
 800521a:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8005310 <HAL_RCC_GetSysClockFreq+0x200>
 800521e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005222:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005226:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800522a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800522e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005232:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005236:	e046      	b.n	80052c6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	ee07 3a90 	vmov	s15, r3
 800523e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005242:	eddf 6a32 	vldr	s13, [pc, #200]	@ 800530c <HAL_RCC_GetSysClockFreq+0x1fc>
 8005246:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800524a:	4b2d      	ldr	r3, [pc, #180]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800524c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800524e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005252:	ee07 3a90 	vmov	s15, r3
 8005256:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800525a:	ed97 6a01 	vldr	s12, [r7, #4]
 800525e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8005310 <HAL_RCC_GetSysClockFreq+0x200>
 8005262:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005266:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800526a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800526e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005276:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800527a:	e024      	b.n	80052c6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800527c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527e:	ee07 3a90 	vmov	s15, r3
 8005282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	ee07 3a90 	vmov	s15, r3
 800528c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005290:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005294:	4b1a      	ldr	r3, [pc, #104]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005298:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800529c:	ee07 3a90 	vmov	s15, r3
 80052a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80052a4:	ed97 6a01 	vldr	s12, [r7, #4]
 80052a8:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8005310 <HAL_RCC_GetSysClockFreq+0x200>
 80052ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80052b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80052b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80052bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052c0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80052c4:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80052c6:	4b0e      	ldr	r3, [pc, #56]	@ (8005300 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80052c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052ca:	0e1b      	lsrs	r3, r3, #24
 80052cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052d0:	3301      	adds	r3, #1
 80052d2:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	ee07 3a90 	vmov	s15, r3
 80052da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80052de:	edd7 6a07 	vldr	s13, [r7, #28]
 80052e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052ea:	ee17 3a90 	vmov	r3, s15
 80052ee:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80052f0:	6a3b      	ldr	r3, [r7, #32]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	372c      	adds	r7, #44	@ 0x2c
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	46020c00 	.word	0x46020c00
 8005304:	0800ffd8 	.word	0x0800ffd8
 8005308:	00f42400 	.word	0x00f42400
 800530c:	4b742400 	.word	0x4b742400
 8005310:	46000000 	.word	0x46000000

08005314 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005318:	f7ff fefa 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 800531c:	4602      	mov	r2, r0
 800531e:	4b07      	ldr	r3, [pc, #28]	@ (800533c <HAL_RCC_GetHCLKFreq+0x28>)
 8005320:	6a1b      	ldr	r3, [r3, #32]
 8005322:	f003 030f 	and.w	r3, r3, #15
 8005326:	4906      	ldr	r1, [pc, #24]	@ (8005340 <HAL_RCC_GetHCLKFreq+0x2c>)
 8005328:	5ccb      	ldrb	r3, [r1, r3]
 800532a:	fa22 f303 	lsr.w	r3, r2, r3
 800532e:	4a05      	ldr	r2, [pc, #20]	@ (8005344 <HAL_RCC_GetHCLKFreq+0x30>)
 8005330:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8005332:	4b04      	ldr	r3, [pc, #16]	@ (8005344 <HAL_RCC_GetHCLKFreq+0x30>)
 8005334:	681b      	ldr	r3, [r3, #0]
}
 8005336:	4618      	mov	r0, r3
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	46020c00 	.word	0x46020c00
 8005340:	0800ffc0 	.word	0x0800ffc0
 8005344:	20000008 	.word	0x20000008

08005348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 800534c:	f7ff ffe2 	bl	8005314 <HAL_RCC_GetHCLKFreq>
 8005350:	4602      	mov	r2, r0
 8005352:	4b05      	ldr	r3, [pc, #20]	@ (8005368 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005354:	6a1b      	ldr	r3, [r3, #32]
 8005356:	091b      	lsrs	r3, r3, #4
 8005358:	f003 0307 	and.w	r3, r3, #7
 800535c:	4903      	ldr	r1, [pc, #12]	@ (800536c <HAL_RCC_GetPCLK1Freq+0x24>)
 800535e:	5ccb      	ldrb	r3, [r1, r3]
 8005360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005364:	4618      	mov	r0, r3
 8005366:	bd80      	pop	{r7, pc}
 8005368:	46020c00 	.word	0x46020c00
 800536c:	0800ffd0 	.word	0x0800ffd0

08005370 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8005374:	f7ff ffce 	bl	8005314 <HAL_RCC_GetHCLKFreq>
 8005378:	4602      	mov	r2, r0
 800537a:	4b05      	ldr	r3, [pc, #20]	@ (8005390 <HAL_RCC_GetPCLK2Freq+0x20>)
 800537c:	6a1b      	ldr	r3, [r3, #32]
 800537e:	0a1b      	lsrs	r3, r3, #8
 8005380:	f003 0307 	and.w	r3, r3, #7
 8005384:	4903      	ldr	r1, [pc, #12]	@ (8005394 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005386:	5ccb      	ldrb	r3, [r1, r3]
 8005388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800538c:	4618      	mov	r0, r3
 800538e:	bd80      	pop	{r7, pc}
 8005390:	46020c00 	.word	0x46020c00
 8005394:	0800ffd0 	.word	0x0800ffd0

08005398 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 800539c:	f7ff ffba 	bl	8005314 <HAL_RCC_GetHCLKFreq>
 80053a0:	4602      	mov	r2, r0
 80053a2:	4b05      	ldr	r3, [pc, #20]	@ (80053b8 <HAL_RCC_GetPCLK3Freq+0x20>)
 80053a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a6:	091b      	lsrs	r3, r3, #4
 80053a8:	f003 0307 	and.w	r3, r3, #7
 80053ac:	4903      	ldr	r1, [pc, #12]	@ (80053bc <HAL_RCC_GetPCLK3Freq+0x24>)
 80053ae:	5ccb      	ldrb	r3, [r1, r3]
 80053b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	46020c00 	.word	0x46020c00
 80053bc:	0800ffd0 	.word	0x0800ffd0

080053c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b086      	sub	sp, #24
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80053c8:	4b3e      	ldr	r3, [pc, #248]	@ (80054c4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80053ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053ce:	f003 0304 	and.w	r3, r3, #4
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d003      	beq.n	80053de <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80053d6:	f7fe fd9f 	bl	8003f18 <HAL_PWREx_GetVoltageRange>
 80053da:	6178      	str	r0, [r7, #20]
 80053dc:	e019      	b.n	8005412 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80053de:	4b39      	ldr	r3, [pc, #228]	@ (80054c4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80053e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053e4:	4a37      	ldr	r2, [pc, #220]	@ (80054c4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80053e6:	f043 0304 	orr.w	r3, r3, #4
 80053ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80053ee:	4b35      	ldr	r3, [pc, #212]	@ (80054c4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80053f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053f4:	f003 0304 	and.w	r3, r3, #4
 80053f8:	60fb      	str	r3, [r7, #12]
 80053fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80053fc:	f7fe fd8c 	bl	8003f18 <HAL_PWREx_GetVoltageRange>
 8005400:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005402:	4b30      	ldr	r3, [pc, #192]	@ (80054c4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005404:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005408:	4a2e      	ldr	r2, [pc, #184]	@ (80054c4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800540a:	f023 0304 	bic.w	r3, r3, #4
 800540e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005418:	d003      	beq.n	8005422 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005420:	d109      	bne.n	8005436 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005428:	d202      	bcs.n	8005430 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800542a:	2301      	movs	r3, #1
 800542c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800542e:	e033      	b.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8005430:	2300      	movs	r3, #0
 8005432:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8005434:	e030      	b.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800543c:	d208      	bcs.n	8005450 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005444:	d102      	bne.n	800544c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8005446:	2303      	movs	r3, #3
 8005448:	613b      	str	r3, [r7, #16]
 800544a:	e025      	b.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e035      	b.n	80054bc <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005456:	d90f      	bls.n	8005478 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d109      	bne.n	8005472 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005464:	d902      	bls.n	800546c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8005466:	2300      	movs	r3, #0
 8005468:	613b      	str	r3, [r7, #16]
 800546a:	e015      	b.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800546c:	2301      	movs	r3, #1
 800546e:	613b      	str	r3, [r7, #16]
 8005470:	e012      	b.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8005472:	2300      	movs	r3, #0
 8005474:	613b      	str	r3, [r7, #16]
 8005476:	e00f      	b.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800547e:	d109      	bne.n	8005494 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005486:	d102      	bne.n	800548e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8005488:	2301      	movs	r3, #1
 800548a:	613b      	str	r3, [r7, #16]
 800548c:	e004      	b.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800548e:	2302      	movs	r3, #2
 8005490:	613b      	str	r3, [r7, #16]
 8005492:	e001      	b.n	8005498 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8005494:	2301      	movs	r3, #1
 8005496:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005498:	4b0b      	ldr	r3, [pc, #44]	@ (80054c8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f023 020f 	bic.w	r2, r3, #15
 80054a0:	4909      	ldr	r1, [pc, #36]	@ (80054c8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80054a8:	4b07      	ldr	r3, [pc, #28]	@ (80054c8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 030f 	and.w	r3, r3, #15
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d001      	beq.n	80054ba <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e000      	b.n	80054bc <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3718      	adds	r7, #24
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	46020c00 	.word	0x46020c00
 80054c8:	40022000 	.word	0x40022000

080054cc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80054cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054d0:	b0c4      	sub	sp, #272	@ 0x110
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80054d8:	2300      	movs	r3, #0
 80054da:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80054de:	2300      	movs	r3, #0
 80054e0:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ec:	f002 0401 	and.w	r4, r2, #1
 80054f0:	2500      	movs	r5, #0
 80054f2:	ea54 0305 	orrs.w	r3, r4, r5
 80054f6:	d00b      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80054f8:	4bd5      	ldr	r3, [pc, #852]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80054fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054fe:	f023 0103 	bic.w	r1, r3, #3
 8005502:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005506:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005508:	4ad1      	ldr	r2, [pc, #836]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800550a:	430b      	orrs	r3, r1
 800550c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005510:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005518:	f002 0802 	and.w	r8, r2, #2
 800551c:	f04f 0900 	mov.w	r9, #0
 8005520:	ea58 0309 	orrs.w	r3, r8, r9
 8005524:	d00b      	beq.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8005526:	4bca      	ldr	r3, [pc, #808]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800552c:	f023 010c 	bic.w	r1, r3, #12
 8005530:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005536:	4ac6      	ldr	r2, [pc, #792]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005538:	430b      	orrs	r3, r1
 800553a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800553e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005546:	f002 0a04 	and.w	sl, r2, #4
 800554a:	f04f 0b00 	mov.w	fp, #0
 800554e:	ea5a 030b 	orrs.w	r3, sl, fp
 8005552:	d00b      	beq.n	800556c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8005554:	4bbe      	ldr	r3, [pc, #760]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005556:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800555a:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800555e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005564:	4aba      	ldr	r2, [pc, #744]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005566:	430b      	orrs	r3, r1
 8005568:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800556c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005574:	f002 0308 	and.w	r3, r2, #8
 8005578:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800557c:	2300      	movs	r3, #0
 800557e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005582:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005586:	460b      	mov	r3, r1
 8005588:	4313      	orrs	r3, r2
 800558a:	d00b      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800558c:	4bb0      	ldr	r3, [pc, #704]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800558e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005592:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005596:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800559a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800559c:	4aac      	ldr	r2, [pc, #688]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800559e:	430b      	orrs	r3, r1
 80055a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80055a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ac:	f002 0310 	and.w	r3, r2, #16
 80055b0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80055b4:	2300      	movs	r3, #0
 80055b6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80055ba:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80055be:	460b      	mov	r3, r1
 80055c0:	4313      	orrs	r3, r2
 80055c2:	d00b      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80055c4:	4ba2      	ldr	r3, [pc, #648]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80055c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055ca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80055ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055d4:	4a9e      	ldr	r2, [pc, #632]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80055d6:	430b      	orrs	r3, r1
 80055d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80055dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80055e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80055ec:	2300      	movs	r3, #0
 80055ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80055f2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80055f6:	460b      	mov	r3, r1
 80055f8:	4313      	orrs	r3, r2
 80055fa:	d00b      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80055fc:	4b94      	ldr	r3, [pc, #592]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80055fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005602:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005606:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800560a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800560c:	4a90      	ldr	r2, [pc, #576]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800560e:	430b      	orrs	r3, r1
 8005610:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005614:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561c:	f002 0320 	and.w	r3, r2, #32
 8005620:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005624:	2300      	movs	r3, #0
 8005626:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800562a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800562e:	460b      	mov	r3, r1
 8005630:	4313      	orrs	r3, r2
 8005632:	d00b      	beq.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8005634:	4b86      	ldr	r3, [pc, #536]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005636:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800563a:	f023 0107 	bic.w	r1, r3, #7
 800563e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005642:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005644:	4a82      	ldr	r2, [pc, #520]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005646:	430b      	orrs	r3, r1
 8005648:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800564c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005654:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005658:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800565c:	2300      	movs	r3, #0
 800565e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005662:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005666:	460b      	mov	r3, r1
 8005668:	4313      	orrs	r3, r2
 800566a:	d00b      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800566c:	4b78      	ldr	r3, [pc, #480]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800566e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005672:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8005676:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800567a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800567c:	4a74      	ldr	r2, [pc, #464]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800567e:	430b      	orrs	r3, r1
 8005680:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005684:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005690:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005694:	2300      	movs	r3, #0
 8005696:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800569a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800569e:	460b      	mov	r3, r1
 80056a0:	4313      	orrs	r3, r2
 80056a2:	d00b      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80056a4:	4b6a      	ldr	r3, [pc, #424]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80056a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80056ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056b4:	4a66      	ldr	r2, [pc, #408]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80056b6:	430b      	orrs	r3, r1
 80056b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c4:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80056c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056cc:	2300      	movs	r3, #0
 80056ce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056d2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80056d6:	460b      	mov	r3, r1
 80056d8:	4313      	orrs	r3, r2
 80056da:	d00b      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80056dc:	4b5c      	ldr	r3, [pc, #368]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80056de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056e2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80056e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056ec:	4a58      	ldr	r2, [pc, #352]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80056ee:	430b      	orrs	r3, r1
 80056f0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80056f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056fc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005700:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005704:	2300      	movs	r3, #0
 8005706:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800570a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800570e:	460b      	mov	r3, r1
 8005710:	4313      	orrs	r3, r2
 8005712:	d00b      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005714:	4b4e      	ldr	r3, [pc, #312]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800571a:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 800571e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005722:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005724:	4a4a      	ldr	r2, [pc, #296]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005726:	430b      	orrs	r3, r1
 8005728:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(I2C5)
  /*-------------------------- I2C5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C5) == RCC_PERIPHCLK_I2C5)
 800572c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005734:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005738:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800573c:	2300      	movs	r3, #0
 800573e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005742:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005746:	460b      	mov	r3, r1
 8005748:	4313      	orrs	r3, r2
 800574a:	d00b      	beq.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C5CLKSOURCE(pPeriphClkInit->I2c5ClockSelection));

    /* Configure the I2C5 clock source */
    __HAL_RCC_I2C5_CONFIG(pPeriphClkInit->I2c5ClockSelection);
 800574c:	4b40      	ldr	r3, [pc, #256]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800574e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005752:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8005756:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800575a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800575c:	4a3c      	ldr	r2, [pc, #240]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800575e:	430b      	orrs	r3, r1
 8005760:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C5 */

#if defined(I2C6)
  /*-------------------------- I2C6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C6) == RCC_PERIPHCLK_I2C6)
 8005764:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800576c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005770:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005774:	2300      	movs	r3, #0
 8005776:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800577a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800577e:	460b      	mov	r3, r1
 8005780:	4313      	orrs	r3, r2
 8005782:	d00c      	beq.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C6CLKSOURCE(pPeriphClkInit->I2c6ClockSelection));

    /* Configure the I2C6 clock source */
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
 8005784:	4b32      	ldr	r3, [pc, #200]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005786:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800578a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800578e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005796:	4a2e      	ldr	r2, [pc, #184]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005798:	430b      	orrs	r3, r1
 800579a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800579e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a6:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80057aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80057ae:	2300      	movs	r3, #0
 80057b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80057b4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80057b8:	460b      	mov	r3, r1
 80057ba:	4313      	orrs	r3, r2
 80057bc:	d00c      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80057be:	4b24      	ldr	r3, [pc, #144]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80057c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057c4:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80057c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057d0:	4a1f      	ldr	r2, [pc, #124]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80057d2:	430b      	orrs	r3, r1
 80057d4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80057d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e0:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80057e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80057e8:	2300      	movs	r3, #0
 80057ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057ee:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80057f2:	460b      	mov	r3, r1
 80057f4:	4313      	orrs	r3, r2
 80057f6:	d00c      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80057f8:	4b15      	ldr	r3, [pc, #84]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80057fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057fe:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005802:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800580a:	4a11      	ldr	r2, [pc, #68]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800580c:	430b      	orrs	r3, r1
 800580e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8005812:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800581e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005822:	2300      	movs	r3, #0
 8005824:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005828:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800582c:	460b      	mov	r3, r1
 800582e:	4313      	orrs	r3, r2
 8005830:	d010      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x388>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8005832:	4b07      	ldr	r3, [pc, #28]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005834:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005838:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800583c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005840:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005844:	4a02      	ldr	r2, [pc, #8]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8005846:	430b      	orrs	r3, r1
 8005848:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800584c:	e002      	b.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x388>
 800584e:	bf00      	nop
 8005850:	46020c00 	.word	0x46020c00
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005854:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585c:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005860:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005864:	2300      	movs	r3, #0
 8005866:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800586a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800586e:	460b      	mov	r3, r1
 8005870:	4313      	orrs	r3, r2
 8005872:	d04c      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005874:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005878:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800587c:	2b80      	cmp	r3, #128	@ 0x80
 800587e:	d02d      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x410>
 8005880:	2b80      	cmp	r3, #128	@ 0x80
 8005882:	d827      	bhi.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005884:	2b60      	cmp	r3, #96	@ 0x60
 8005886:	d02b      	beq.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005888:	2b60      	cmp	r3, #96	@ 0x60
 800588a:	d823      	bhi.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800588c:	2b40      	cmp	r3, #64	@ 0x40
 800588e:	d006      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 8005890:	2b40      	cmp	r3, #64	@ 0x40
 8005892:	d81f      	bhi.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005894:	2b00      	cmp	r3, #0
 8005896:	d009      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005898:	2b20      	cmp	r3, #32
 800589a:	d011      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 800589c:	e01a      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800589e:	4bbe      	ldr	r3, [pc, #760]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a2:	4abd      	ldr	r2, [pc, #756]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058a8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80058aa:	e01a      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80058ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058b0:	3308      	adds	r3, #8
 80058b2:	4618      	mov	r0, r3
 80058b4:	f002 fc32 	bl	800811c <RCCEx_PLL2_Config>
 80058b8:	4603      	mov	r3, r0
 80058ba:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80058be:	e010      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80058c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058c4:	332c      	adds	r3, #44	@ 0x2c
 80058c6:	4618      	mov	r0, r3
 80058c8:	f002 fcc0 	bl	800824c <RCCEx_PLL3_Config>
 80058cc:	4603      	mov	r3, r0
 80058ce:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80058d2:	e006      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x416>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80058da:	e002      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 80058dc:	bf00      	nop
 80058de:	e000      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 80058e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058e2:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d10d      	bne.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80058ea:	4bab      	ldr	r3, [pc, #684]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058ec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80058f0:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80058f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80058fc:	4aa6      	ldr	r2, [pc, #664]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058fe:	430b      	orrs	r3, r1
 8005900:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005904:	e003      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005906:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800590a:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800590e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005916:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800591a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800591e:	2300      	movs	r3, #0
 8005920:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005924:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005928:	460b      	mov	r3, r1
 800592a:	4313      	orrs	r3, r2
 800592c:	d053      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800592e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005932:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005936:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800593a:	d033      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 800593c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005940:	d82c      	bhi.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8005942:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005946:	d02f      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
 8005948:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800594c:	d826      	bhi.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800594e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005952:	d008      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8005954:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005958:	d820      	bhi.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800595a:	2b00      	cmp	r3, #0
 800595c:	d00a      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800595e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005962:	d011      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005964:	e01a      	b.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005966:	4b8c      	ldr	r3, [pc, #560]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800596a:	4a8b      	ldr	r2, [pc, #556]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800596c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005970:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005972:	e01a      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005974:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005978:	3308      	adds	r3, #8
 800597a:	4618      	mov	r0, r3
 800597c:	f002 fbce 	bl	800811c <RCCEx_PLL2_Config>
 8005980:	4603      	mov	r3, r0
 8005982:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005986:	e010      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005988:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800598c:	332c      	adds	r3, #44	@ 0x2c
 800598e:	4618      	mov	r0, r3
 8005990:	f002 fc5c 	bl	800824c <RCCEx_PLL3_Config>
 8005994:	4603      	mov	r3, r0
 8005996:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800599a:	e006      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x4de>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80059a2:	e002      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 80059a4:	bf00      	nop
 80059a6:	e000      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 80059a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059aa:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d10d      	bne.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80059b2:	4b79      	ldr	r3, [pc, #484]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80059b8:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80059bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80059c4:	4a74      	ldr	r2, [pc, #464]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059c6:	430b      	orrs	r3, r1
 80059c8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80059cc:	e003      	b.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059ce:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80059d2:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80059d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059de:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80059e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80059e4:	2300      	movs	r3, #0
 80059e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80059e8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80059ec:	460b      	mov	r3, r1
 80059ee:	4313      	orrs	r3, r2
 80059f0:	d046      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80059f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80059fa:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80059fe:	d028      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005a00:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005a04:	d821      	bhi.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8005a06:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a0a:	d022      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005a0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a10:	d81b      	bhi.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8005a12:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005a16:	d01c      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005a18:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005a1c:	d815      	bhi.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8005a1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a22:	d008      	beq.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8005a24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a28:	d80f      	bhi.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d011      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005a2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a32:	d00e      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005a34:	e009      	b.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x57e>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a3a:	3308      	adds	r3, #8
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f002 fb6d 	bl	800811c <RCCEx_PLL2_Config>
 8005a42:	4603      	mov	r3, r0
 8005a44:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005a48:	e004      	b.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x588>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005a50:	e000      	b.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x588>
        break;
 8005a52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a54:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d10d      	bne.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005a5c:	4b4e      	ldr	r3, [pc, #312]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a5e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a62:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005a66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a6a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a6e:	4a4a      	ldr	r2, [pc, #296]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a70:	430b      	orrs	r3, r1
 8005a72:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005a76:	e003      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a78:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005a7c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8005a80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a88:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005a8c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a8e:	2300      	movs	r3, #0
 8005a90:	677b      	str	r3, [r7, #116]	@ 0x74
 8005a92:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005a96:	460b      	mov	r3, r1
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	d03f      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8005a9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005aa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005aa4:	2b04      	cmp	r3, #4
 8005aa6:	d81e      	bhi.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x61a>
 8005aa8:	a201      	add	r2, pc, #4	@ (adr r2, 8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aae:	bf00      	nop
 8005ab0:	08005aef 	.word	0x08005aef
 8005ab4:	08005ac5 	.word	0x08005ac5
 8005ab8:	08005ad3 	.word	0x08005ad3
 8005abc:	08005aef 	.word	0x08005aef
 8005ac0:	08005aef 	.word	0x08005aef
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005ac4:	4b34      	ldr	r3, [pc, #208]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ac8:	4a33      	ldr	r2, [pc, #204]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005aca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ace:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005ad0:	e00e      	b.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005ad2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ad6:	332c      	adds	r3, #44	@ 0x2c
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f002 fbb7 	bl	800824c <RCCEx_PLL3_Config>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005ae4:	e004      	b.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005aec:	e000      	b.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x624>
        break;
 8005aee:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005af0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d10d      	bne.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8005af8:	4b27      	ldr	r3, [pc, #156]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005afa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005afe:	f023 0107 	bic.w	r1, r3, #7
 8005b02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b0a:	4a23      	ldr	r2, [pc, #140]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b0c:	430b      	orrs	r3, r1
 8005b0e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005b12:	e003      	b.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x650>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b14:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005b18:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8005b1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b24:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005b28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005b2e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005b32:	460b      	mov	r3, r1
 8005b34:	4313      	orrs	r3, r2
 8005b36:	d04c      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x706>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8005b38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b40:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b44:	d02a      	beq.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8005b46:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b4a:	d821      	bhi.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8005b4c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005b50:	d026      	beq.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
 8005b52:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005b56:	d81b      	bhi.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8005b58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b5c:	d00e      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8005b5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b62:	d815      	bhi.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d01d      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8005b68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b6c:	d110      	bne.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b72:	4a09      	ldr	r2, [pc, #36]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b78:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005b7a:	e014      	b.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005b7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b80:	332c      	adds	r3, #44	@ 0x2c
 8005b82:	4618      	mov	r0, r3
 8005b84:	f002 fb62 	bl	800824c <RCCEx_PLL3_Config>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005b8e:	e00a      	b.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005b96:	e006      	b.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x6da>
 8005b98:	46020c00 	.word	0x46020c00
        break;
 8005b9c:	bf00      	nop
 8005b9e:	e002      	b.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 8005ba0:	bf00      	nop
 8005ba2:	e000      	b.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 8005ba4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005ba6:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d10d      	bne.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8005bae:	4baf      	ldr	r3, [pc, #700]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005bb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005bb4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005bb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005bc0:	4aaa      	ldr	r2, [pc, #680]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005bc2:	430b      	orrs	r3, r1
 8005bc4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005bc8:	e003      	b.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x706>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bca:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005bce:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005bd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bda:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005bde:	663b      	str	r3, [r7, #96]	@ 0x60
 8005be0:	2300      	movs	r3, #0
 8005be2:	667b      	str	r3, [r7, #100]	@ 0x64
 8005be4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005be8:	460b      	mov	r3, r1
 8005bea:	4313      	orrs	r3, r2
 8005bec:	f000 80b5 	beq.w	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x88e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005bf6:	4b9d      	ldr	r3, [pc, #628]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005bf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bfc:	f003 0304 	and.w	r3, r3, #4
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d113      	bne.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x760>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c04:	4b99      	ldr	r3, [pc, #612]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c0a:	4a98      	ldr	r2, [pc, #608]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005c0c:	f043 0304 	orr.w	r3, r3, #4
 8005c10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005c14:	4b95      	ldr	r3, [pc, #596]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005c16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c1a:	f003 0304 	and.w	r3, r3, #4
 8005c1e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005c22:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
      pwrclkchanged = SET;
 8005c26:	2301      	movs	r3, #1
 8005c28:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005c2c:	4b90      	ldr	r3, [pc, #576]	@ (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8005c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c30:	4a8f      	ldr	r2, [pc, #572]	@ (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8005c32:	f043 0301 	orr.w	r3, r3, #1
 8005c36:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005c38:	f7fb fe38 	bl	80018ac <HAL_GetTick>
 8005c3c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005c40:	e00b      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x78e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c42:	f7fb fe33 	bl	80018ac <HAL_GetTick>
 8005c46:	4602      	mov	r2, r0
 8005c48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d903      	bls.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x78e>
      {
        ret = HAL_TIMEOUT;
 8005c52:	2303      	movs	r3, #3
 8005c54:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005c58:	e005      	b.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x79a>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005c5a:	4b85      	ldr	r3, [pc, #532]	@ (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8005c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c5e:	f003 0301 	and.w	r3, r3, #1
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d0ed      	beq.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x776>
      }
    }

    if (ret == HAL_OK)
 8005c66:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d165      	bne.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005c6e:	4b7f      	ldr	r3, [pc, #508]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005c70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c78:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8005c7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d023      	beq.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x800>
 8005c84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c88:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8005c8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d01b      	beq.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x800>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c94:	4b75      	ldr	r3, [pc, #468]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005c96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c9e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ca2:	4b72      	ldr	r3, [pc, #456]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005ca4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ca8:	4a70      	ldr	r2, [pc, #448]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005caa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005cb2:	4b6e      	ldr	r3, [pc, #440]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005cb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005cb8:	4a6c      	ldr	r2, [pc, #432]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005cba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cbe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005cc2:	4a6a      	ldr	r2, [pc, #424]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005cc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005cc8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005ccc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005cd0:	f003 0301 	and.w	r3, r3, #1
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d019      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x840>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cd8:	f7fb fde8 	bl	80018ac <HAL_GetTick>
 8005cdc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ce0:	e00d      	b.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x832>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ce2:	f7fb fde3 	bl	80018ac <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cec:	1ad2      	subs	r2, r2, r3
 8005cee:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d903      	bls.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x832>
          {
            ret = HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
            break;
 8005cfc:	e006      	b.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x840>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cfe:	4b5b      	ldr	r3, [pc, #364]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005d00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d0ea      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x816>
          }
        }
      }

      if (ret == HAL_OK)
 8005d0c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d10d      	bne.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x864>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005d14:	4b55      	ldr	r3, [pc, #340]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005d16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d1a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005d1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d22:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005d26:	4a51      	ldr	r2, [pc, #324]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005d28:	430b      	orrs	r3, r1
 8005d2a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005d2e:	e008      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005d30:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005d34:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
 8005d38:	e003      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d3a:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005d3e:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d42:	f897 3109 	ldrb.w	r3, [r7, #265]	@ 0x109
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d107      	bne.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x88e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d4a:	4b48      	ldr	r3, [pc, #288]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005d4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d50:	4a46      	ldr	r2, [pc, #280]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005d52:	f023 0304 	bic.w	r3, r3, #4
 8005d56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8005d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d62:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005d66:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d68:	2300      	movs	r3, #0
 8005d6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d6c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005d70:	460b      	mov	r3, r1
 8005d72:	4313      	orrs	r3, r2
 8005d74:	d042      	beq.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x930>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8005d76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d7a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005d7e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005d82:	d022      	beq.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 8005d84:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005d88:	d81b      	bhi.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8005d8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d8e:	d011      	beq.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
 8005d90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d94:	d815      	bhi.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d019      	beq.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x902>
 8005d9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d9e:	d110      	bne.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005da0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005da4:	3308      	adds	r3, #8
 8005da6:	4618      	mov	r0, r3
 8005da8:	f002 f9b8 	bl	800811c <RCCEx_PLL2_Config>
 8005dac:	4603      	mov	r3, r0
 8005dae:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005db2:	e00d      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005db4:	4b2d      	ldr	r3, [pc, #180]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db8:	4a2c      	ldr	r2, [pc, #176]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005dba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dbe:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005dc0:	e006      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005dc8:	e002      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8005dca:	bf00      	nop
 8005dcc:	e000      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8005dce:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005dd0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d10d      	bne.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x928>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8005dd8:	4b24      	ldr	r3, [pc, #144]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005dda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005dde:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005de2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005de6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005dea:	4a20      	ldr	r2, [pc, #128]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005dec:	430b      	orrs	r3, r1
 8005dee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005df2:	e003      	b.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005df4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005df8:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005dfc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e04:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005e08:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e0e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005e12:	460b      	mov	r3, r1
 8005e14:	4313      	orrs	r3, r2
 8005e16:	d031      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x9b0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005e18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e1c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005e20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e24:	d00b      	beq.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x972>
 8005e26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e2a:	d804      	bhi.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d008      	beq.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8005e30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e34:	d007      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x97a>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8005e3c:	e004      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8005e3e:	bf00      	nop
 8005e40:	e002      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8005e42:	bf00      	nop
 8005e44:	e000      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8005e46:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005e48:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d111      	bne.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005e50:	4b06      	ldr	r3, [pc, #24]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005e52:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005e56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e5e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005e62:	4a02      	ldr	r2, [pc, #8]	@ (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8005e64:	430b      	orrs	r3, r1
 8005e66:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005e6a:	e007      	b.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x9b0>
 8005e6c:	46020c00 	.word	0x46020c00
 8005e70:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e74:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005e78:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8005e7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e84:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005e88:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e8e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005e92:	460b      	mov	r3, r1
 8005e94:	4313      	orrs	r3, r2
 8005e96:	d00c      	beq.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8005e98:	4bb2      	ldr	r3, [pc, #712]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005e9a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005e9e:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8005ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ea6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005eaa:	4aae      	ldr	r2, [pc, #696]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005eac:	430b      	orrs	r3, r1
 8005eae:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8005eb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eba:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005ebe:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ec4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005ec8:	460b      	mov	r3, r1
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	d019      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0xa36>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8005ece:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ed2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005ed6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005eda:	d105      	bne.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005edc:	4ba1      	ldr	r3, [pc, #644]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee0:	4aa0      	ldr	r2, [pc, #640]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005ee2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ee6:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8005ee8:	4b9e      	ldr	r3, [pc, #632]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005eea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005eee:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005ef2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ef6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005efa:	4a9a      	ldr	r2, [pc, #616]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005efc:	430b      	orrs	r3, r1
 8005efe:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005f02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f10:	2300      	movs	r3, #0
 8005f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f14:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005f18:	460b      	mov	r3, r1
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	d00c      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005f1e:	4b91      	ldr	r3, [pc, #580]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005f20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005f24:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005f28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f2c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005f30:	4a8c      	ldr	r2, [pc, #560]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005f32:	430b      	orrs	r3, r1
 8005f34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005f38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f40:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005f44:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f46:	2300      	movs	r3, #0
 8005f48:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f4a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005f4e:	460b      	mov	r3, r1
 8005f50:	4313      	orrs	r3, r2
 8005f52:	d00c      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005f54:	4b83      	ldr	r3, [pc, #524]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005f5a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005f5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f62:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005f66:	4a7f      	ldr	r2, [pc, #508]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005f68:	430b      	orrs	r3, r1
 8005f6a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005f6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f76:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f80:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005f84:	460b      	mov	r3, r1
 8005f86:	4313      	orrs	r3, r2
 8005f88:	d00c      	beq.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005f8a:	4b76      	ldr	r3, [pc, #472]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005f8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005f90:	f023 0218 	bic.w	r2, r3, #24
 8005f94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f98:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005f9c:	4971      	ldr	r1, [pc, #452]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005fa4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fac:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005fb0:	623b      	str	r3, [r7, #32]
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fb6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005fba:	460b      	mov	r3, r1
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	d032      	beq.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8005fc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fc4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005fc8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005fcc:	d105      	bne.n	8005fda <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005fce:	4b65      	ldr	r3, [pc, #404]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd2:	4a64      	ldr	r2, [pc, #400]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005fd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fd8:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8005fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fde:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005fe2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005fe6:	d108      	bne.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0xb2e>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005fe8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fec:	3308      	adds	r3, #8
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f002 f894 	bl	800811c <RCCEx_PLL2_Config>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
    }
    if (ret == HAL_OK)
 8005ffa:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d10d      	bne.n	800601e <HAL_RCCEx_PeriphCLKConfig+0xb52>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006002:	4b58      	ldr	r3, [pc, #352]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006004:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006008:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800600c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006010:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006014:	4953      	ldr	r1, [pc, #332]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006016:	4313      	orrs	r3, r2
 8006018:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800601c:	e003      	b.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800601e:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006022:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(HSPI1)
  /*-------------------------- HSPIx kernel clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSPI) == RCC_PERIPHCLK_HSPI)
 8006026:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800602a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602e:	2100      	movs	r1, #0
 8006030:	61b9      	str	r1, [r7, #24]
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	61fb      	str	r3, [r7, #28]
 8006038:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800603c:	460b      	mov	r3, r1
 800603e:	4313      	orrs	r3, r2
 8006040:	d04a      	beq.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_HSPICLKSOURCE(pPeriphClkInit->HspiClockSelection));

    switch (pPeriphClkInit->HspiClockSelection)
 8006042:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006046:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800604a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800604e:	d01e      	beq.n	800608e <HAL_RCCEx_PeriphCLKConfig+0xbc2>
 8006050:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006054:	d825      	bhi.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8006056:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800605a:	d00e      	beq.n	800607a <HAL_RCCEx_PeriphCLKConfig+0xbae>
 800605c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006060:	d81f      	bhi.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8006062:	2b00      	cmp	r3, #0
 8006064:	d021      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0xbde>
 8006066:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800606a:	d11a      	bne.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
        /* HSPI kernel clock source config set later after clock selection check */
        break;

      case RCC_HSPICLKSOURCE_PLL1:  /* PLL1 is used as clock source for HSPI kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800606c:	4b3d      	ldr	r3, [pc, #244]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800606e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006070:	4a3c      	ldr	r2, [pc, #240]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006072:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006076:	6293      	str	r3, [r2, #40]	@ 0x28
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8006078:	e018      	b.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL2:  /* PLL2 is used as clock source for HSPI kernel clock*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800607a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800607e:	3308      	adds	r3, #8
 8006080:	4618      	mov	r0, r3
 8006082:	f002 f84b 	bl	800811c <RCCEx_PLL2_Config>
 8006086:	4603      	mov	r3, r0
 8006088:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 800608c:	e00e      	b.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL3:  /* PLL3 is used as clock source for HSPI kernel clock*/
        /* PLL3 input clock, parameters M, N & R configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800608e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006092:	332c      	adds	r3, #44	@ 0x2c
 8006094:	4618      	mov	r0, r3
 8006096:	f002 f8d9 	bl	800824c <RCCEx_PLL3_Config>
 800609a:	4603      	mov	r3, r0
 800609c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 80060a0:	e004      	b.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      default:
        ret = HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80060a8:	e000      	b.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0xbe0>
        break;
 80060aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060ac:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d10d      	bne.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
    {
      /* Set the source of HSPI kernel clock*/
      __HAL_RCC_HSPI_CONFIG(pPeriphClkInit->HspiClockSelection);
 80060b4:	4b2b      	ldr	r3, [pc, #172]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80060b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80060ba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80060be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060c2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80060c6:	4927      	ldr	r1, [pc, #156]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80060c8:	4313      	orrs	r3, r2
 80060ca:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80060ce:	e003      	b.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060d0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80060d4:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80060d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e0:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80060e4:	613b      	str	r3, [r7, #16]
 80060e6:	2300      	movs	r3, #0
 80060e8:	617b      	str	r3, [r7, #20]
 80060ea:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80060ee:	460b      	mov	r3, r1
 80060f0:	4313      	orrs	r3, r2
 80060f2:	d03d      	beq.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0xca4>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80060f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006100:	d00e      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8006102:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006106:	d815      	bhi.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006108:	2b00      	cmp	r3, #0
 800610a:	d017      	beq.n	800613c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800610c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006110:	d110      	bne.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0xc68>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006112:	4b14      	ldr	r3, [pc, #80]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006116:	4a13      	ldr	r2, [pc, #76]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006118:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800611c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800611e:	e00e      	b.n	800613e <HAL_RCCEx_PeriphCLKConfig+0xc72>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006120:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006124:	3308      	adds	r3, #8
 8006126:	4618      	mov	r0, r3
 8006128:	f001 fff8 	bl	800811c <RCCEx_PLL2_Config>
 800612c:	4603      	mov	r3, r0
 800612e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006132:	e004      	b.n	800613e <HAL_RCCEx_PeriphCLKConfig+0xc72>
      default:
        ret = HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800613a:	e000      	b.n	800613e <HAL_RCCEx_PeriphCLKConfig+0xc72>
        break;
 800613c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800613e:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006142:	2b00      	cmp	r3, #0
 8006144:	d110      	bne.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8006146:	4b07      	ldr	r3, [pc, #28]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006148:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800614c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006150:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006158:	4902      	ldr	r1, [pc, #8]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800615a:	4313      	orrs	r3, r2
 800615c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006160:	e006      	b.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0xca4>
 8006162:	bf00      	nop
 8006164:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006168:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800616c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8006170:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006178:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800617c:	60bb      	str	r3, [r7, #8]
 800617e:	2300      	movs	r3, #0
 8006180:	60fb      	str	r3, [r7, #12]
 8006182:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006186:	460b      	mov	r3, r1
 8006188:	4313      	orrs	r3, r2
 800618a:	d00c      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0xcda>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800618c:	4b2c      	ldr	r3, [pc, #176]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 800618e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006192:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8006196:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800619a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800619e:	4928      	ldr	r1, [pc, #160]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80061a0:	4313      	orrs	r3, r2
 80061a2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
#endif /* defined(DSI) */

#if defined(USB_OTG_HS)

  /*-------------------------- USB PHY clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) == RCC_PERIPHCLK_USBPHY)
 80061a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ae:	2100      	movs	r1, #0
 80061b0:	6039      	str	r1, [r7, #0]
 80061b2:	f003 0308 	and.w	r3, r3, #8
 80061b6:	607b      	str	r3, [r7, #4]
 80061b8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80061bc:	460b      	mov	r3, r1
 80061be:	4313      	orrs	r3, r2
 80061c0:	d036      	beq.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(pPeriphClkInit->UsbPhyClockSelection));

    switch (pPeriphClkInit->UsbPhyClockSelection)
 80061c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80061ca:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80061ce:	d00d      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80061d0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80061d4:	d811      	bhi.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 80061d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061da:	d012      	beq.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80061dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061e0:	d80b      	bhi.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d00d      	beq.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80061e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061ea:	d106      	bne.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0xd2e>
        break;

      case RCC_USBPHYCLKSOURCE_PLL1:      /* PLL1 P divider clock selected as USB PHY clock */
      case RCC_USBPHYCLKSOURCE_PLL1_DIV2: /* PLL1 P divider clock div 2 selected as USB PHY clock */
        /* Enable P Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80061ec:	4b14      	ldr	r3, [pc, #80]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80061ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f0:	4a13      	ldr	r2, [pc, #76]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80061f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061f6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* USB-PHY clock source config set later after clock selection check */
        break;
 80061f8:	e004      	b.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0xd38>

      default:
        ret = HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006200:	e000      	b.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0xd38>
        break;
 8006202:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006204:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006208:	2b00      	cmp	r3, #0
 800620a:	d10d      	bne.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
    {
      /* Set the source of USBPHY clock*/
      __HAL_RCC_USBPHY_CONFIG(pPeriphClkInit->UsbPhyClockSelection);
 800620c:	4b0c      	ldr	r3, [pc, #48]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 800620e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006212:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006216:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800621a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800621e:	4908      	ldr	r1, [pc, #32]	@ (8006240 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8006220:	4313      	orrs	r3, r2
 8006222:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006226:	e003      	b.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0xd64>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006228:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800622c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8006230:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
}
 8006234:	4618      	mov	r0, r3
 8006236:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 800623a:	46bd      	mov	sp, r7
 800623c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006240:	46020c00 	.word	0x46020c00

08006244 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006244:	b480      	push	{r7}
 8006246:	b089      	sub	sp, #36	@ 0x24
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800624c:	4ba6      	ldr	r3, [pc, #664]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800624e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006250:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006254:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006256:	4ba4      	ldr	r3, [pc, #656]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800625a:	f003 0303 	and.w	r3, r3, #3
 800625e:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006260:	4ba1      	ldr	r3, [pc, #644]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006264:	0a1b      	lsrs	r3, r3, #8
 8006266:	f003 030f 	and.w	r3, r3, #15
 800626a:	3301      	adds	r3, #1
 800626c:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800626e:	4b9e      	ldr	r3, [pc, #632]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006272:	091b      	lsrs	r3, r3, #4
 8006274:	f003 0301 	and.w	r3, r3, #1
 8006278:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800627a:	4b9b      	ldr	r3, [pc, #620]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800627c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627e:	08db      	lsrs	r3, r3, #3
 8006280:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	fb02 f303 	mul.w	r3, r2, r3
 800628a:	ee07 3a90 	vmov	s15, r3
 800628e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006292:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	2b03      	cmp	r3, #3
 800629a:	d062      	beq.n	8006362 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	2b03      	cmp	r3, #3
 80062a0:	f200 8081 	bhi.w	80063a6 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d024      	beq.n	80062f4 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	2b02      	cmp	r3, #2
 80062ae:	d17a      	bne.n	80063a6 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	ee07 3a90 	vmov	s15, r3
 80062b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062ba:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80064ec <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80062be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062c2:	4b89      	ldr	r3, [pc, #548]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80062c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062ca:	ee07 3a90 	vmov	s15, r3
 80062ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80062d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80062d6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80064f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80062da:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80062de:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80062e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80062ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062ee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80062f2:	e08f      	b.n	8006414 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80062f4:	4b7c      	ldr	r3, [pc, #496]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d005      	beq.n	800630c <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8006300:	4b79      	ldr	r3, [pc, #484]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	0f1b      	lsrs	r3, r3, #28
 8006306:	f003 030f 	and.w	r3, r3, #15
 800630a:	e006      	b.n	800631a <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 800630c:	4b76      	ldr	r3, [pc, #472]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800630e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006312:	041b      	lsls	r3, r3, #16
 8006314:	0f1b      	lsrs	r3, r3, #28
 8006316:	f003 030f 	and.w	r3, r3, #15
 800631a:	4a76      	ldr	r2, [pc, #472]	@ (80064f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800631c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006320:	ee07 3a90 	vmov	s15, r3
 8006324:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	ee07 3a90 	vmov	s15, r3
 800632e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	ee07 3a90 	vmov	s15, r3
 800633c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006340:	ed97 6a02 	vldr	s12, [r7, #8]
 8006344:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80064f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006348:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800634c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006350:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006354:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006358:	ee67 7a27 	vmul.f32	s15, s14, s15
 800635c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006360:	e058      	b.n	8006414 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	ee07 3a90 	vmov	s15, r3
 8006368:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800636c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80064ec <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8006370:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006374:	4b5c      	ldr	r3, [pc, #368]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006378:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800637c:	ee07 3a90 	vmov	s15, r3
 8006380:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006384:	ed97 6a02 	vldr	s12, [r7, #8]
 8006388:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80064f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800638c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006390:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006394:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006398:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800639c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063a0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80063a4:	e036      	b.n	8006414 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80063a6:	4b50      	ldr	r3, [pc, #320]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d005      	beq.n	80063be <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 80063b2:	4b4d      	ldr	r3, [pc, #308]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	0f1b      	lsrs	r3, r3, #28
 80063b8:	f003 030f 	and.w	r3, r3, #15
 80063bc:	e006      	b.n	80063cc <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 80063be:	4b4a      	ldr	r3, [pc, #296]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80063c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80063c4:	041b      	lsls	r3, r3, #16
 80063c6:	0f1b      	lsrs	r3, r3, #28
 80063c8:	f003 030f 	and.w	r3, r3, #15
 80063cc:	4a49      	ldr	r2, [pc, #292]	@ (80064f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80063ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063d2:	ee07 3a90 	vmov	s15, r3
 80063d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	ee07 3a90 	vmov	s15, r3
 80063e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	ee07 3a90 	vmov	s15, r3
 80063ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80063f6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80064f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80063fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006402:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006406:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800640a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800640e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006412:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006414:	4b34      	ldr	r3, [pc, #208]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006418:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800641c:	2b00      	cmp	r3, #0
 800641e:	d017      	beq.n	8006450 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006420:	4b31      	ldr	r3, [pc, #196]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006424:	0a5b      	lsrs	r3, r3, #9
 8006426:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800642a:	ee07 3a90 	vmov	s15, r3
 800642e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8006432:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006436:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800643a:	edd7 6a07 	vldr	s13, [r7, #28]
 800643e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006442:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006446:	ee17 2a90 	vmov	r2, s15
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	601a      	str	r2, [r3, #0]
 800644e:	e002      	b.n	8006456 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8006456:	4b24      	ldr	r3, [pc, #144]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800645a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800645e:	2b00      	cmp	r3, #0
 8006460:	d017      	beq.n	8006492 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006462:	4b21      	ldr	r3, [pc, #132]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006466:	0c1b      	lsrs	r3, r3, #16
 8006468:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800646c:	ee07 3a90 	vmov	s15, r3
 8006470:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8006474:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006478:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800647c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006480:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006484:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006488:	ee17 2a90 	vmov	r2, s15
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	605a      	str	r2, [r3, #4]
 8006490:	e002      	b.n	8006498 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006498:	4b13      	ldr	r3, [pc, #76]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800649a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800649c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d017      	beq.n	80064d4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80064a4:	4b10      	ldr	r3, [pc, #64]	@ (80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80064a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064a8:	0e1b      	lsrs	r3, r3, #24
 80064aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064ae:	ee07 3a90 	vmov	s15, r3
 80064b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 80064b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064ba:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80064be:	edd7 6a07 	vldr	s13, [r7, #28]
 80064c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064ca:	ee17 2a90 	vmov	r2, s15
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80064d2:	e002      	b.n	80064da <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	609a      	str	r2, [r3, #8]
}
 80064da:	bf00      	nop
 80064dc:	3724      	adds	r7, #36	@ 0x24
 80064de:	46bd      	mov	sp, r7
 80064e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e4:	4770      	bx	lr
 80064e6:	bf00      	nop
 80064e8:	46020c00 	.word	0x46020c00
 80064ec:	4b742400 	.word	0x4b742400
 80064f0:	46000000 	.word	0x46000000
 80064f4:	0800ffd8 	.word	0x0800ffd8

080064f8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b089      	sub	sp, #36	@ 0x24
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006500:	4ba6      	ldr	r3, [pc, #664]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006504:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006508:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800650a:	4ba4      	ldr	r3, [pc, #656]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800650c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800650e:	f003 0303 	and.w	r3, r3, #3
 8006512:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8006514:	4ba1      	ldr	r3, [pc, #644]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006518:	0a1b      	lsrs	r3, r3, #8
 800651a:	f003 030f 	and.w	r3, r3, #15
 800651e:	3301      	adds	r3, #1
 8006520:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006522:	4b9e      	ldr	r3, [pc, #632]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006526:	091b      	lsrs	r3, r3, #4
 8006528:	f003 0301 	and.w	r3, r3, #1
 800652c:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800652e:	4b9b      	ldr	r3, [pc, #620]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006532:	08db      	lsrs	r3, r3, #3
 8006534:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006538:	68fa      	ldr	r2, [r7, #12]
 800653a:	fb02 f303 	mul.w	r3, r2, r3
 800653e:	ee07 3a90 	vmov	s15, r3
 8006542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006546:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	2b03      	cmp	r3, #3
 800654e:	d062      	beq.n	8006616 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	2b03      	cmp	r3, #3
 8006554:	f200 8081 	bhi.w	800665a <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d024      	beq.n	80065a8 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	2b02      	cmp	r3, #2
 8006562:	d17a      	bne.n	800665a <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	ee07 3a90 	vmov	s15, r3
 800656a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800656e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80067a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8006572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006576:	4b89      	ldr	r3, [pc, #548]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800657a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800657e:	ee07 3a90 	vmov	s15, r3
 8006582:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006586:	ed97 6a02 	vldr	s12, [r7, #8]
 800658a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80067a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800658e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006592:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006596:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800659a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800659e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065a2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80065a6:	e08f      	b.n	80066c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80065a8:	4b7c      	ldr	r3, [pc, #496]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d005      	beq.n	80065c0 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80065b4:	4b79      	ldr	r3, [pc, #484]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	0f1b      	lsrs	r3, r3, #28
 80065ba:	f003 030f 	and.w	r3, r3, #15
 80065be:	e006      	b.n	80065ce <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 80065c0:	4b76      	ldr	r3, [pc, #472]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80065c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80065c6:	041b      	lsls	r3, r3, #16
 80065c8:	0f1b      	lsrs	r3, r3, #28
 80065ca:	f003 030f 	and.w	r3, r3, #15
 80065ce:	4a76      	ldr	r2, [pc, #472]	@ (80067a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80065d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065d4:	ee07 3a90 	vmov	s15, r3
 80065d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	ee07 3a90 	vmov	s15, r3
 80065e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80065ea:	69bb      	ldr	r3, [r7, #24]
 80065ec:	ee07 3a90 	vmov	s15, r3
 80065f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065f4:	ed97 6a02 	vldr	s12, [r7, #8]
 80065f8:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80067a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80065fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006600:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006604:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006608:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800660c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006610:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006614:	e058      	b.n	80066c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	ee07 3a90 	vmov	s15, r3
 800661c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006620:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80067a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8006624:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006628:	4b5c      	ldr	r3, [pc, #368]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800662a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800662c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006630:	ee07 3a90 	vmov	s15, r3
 8006634:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006638:	ed97 6a02 	vldr	s12, [r7, #8]
 800663c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80067a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006640:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006644:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006648:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800664c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006650:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006654:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006658:	e036      	b.n	80066c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800665a:	4b50      	ldr	r3, [pc, #320]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d005      	beq.n	8006672 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8006666:	4b4d      	ldr	r3, [pc, #308]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	0f1b      	lsrs	r3, r3, #28
 800666c:	f003 030f 	and.w	r3, r3, #15
 8006670:	e006      	b.n	8006680 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8006672:	4b4a      	ldr	r3, [pc, #296]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006674:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006678:	041b      	lsls	r3, r3, #16
 800667a:	0f1b      	lsrs	r3, r3, #28
 800667c:	f003 030f 	and.w	r3, r3, #15
 8006680:	4a49      	ldr	r2, [pc, #292]	@ (80067a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8006682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006686:	ee07 3a90 	vmov	s15, r3
 800668a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	ee07 3a90 	vmov	s15, r3
 8006694:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006698:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	ee07 3a90 	vmov	s15, r3
 80066a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80066aa:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80067a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80066ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80066be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80066c6:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80066c8:	4b34      	ldr	r3, [pc, #208]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80066ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d017      	beq.n	8006704 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80066d4:	4b31      	ldr	r3, [pc, #196]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80066d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066d8:	0a5b      	lsrs	r3, r3, #9
 80066da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066de:	ee07 3a90 	vmov	s15, r3
 80066e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 80066e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066ea:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80066ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80066f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066fa:	ee17 2a90 	vmov	r2, s15
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	601a      	str	r2, [r3, #0]
 8006702:	e002      	b.n	800670a <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800670a:	4b24      	ldr	r3, [pc, #144]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800670c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800670e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006712:	2b00      	cmp	r3, #0
 8006714:	d017      	beq.n	8006746 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006716:	4b21      	ldr	r3, [pc, #132]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800671a:	0c1b      	lsrs	r3, r3, #16
 800671c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006720:	ee07 3a90 	vmov	s15, r3
 8006724:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8006728:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800672c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006730:	edd7 6a07 	vldr	s13, [r7, #28]
 8006734:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006738:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800673c:	ee17 2a90 	vmov	r2, s15
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	605a      	str	r2, [r3, #4]
 8006744:	e002      	b.n	800674c <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2200      	movs	r2, #0
 800674a:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800674c:	4b13      	ldr	r3, [pc, #76]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800674e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006750:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006754:	2b00      	cmp	r3, #0
 8006756:	d017      	beq.n	8006788 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006758:	4b10      	ldr	r3, [pc, #64]	@ (800679c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800675a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800675c:	0e1b      	lsrs	r3, r3, #24
 800675e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006762:	ee07 3a90 	vmov	s15, r3
 8006766:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 800676a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800676e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006772:	edd7 6a07 	vldr	s13, [r7, #28]
 8006776:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800677a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800677e:	ee17 2a90 	vmov	r2, s15
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006786:	e002      	b.n	800678e <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2200      	movs	r2, #0
 800678c:	609a      	str	r2, [r3, #8]
}
 800678e:	bf00      	nop
 8006790:	3724      	adds	r7, #36	@ 0x24
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	46020c00 	.word	0x46020c00
 80067a0:	4b742400 	.word	0x4b742400
 80067a4:	46000000 	.word	0x46000000
 80067a8:	0800ffd8 	.word	0x0800ffd8

080067ac <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b089      	sub	sp, #36	@ 0x24
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80067b4:	4ba6      	ldr	r3, [pc, #664]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80067b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067bc:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80067be:	4ba4      	ldr	r3, [pc, #656]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80067c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067c2:	f003 0303 	and.w	r3, r3, #3
 80067c6:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 80067c8:	4ba1      	ldr	r3, [pc, #644]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80067ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067cc:	0a1b      	lsrs	r3, r3, #8
 80067ce:	f003 030f 	and.w	r3, r3, #15
 80067d2:	3301      	adds	r3, #1
 80067d4:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80067d6:	4b9e      	ldr	r3, [pc, #632]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80067d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067da:	091b      	lsrs	r3, r3, #4
 80067dc:	f003 0301 	and.w	r3, r3, #1
 80067e0:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80067e2:	4b9b      	ldr	r3, [pc, #620]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80067e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067e6:	08db      	lsrs	r3, r3, #3
 80067e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	fb02 f303 	mul.w	r3, r2, r3
 80067f2:	ee07 3a90 	vmov	s15, r3
 80067f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067fa:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	2b03      	cmp	r3, #3
 8006802:	d062      	beq.n	80068ca <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	2b03      	cmp	r3, #3
 8006808:	f200 8081 	bhi.w	800690e <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	2b01      	cmp	r3, #1
 8006810:	d024      	beq.n	800685c <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	2b02      	cmp	r3, #2
 8006816:	d17a      	bne.n	800690e <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	ee07 3a90 	vmov	s15, r3
 800681e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006822:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8006826:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800682a:	4b89      	ldr	r3, [pc, #548]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800682c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800682e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006832:	ee07 3a90 	vmov	s15, r3
 8006836:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800683a:	ed97 6a02 	vldr	s12, [r7, #8]
 800683e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006a58 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006842:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006846:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800684a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800684e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006852:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006856:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 800685a:	e08f      	b.n	800697c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800685c:	4b7c      	ldr	r3, [pc, #496]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006864:	2b00      	cmp	r3, #0
 8006866:	d005      	beq.n	8006874 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8006868:	4b79      	ldr	r3, [pc, #484]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	0f1b      	lsrs	r3, r3, #28
 800686e:	f003 030f 	and.w	r3, r3, #15
 8006872:	e006      	b.n	8006882 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8006874:	4b76      	ldr	r3, [pc, #472]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006876:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800687a:	041b      	lsls	r3, r3, #16
 800687c:	0f1b      	lsrs	r3, r3, #28
 800687e:	f003 030f 	and.w	r3, r3, #15
 8006882:	4a76      	ldr	r2, [pc, #472]	@ (8006a5c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8006884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006888:	ee07 3a90 	vmov	s15, r3
 800688c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	ee07 3a90 	vmov	s15, r3
 8006896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800689a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	ee07 3a90 	vmov	s15, r3
 80068a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068a8:	ed97 6a02 	vldr	s12, [r7, #8]
 80068ac:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006a58 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80068b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80068c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068c4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80068c8:	e058      	b.n	800697c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	ee07 3a90 	vmov	s15, r3
 80068d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068d4:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80068d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068dc:	4b5c      	ldr	r3, [pc, #368]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80068de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068e4:	ee07 3a90 	vmov	s15, r3
 80068e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80068ec:	ed97 6a02 	vldr	s12, [r7, #8]
 80068f0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006a58 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80068f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80068f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80068fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006900:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006904:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006908:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800690c:	e036      	b.n	800697c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800690e:	4b50      	ldr	r3, [pc, #320]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006916:	2b00      	cmp	r3, #0
 8006918:	d005      	beq.n	8006926 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 800691a:	4b4d      	ldr	r3, [pc, #308]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	0f1b      	lsrs	r3, r3, #28
 8006920:	f003 030f 	and.w	r3, r3, #15
 8006924:	e006      	b.n	8006934 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8006926:	4b4a      	ldr	r3, [pc, #296]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006928:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800692c:	041b      	lsls	r3, r3, #16
 800692e:	0f1b      	lsrs	r3, r3, #28
 8006930:	f003 030f 	and.w	r3, r3, #15
 8006934:	4a49      	ldr	r2, [pc, #292]	@ (8006a5c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8006936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800693a:	ee07 3a90 	vmov	s15, r3
 800693e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	ee07 3a90 	vmov	s15, r3
 8006948:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800694c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	ee07 3a90 	vmov	s15, r3
 8006956:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800695a:	ed97 6a02 	vldr	s12, [r7, #8]
 800695e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006a58 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006962:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006966:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800696a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800696e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006972:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006976:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800697a:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800697c:	4b34      	ldr	r3, [pc, #208]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800697e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006984:	2b00      	cmp	r3, #0
 8006986:	d017      	beq.n	80069b8 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006988:	4b31      	ldr	r3, [pc, #196]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800698a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800698c:	0a5b      	lsrs	r3, r3, #9
 800698e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006992:	ee07 3a90 	vmov	s15, r3
 8006996:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800699a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800699e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80069a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80069a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069ae:	ee17 2a90 	vmov	r2, s15
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	601a      	str	r2, [r3, #0]
 80069b6:	e002      	b.n	80069be <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80069be:	4b24      	ldr	r3, [pc, #144]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80069c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d017      	beq.n	80069fa <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80069ca:	4b21      	ldr	r3, [pc, #132]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80069cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ce:	0c1b      	lsrs	r3, r3, #16
 80069d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069d4:	ee07 3a90 	vmov	s15, r3
 80069d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80069dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069e0:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80069e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80069e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069f0:	ee17 2a90 	vmov	r2, s15
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	605a      	str	r2, [r3, #4]
 80069f8:	e002      	b.n	8006a00 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006a00:	4b13      	ldr	r3, [pc, #76]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d017      	beq.n	8006a3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006a0c:	4b10      	ldr	r3, [pc, #64]	@ (8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006a0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a10:	0e1b      	lsrs	r3, r3, #24
 8006a12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a16:	ee07 3a90 	vmov	s15, r3
 8006a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8006a1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a22:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006a26:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a32:	ee17 2a90 	vmov	r2, s15
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006a3a:	e002      	b.n	8006a42 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	609a      	str	r2, [r3, #8]
}
 8006a42:	bf00      	nop
 8006a44:	3724      	adds	r7, #36	@ 0x24
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	46020c00 	.word	0x46020c00
 8006a54:	4b742400 	.word	0x4b742400
 8006a58:	46000000 	.word	0x46000000
 8006a5c:	0800ffd8 	.word	0x0800ffd8

08006a60 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b08e      	sub	sp, #56	@ 0x38
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006a6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a6e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8006a72:	430b      	orrs	r3, r1
 8006a74:	d145      	bne.n	8006b02 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006a76:	4ba7      	ldr	r3, [pc, #668]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006a78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a80:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006a82:	4ba4      	ldr	r3, [pc, #656]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006a84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a88:	f003 0302 	and.w	r3, r3, #2
 8006a8c:	2b02      	cmp	r3, #2
 8006a8e:	d108      	bne.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a96:	d104      	bne.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006a98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a9e:	f001 bb31 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006aa2:	4b9c      	ldr	r3, [pc, #624]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006aa4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006aa8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006aac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ab0:	d114      	bne.n	8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ab8:	d110      	bne.n	8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006aba:	4b96      	ldr	r3, [pc, #600]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006abc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ac0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ac4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ac8:	d103      	bne.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8006aca:	23fa      	movs	r3, #250	@ 0xfa
 8006acc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006ace:	f001 bb19 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
      else
      {
        frequency = LSI_VALUE;
 8006ad2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006ad6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006ad8:	f001 bb14 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8006adc:	4b8d      	ldr	r3, [pc, #564]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ae4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ae8:	d107      	bne.n	8006afa <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8006aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006af0:	d103      	bne.n	8006afa <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8006af2:	4b89      	ldr	r3, [pc, #548]	@ (8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006af4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006af6:	f001 bb05 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006afa:	2300      	movs	r3, #0
 8006afc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006afe:	f001 bb01 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006b02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b06:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006b0a:	430b      	orrs	r3, r1
 8006b0c:	d151      	bne.n	8006bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006b0e:	4b81      	ldr	r3, [pc, #516]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006b10:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006b14:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8006b18:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b1c:	2b80      	cmp	r3, #128	@ 0x80
 8006b1e:	d035      	beq.n	8006b8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8006b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b22:	2b80      	cmp	r3, #128	@ 0x80
 8006b24:	d841      	bhi.n	8006baa <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b28:	2b60      	cmp	r3, #96	@ 0x60
 8006b2a:	d02a      	beq.n	8006b82 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8006b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b2e:	2b60      	cmp	r3, #96	@ 0x60
 8006b30:	d83b      	bhi.n	8006baa <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b34:	2b40      	cmp	r3, #64	@ 0x40
 8006b36:	d009      	beq.n	8006b4c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b3a:	2b40      	cmp	r3, #64	@ 0x40
 8006b3c:	d835      	bhi.n	8006baa <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d00c      	beq.n	8006b5e <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8006b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b46:	2b20      	cmp	r3, #32
 8006b48:	d012      	beq.n	8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8006b4a:	e02e      	b.n	8006baa <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006b4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b50:	4618      	mov	r0, r3
 8006b52:	f7ff fb77 	bl	8006244 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b58:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b5a:	f001 bad3 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b5e:	f107 0318 	add.w	r3, r7, #24
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7ff fcc8 	bl	80064f8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b6c:	f001 baca 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b70:	f107 030c 	add.w	r3, r7, #12
 8006b74:	4618      	mov	r0, r3
 8006b76:	f7ff fe19 	bl	80067ac <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b7e:	f001 bac1 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006b82:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006b86:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b88:	f001 babc 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b8c:	4b61      	ldr	r3, [pc, #388]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b98:	d103      	bne.n	8006ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8006b9a:	4b60      	ldr	r3, [pc, #384]	@ (8006d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006b9c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006b9e:	f001 bab1 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ba6:	f001 baad 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      default :
      {
        frequency = 0U;
 8006baa:	2300      	movs	r3, #0
 8006bac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006bae:	f001 baa9 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8006bb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bb6:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006bba:	430b      	orrs	r3, r1
 8006bbc:	d158      	bne.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006bbe:	4b55      	ldr	r3, [pc, #340]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006bc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006bc4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006bc8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bd0:	d03b      	beq.n	8006c4a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8006bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bd8:	d846      	bhi.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8006bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bdc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006be0:	d02e      	beq.n	8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8006be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006be8:	d83e      	bhi.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8006bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bf0:	d00b      	beq.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bf8:	d836      	bhi.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8006bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d00d      	beq.n	8006c1c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8006c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c06:	d012      	beq.n	8006c2e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8006c08:	e02e      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006c0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f7ff fb18 	bl	8006244 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c18:	f001 ba74 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c1c:	f107 0318 	add.w	r3, r7, #24
 8006c20:	4618      	mov	r0, r3
 8006c22:	f7ff fc69 	bl	80064f8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c2a:	f001 ba6b 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c2e:	f107 030c 	add.w	r3, r7, #12
 8006c32:	4618      	mov	r0, r3
 8006c34:	f7ff fdba 	bl	80067ac <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c3c:	f001 ba62 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006c40:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006c44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c46:	f001 ba5d 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c4a:	4b32      	ldr	r3, [pc, #200]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c56:	d103      	bne.n	8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8006c58:	4b30      	ldr	r3, [pc, #192]	@ (8006d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006c5a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006c5c:	f001 ba52 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8006c60:	2300      	movs	r3, #0
 8006c62:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c64:	f001 ba4e 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      default :

        frequency = 0U;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c6c:	f001 ba4a 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8006c70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c74:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006c78:	430b      	orrs	r3, r1
 8006c7a:	d126      	bne.n	8006cca <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8006c7c:	4b25      	ldr	r3, [pc, #148]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006c7e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006c82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c86:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8006c88:	4b22      	ldr	r3, [pc, #136]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c94:	d106      	bne.n	8006ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8006c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d103      	bne.n	8006ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8006c9c:	4b1f      	ldr	r3, [pc, #124]	@ (8006d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006c9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ca0:	f001 ba30 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8006ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cb0:	d107      	bne.n	8006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8006cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cb8:	d103      	bne.n	8006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 8006cba:	4b19      	ldr	r3, [pc, #100]	@ (8006d20 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006cbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cbe:	f001 ba21 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cc6:	f001 ba1d 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8006cca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cce:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8006cd2:	430b      	orrs	r3, r1
 8006cd4:	d16e      	bne.n	8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8006cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006cd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006cdc:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006ce0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006ce8:	d03d      	beq.n	8006d66 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cec:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006cf0:	d85c      	bhi.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8006cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006cf8:	d014      	beq.n	8006d24 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8006cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d00:	d854      	bhi.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8006d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d01f      	beq.n	8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8006d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006d0e:	d012      	beq.n	8006d36 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8006d10:	e04c      	b.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8006d12:	bf00      	nop
 8006d14:	46020c00 	.word	0x46020c00
 8006d18:	0007a120 	.word	0x0007a120
 8006d1c:	00f42400 	.word	0x00f42400
 8006d20:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f7ff fa8b 	bl	8006244 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d32:	f001 b9e7 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d36:	f107 0318 	add.w	r3, r7, #24
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f7ff fbdc 	bl	80064f8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006d40:	69fb      	ldr	r3, [r7, #28]
 8006d42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d44:	f001 b9de 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006d48:	4ba7      	ldr	r3, [pc, #668]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d54:	d103      	bne.n	8006d5e <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 8006d56:	4ba5      	ldr	r3, [pc, #660]	@ (8006fec <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006d58:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006d5a:	f001 b9d3 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d62:	f001 b9cf 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006d66:	4ba0      	ldr	r3, [pc, #640]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f003 0320 	and.w	r3, r3, #32
 8006d6e:	2b20      	cmp	r3, #32
 8006d70:	d118      	bne.n	8006da4 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006d72:	4b9d      	ldr	r3, [pc, #628]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d005      	beq.n	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006d7e:	4b9a      	ldr	r3, [pc, #616]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	0e1b      	lsrs	r3, r3, #24
 8006d84:	f003 030f 	and.w	r3, r3, #15
 8006d88:	e006      	b.n	8006d98 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8006d8a:	4b97      	ldr	r3, [pc, #604]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006d8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d90:	041b      	lsls	r3, r3, #16
 8006d92:	0e1b      	lsrs	r3, r3, #24
 8006d94:	f003 030f 	and.w	r3, r3, #15
 8006d98:	4a95      	ldr	r2, [pc, #596]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d9e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006da0:	f001 b9b0 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8006da4:	2300      	movs	r3, #0
 8006da6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006da8:	f001 b9ac 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      default :

        frequency = 0U;
 8006dac:	2300      	movs	r3, #0
 8006dae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006db0:	f001 b9a8 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006db4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006db8:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8006dbc:	430b      	orrs	r3, r1
 8006dbe:	d17f      	bne.n	8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006dc0:	4b89      	ldr	r3, [pc, #548]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006dc2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006dc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006dca:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8006dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d165      	bne.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8006dd2:	4b85      	ldr	r3, [pc, #532]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006dd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006dd8:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006ddc:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8006dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006de4:	d034      	beq.n	8006e50 <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 8006de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006dec:	d853      	bhi.n	8006e96 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8006dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006df4:	d00b      	beq.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 8006df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dfc:	d84b      	bhi.n	8006e96 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8006dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d016      	beq.n	8006e32 <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 8006e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e06:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006e0a:	d009      	beq.n	8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8006e0c:	e043      	b.n	8006e96 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e12:	4618      	mov	r0, r3
 8006e14:	f7ff fa16 	bl	8006244 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e1a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006e1c:	f001 b972 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e20:	f107 0318 	add.w	r3, r7, #24
 8006e24:	4618      	mov	r0, r3
 8006e26:	f7ff fb67 	bl	80064f8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006e2a:	69fb      	ldr	r3, [r7, #28]
 8006e2c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006e2e:	f001 b969 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006e32:	4b6d      	ldr	r3, [pc, #436]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e3e:	d103      	bne.n	8006e48 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 8006e40:	4b6a      	ldr	r3, [pc, #424]	@ (8006fec <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e42:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8006e44:	f001 b95e 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
            frequency = 0U;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006e4c:	f001 b95a 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006e50:	4b65      	ldr	r3, [pc, #404]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 0320 	and.w	r3, r3, #32
 8006e58:	2b20      	cmp	r3, #32
 8006e5a:	d118      	bne.n	8006e8e <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006e5c:	4b62      	ldr	r3, [pc, #392]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d005      	beq.n	8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 8006e68:	4b5f      	ldr	r3, [pc, #380]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	0e1b      	lsrs	r3, r3, #24
 8006e6e:	f003 030f 	and.w	r3, r3, #15
 8006e72:	e006      	b.n	8006e82 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8006e74:	4b5c      	ldr	r3, [pc, #368]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006e76:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006e7a:	041b      	lsls	r3, r3, #16
 8006e7c:	0e1b      	lsrs	r3, r3, #24
 8006e7e:	f003 030f 	and.w	r3, r3, #15
 8006e82:	4a5b      	ldr	r2, [pc, #364]	@ (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e88:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8006e8a:	f001 b93b 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
            frequency = 0U;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006e92:	f001 b937 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
        }
        default :
        {
          frequency = 0U;
 8006e96:	2300      	movs	r3, #0
 8006e98:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006e9a:	f001 b933 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8006e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ea4:	d108      	bne.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ea6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7ff f9ca 	bl	8006244 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8006eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eb4:	f001 b926 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else
    {
      frequency = 0U;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ebc:	f001 b922 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8006ec0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ec4:	1e51      	subs	r1, r2, #1
 8006ec6:	430b      	orrs	r3, r1
 8006ec8:	d136      	bne.n	8006f38 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006eca:	4b47      	ldr	r3, [pc, #284]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006ecc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ed0:	f003 0303 	and.w	r3, r3, #3
 8006ed4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d104      	bne.n	8006ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8006edc:	f7fe fa48 	bl	8005370 <HAL_RCC_GetPCLK2Freq>
 8006ee0:	6378      	str	r0, [r7, #52]	@ 0x34
 8006ee2:	f001 b90f 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8006ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d104      	bne.n	8006ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006eec:	f7fe f910 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8006ef0:	6378      	str	r0, [r7, #52]	@ 0x34
 8006ef2:	f001 b907 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006ef6:	4b3c      	ldr	r3, [pc, #240]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006efe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f02:	d106      	bne.n	8006f12 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 8006f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d103      	bne.n	8006f12 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 8006f0a:	4b3a      	ldr	r3, [pc, #232]	@ (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006f0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f0e:	f001 b8f9 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8006f12:	4b35      	ldr	r3, [pc, #212]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006f14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f18:	f003 0302 	and.w	r3, r3, #2
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	d107      	bne.n	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8006f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f22:	2b03      	cmp	r3, #3
 8006f24:	d104      	bne.n	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 8006f26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f2c:	f001 b8ea 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8006f30:	2300      	movs	r3, #0
 8006f32:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f34:	f001 b8e6 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8006f38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f3c:	1e91      	subs	r1, r2, #2
 8006f3e:	430b      	orrs	r3, r1
 8006f40:	d136      	bne.n	8006fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006f42:	4b29      	ldr	r3, [pc, #164]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f48:	f003 030c 	and.w	r3, r3, #12
 8006f4c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d104      	bne.n	8006f5e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006f54:	f7fe f9f8 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 8006f58:	6378      	str	r0, [r7, #52]	@ 0x34
 8006f5a:	f001 b8d3 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8006f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f60:	2b04      	cmp	r3, #4
 8006f62:	d104      	bne.n	8006f6e <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006f64:	f7fe f8d4 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8006f68:	6378      	str	r0, [r7, #52]	@ 0x34
 8006f6a:	f001 b8cb 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8006f6e:	4b1e      	ldr	r3, [pc, #120]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f7a:	d106      	bne.n	8006f8a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8006f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f7e:	2b08      	cmp	r3, #8
 8006f80:	d103      	bne.n	8006f8a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 8006f82:	4b1c      	ldr	r3, [pc, #112]	@ (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006f84:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f86:	f001 b8bd 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8006f8a:	4b17      	ldr	r3, [pc, #92]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006f8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f90:	f003 0302 	and.w	r3, r3, #2
 8006f94:	2b02      	cmp	r3, #2
 8006f96:	d107      	bne.n	8006fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8006f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f9a:	2b0c      	cmp	r3, #12
 8006f9c:	d104      	bne.n	8006fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 8006f9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fa2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fa4:	f001 b8ae 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fac:	f001 b8aa 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8006fb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fb4:	1f11      	subs	r1, r2, #4
 8006fb6:	430b      	orrs	r3, r1
 8006fb8:	d13f      	bne.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006fba:	4b0b      	ldr	r3, [pc, #44]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006fbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006fc0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006fc4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d104      	bne.n	8006fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006fcc:	f7fe f9bc 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 8006fd0:	6378      	str	r0, [r7, #52]	@ 0x34
 8006fd2:	f001 b897 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8006fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd8:	2b10      	cmp	r3, #16
 8006fda:	d10d      	bne.n	8006ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006fdc:	f7fe f898 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8006fe0:	6378      	str	r0, [r7, #52]	@ 0x34
 8006fe2:	f001 b88f 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
 8006fe6:	bf00      	nop
 8006fe8:	46020c00 	.word	0x46020c00
 8006fec:	02dc6c00 	.word	0x02dc6c00
 8006ff0:	0800ffd8 	.word	0x0800ffd8
 8006ff4:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8006ff8:	4ba8      	ldr	r3, [pc, #672]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007004:	d106      	bne.n	8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8007006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007008:	2b20      	cmp	r3, #32
 800700a:	d103      	bne.n	8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 800700c:	4ba4      	ldr	r3, [pc, #656]	@ (80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800700e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007010:	f001 b878 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007014:	4ba1      	ldr	r3, [pc, #644]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007016:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800701a:	f003 0302 	and.w	r3, r3, #2
 800701e:	2b02      	cmp	r3, #2
 8007020:	d107      	bne.n	8007032 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8007022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007024:	2b30      	cmp	r3, #48	@ 0x30
 8007026:	d104      	bne.n	8007032 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 8007028:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800702c:	637b      	str	r3, [r7, #52]	@ 0x34
 800702e:	f001 b869 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8007032:	2300      	movs	r3, #0
 8007034:	637b      	str	r3, [r7, #52]	@ 0x34
 8007036:	f001 b865 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 800703a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800703e:	f1a2 0108 	sub.w	r1, r2, #8
 8007042:	430b      	orrs	r3, r1
 8007044:	d136      	bne.n	80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007046:	4b95      	ldr	r3, [pc, #596]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800704c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007050:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007054:	2b00      	cmp	r3, #0
 8007056:	d104      	bne.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007058:	f7fe f976 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 800705c:	6378      	str	r0, [r7, #52]	@ 0x34
 800705e:	f001 b851 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8007062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007064:	2b40      	cmp	r3, #64	@ 0x40
 8007066:	d104      	bne.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007068:	f7fe f852 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 800706c:	6378      	str	r0, [r7, #52]	@ 0x34
 800706e:	f001 b849 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007072:	4b8a      	ldr	r3, [pc, #552]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800707a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800707e:	d106      	bne.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 8007080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007082:	2b80      	cmp	r3, #128	@ 0x80
 8007084:	d103      	bne.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 8007086:	4b86      	ldr	r3, [pc, #536]	@ (80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007088:	637b      	str	r3, [r7, #52]	@ 0x34
 800708a:	f001 b83b 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800708e:	4b83      	ldr	r3, [pc, #524]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007090:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007094:	f003 0302 	and.w	r3, r3, #2
 8007098:	2b02      	cmp	r3, #2
 800709a:	d107      	bne.n	80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800709c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800709e:	2bc0      	cmp	r3, #192	@ 0xc0
 80070a0:	d104      	bne.n	80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 80070a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80070a8:	f001 b82c 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 80070ac:	2300      	movs	r3, #0
 80070ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80070b0:	f001 b828 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 80070b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070b8:	f1a2 0110 	sub.w	r1, r2, #16
 80070bc:	430b      	orrs	r3, r1
 80070be:	d139      	bne.n	8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80070c0:	4b76      	ldr	r3, [pc, #472]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80070c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80070c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070ca:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80070cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d104      	bne.n	80070dc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80070d2:	f7fe f939 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 80070d6:	6378      	str	r0, [r7, #52]	@ 0x34
 80070d8:	f001 b814 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80070dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070e2:	d104      	bne.n	80070ee <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80070e4:	f7fe f814 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80070e8:	6378      	str	r0, [r7, #52]	@ 0x34
 80070ea:	f001 b80b 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80070ee:	4b6b      	ldr	r3, [pc, #428]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070fa:	d107      	bne.n	800710c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 80070fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007102:	d103      	bne.n	800710c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 8007104:	4b66      	ldr	r3, [pc, #408]	@ (80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007106:	637b      	str	r3, [r7, #52]	@ 0x34
 8007108:	f000 bffc 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800710c:	4b63      	ldr	r3, [pc, #396]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800710e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007112:	f003 0302 	and.w	r3, r3, #2
 8007116:	2b02      	cmp	r3, #2
 8007118:	d108      	bne.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 800711a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800711c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007120:	d104      	bne.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 8007122:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007126:	637b      	str	r3, [r7, #52]	@ 0x34
 8007128:	f000 bfec 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 800712c:	2300      	movs	r3, #0
 800712e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007130:	f000 bfe8 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
#if defined(USART6)
  else if (PeriphClk == RCC_PERIPHCLK_USART6)
 8007134:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007138:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 800713c:	430b      	orrs	r3, r1
 800713e:	d139      	bne.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
  {
    /* Get the current USART6 source */
    srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8007140:	4b56      	ldr	r3, [pc, #344]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007142:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007146:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800714a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 800714c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714e:	2b00      	cmp	r3, #0
 8007150:	d104      	bne.n	800715c <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007152:	f7fe f8f9 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 8007156:	6378      	str	r0, [r7, #52]	@ 0x34
 8007158:	f000 bfd4 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_USART6CLKSOURCE_SYSCLK)
 800715c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007162:	d104      	bne.n	800716e <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007164:	f7fd ffd4 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8007168:	6378      	str	r0, [r7, #52]	@ 0x34
 800716a:	f000 bfcb 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800716e:	4b4b      	ldr	r3, [pc, #300]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007176:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800717a:	d107      	bne.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
 800717c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800717e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007182:	d103      	bne.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
    {
      frequency = HSI_VALUE;
 8007184:	4b46      	ldr	r3, [pc, #280]	@ (80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007186:	637b      	str	r3, [r7, #52]	@ 0x34
 8007188:	f000 bfbc 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800718c:	4b43      	ldr	r3, [pc, #268]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800718e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007192:	f003 0302 	and.w	r3, r3, #2
 8007196:	2b02      	cmp	r3, #2
 8007198:	d108      	bne.n	80071ac <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
 800719a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800719c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80071a0:	d104      	bne.n	80071ac <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
    {
      frequency = LSE_VALUE;
 80071a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80071a8:	f000 bfac 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80071ac:	2300      	movs	r3, #0
 80071ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80071b0:	f000 bfa8 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 80071b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071b8:	f1a2 0120 	sub.w	r1, r2, #32
 80071bc:	430b      	orrs	r3, r1
 80071be:	d158      	bne.n	8007272 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80071c0:	4b36      	ldr	r3, [pc, #216]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80071c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80071c6:	f003 0307 	and.w	r3, r3, #7
 80071ca:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80071cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d104      	bne.n	80071dc <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 80071d2:	f7fe f8e1 	bl	8005398 <HAL_RCC_GetPCLK3Freq>
 80071d6:	6378      	str	r0, [r7, #52]	@ 0x34
 80071d8:	f000 bf94 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80071dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d104      	bne.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80071e2:	f7fd ff95 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80071e6:	6378      	str	r0, [r7, #52]	@ 0x34
 80071e8:	f000 bf8c 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80071ec:	4b2b      	ldr	r3, [pc, #172]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071f8:	d106      	bne.n	8007208 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 80071fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fc:	2b02      	cmp	r3, #2
 80071fe:	d103      	bne.n	8007208 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
    {
      frequency = HSI_VALUE;
 8007200:	4b27      	ldr	r3, [pc, #156]	@ (80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007202:	637b      	str	r3, [r7, #52]	@ 0x34
 8007204:	f000 bf7e 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007208:	4b24      	ldr	r3, [pc, #144]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800720a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800720e:	f003 0302 	and.w	r3, r3, #2
 8007212:	2b02      	cmp	r3, #2
 8007214:	d107      	bne.n	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 8007216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007218:	2b03      	cmp	r3, #3
 800721a:	d104      	bne.n	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
    {
      frequency = LSE_VALUE;
 800721c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007220:	637b      	str	r3, [r7, #52]	@ 0x34
 8007222:	f000 bf6f 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8007226:	4b1d      	ldr	r3, [pc, #116]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f003 0320 	and.w	r3, r3, #32
 800722e:	2b20      	cmp	r3, #32
 8007230:	d11b      	bne.n	800726a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8007232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007234:	2b04      	cmp	r3, #4
 8007236:	d118      	bne.n	800726a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007238:	4b18      	ldr	r3, [pc, #96]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007240:	2b00      	cmp	r3, #0
 8007242:	d005      	beq.n	8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
 8007244:	4b15      	ldr	r3, [pc, #84]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	0e1b      	lsrs	r3, r3, #24
 800724a:	f003 030f 	and.w	r3, r3, #15
 800724e:	e006      	b.n	800725e <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 8007250:	4b12      	ldr	r3, [pc, #72]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007252:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007256:	041b      	lsls	r3, r3, #16
 8007258:	0e1b      	lsrs	r3, r3, #24
 800725a:	f003 030f 	and.w	r3, r3, #15
 800725e:	4a11      	ldr	r2, [pc, #68]	@ (80072a4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007264:	637b      	str	r3, [r7, #52]	@ 0x34
 8007266:	f000 bf4d 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 800726a:	2300      	movs	r3, #0
 800726c:	637b      	str	r3, [r7, #52]	@ 0x34
 800726e:	f000 bf49 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8007272:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007276:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800727a:	430b      	orrs	r3, r1
 800727c:	d172      	bne.n	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800727e:	4b07      	ldr	r3, [pc, #28]	@ (800729c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007280:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007284:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007288:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800728a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800728c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007290:	d10a      	bne.n	80072a8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007292:	f7fd ff3d 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8007296:	6378      	str	r0, [r7, #52]	@ 0x34
 8007298:	f000 bf34 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
 800729c:	46020c00 	.word	0x46020c00
 80072a0:	00f42400 	.word	0x00f42400
 80072a4:	0800ffd8 	.word	0x0800ffd8
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 80072a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072ae:	d108      	bne.n	80072c2 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072b0:	f107 0318 	add.w	r3, r7, #24
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7ff f91f 	bl	80064f8 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80072ba:	6a3b      	ldr	r3, [r7, #32]
 80072bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80072be:	f000 bf21 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80072c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d104      	bne.n	80072d2 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 80072c8:	f7fe f824 	bl	8005314 <HAL_RCC_GetHCLKFreq>
 80072cc:	6378      	str	r0, [r7, #52]	@ 0x34
 80072ce:	f000 bf19 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 80072d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80072d8:	d122      	bne.n	8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80072da:	4bb0      	ldr	r3, [pc, #704]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0320 	and.w	r3, r3, #32
 80072e2:	2b20      	cmp	r3, #32
 80072e4:	d118      	bne.n	8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80072e6:	4bad      	ldr	r3, [pc, #692]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d005      	beq.n	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
 80072f2:	4baa      	ldr	r3, [pc, #680]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	0e1b      	lsrs	r3, r3, #24
 80072f8:	f003 030f 	and.w	r3, r3, #15
 80072fc:	e006      	b.n	800730c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 80072fe:	4ba7      	ldr	r3, [pc, #668]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8007300:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007304:	041b      	lsls	r3, r3, #16
 8007306:	0e1b      	lsrs	r3, r3, #24
 8007308:	f003 030f 	and.w	r3, r3, #15
 800730c:	4aa4      	ldr	r2, [pc, #656]	@ (80075a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800730e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007312:	637b      	str	r3, [r7, #52]	@ 0x34
 8007314:	f000 bef6 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
      else
      {
        frequency = 0U;
 8007318:	2300      	movs	r3, #0
 800731a:	637b      	str	r3, [r7, #52]	@ 0x34
 800731c:	f000 bef2 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8007320:	4b9e      	ldr	r3, [pc, #632]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007328:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800732c:	d107      	bne.n	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800732e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007330:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007334:	d103      	bne.n	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    {
      frequency = HSE_VALUE;
 8007336:	4b9b      	ldr	r3, [pc, #620]	@ (80075a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>)
 8007338:	637b      	str	r3, [r7, #52]	@ 0x34
 800733a:	f000 bee3 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800733e:	4b97      	ldr	r3, [pc, #604]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007346:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800734a:	d107      	bne.n	800735c <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
 800734c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007352:	d103      	bne.n	800735c <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
    {
      frequency = HSI_VALUE;
 8007354:	4b93      	ldr	r3, [pc, #588]	@ (80075a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>)
 8007356:	637b      	str	r3, [r7, #52]	@ 0x34
 8007358:	f000 bed4 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 800735c:	2300      	movs	r3, #0
 800735e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007360:	f000 bed0 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8007364:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007368:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800736c:	430b      	orrs	r3, r1
 800736e:	d158      	bne.n	8007422 <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8007370:	4b8a      	ldr	r3, [pc, #552]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8007372:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007376:	f003 0307 	and.w	r3, r3, #7
 800737a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800737c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737e:	2b04      	cmp	r3, #4
 8007380:	d84b      	bhi.n	800741a <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
 8007382:	a201      	add	r2, pc, #4	@ (adr r2, 8007388 <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
 8007384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007388:	080073c1 	.word	0x080073c1
 800738c:	0800739d 	.word	0x0800739d
 8007390:	080073af 	.word	0x080073af
 8007394:	080073cb 	.word	0x080073cb
 8007398:	080073d5 	.word	0x080073d5
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800739c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80073a0:	4618      	mov	r0, r3
 80073a2:	f7fe ff4f 	bl	8006244 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80073a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073aa:	f000 beab 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073ae:	f107 030c 	add.w	r3, r7, #12
 80073b2:	4618      	mov	r0, r3
 80073b4:	f7ff f9fa 	bl	80067ac <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073bc:	f000 bea2 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80073c0:	f7fd ffa8 	bl	8005314 <HAL_RCC_GetHCLKFreq>
 80073c4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80073c6:	f000 be9d 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80073ca:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80073ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073d0:	f000 be98 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80073d4:	4b71      	ldr	r3, [pc, #452]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f003 0320 	and.w	r3, r3, #32
 80073dc:	2b20      	cmp	r3, #32
 80073de:	d118      	bne.n	8007412 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80073e0:	4b6e      	ldr	r3, [pc, #440]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d005      	beq.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 80073ec:	4b6b      	ldr	r3, [pc, #428]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	0e1b      	lsrs	r3, r3, #24
 80073f2:	f003 030f 	and.w	r3, r3, #15
 80073f6:	e006      	b.n	8007406 <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 80073f8:	4b68      	ldr	r3, [pc, #416]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80073fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80073fe:	041b      	lsls	r3, r3, #16
 8007400:	0e1b      	lsrs	r3, r3, #24
 8007402:	f003 030f 	and.w	r3, r3, #15
 8007406:	4a66      	ldr	r2, [pc, #408]	@ (80075a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8007408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800740c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800740e:	f000 be79 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8007412:	2300      	movs	r3, #0
 8007414:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007416:	f000 be75 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      default:

        frequency = 0U;
 800741a:	2300      	movs	r3, #0
 800741c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800741e:	f000 be71 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8007422:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007426:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 800742a:	430b      	orrs	r3, r1
 800742c:	d167      	bne.n	80074fe <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800742e:	4b5b      	ldr	r3, [pc, #364]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8007430:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007434:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007438:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800743a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007440:	d036      	beq.n	80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8007442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007444:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007448:	d855      	bhi.n	80074f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 800744a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800744c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007450:	d029      	beq.n	80074a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 8007452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007454:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007458:	d84d      	bhi.n	80074f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 800745a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007460:	d013      	beq.n	800748a <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
 8007462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007464:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007468:	d845      	bhi.n	80074f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 800746a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746c:	2b00      	cmp	r3, #0
 800746e:	d015      	beq.n	800749c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
 8007470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007472:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007476:	d13e      	bne.n	80074f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007478:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800747c:	4618      	mov	r0, r3
 800747e:	f7fe fee1 	bl	8006244 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007484:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007486:	f000 be3d 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800748a:	f107 030c 	add.w	r3, r7, #12
 800748e:	4618      	mov	r0, r3
 8007490:	f7ff f98c 	bl	80067ac <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007498:	f000 be34 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800749c:	f7fd ff3a 	bl	8005314 <HAL_RCC_GetHCLKFreq>
 80074a0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80074a2:	f000 be2f 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80074a6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80074aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074ac:	f000 be2a 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80074b0:	4b3a      	ldr	r3, [pc, #232]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f003 0320 	and.w	r3, r3, #32
 80074b8:	2b20      	cmp	r3, #32
 80074ba:	d118      	bne.n	80074ee <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80074bc:	4b37      	ldr	r3, [pc, #220]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d005      	beq.n	80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 80074c8:	4b34      	ldr	r3, [pc, #208]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	0e1b      	lsrs	r3, r3, #24
 80074ce:	f003 030f 	and.w	r3, r3, #15
 80074d2:	e006      	b.n	80074e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80074d4:	4b31      	ldr	r3, [pc, #196]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80074d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80074da:	041b      	lsls	r3, r3, #16
 80074dc:	0e1b      	lsrs	r3, r3, #24
 80074de:	f003 030f 	and.w	r3, r3, #15
 80074e2:	4a2f      	ldr	r2, [pc, #188]	@ (80075a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80074e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074e8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80074ea:	f000 be0b 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 80074ee:	2300      	movs	r3, #0
 80074f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074f2:	f000 be07 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      default:

        frequency = 0U;
 80074f6:	2300      	movs	r3, #0
 80074f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074fa:	f000 be03 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 80074fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007502:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8007506:	430b      	orrs	r3, r1
 8007508:	d152      	bne.n	80075b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800750a:	4b24      	ldr	r3, [pc, #144]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800750c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007510:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007514:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007518:	2b00      	cmp	r3, #0
 800751a:	d104      	bne.n	8007526 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800751c:	f7fd ff14 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 8007520:	6378      	str	r0, [r7, #52]	@ 0x34
 8007522:	f000 bdef 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8007526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800752c:	d104      	bne.n	8007538 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800752e:	f7fd fdef 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8007532:	6378      	str	r0, [r7, #52]	@ 0x34
 8007534:	f000 bde6 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8007538:	4b18      	ldr	r3, [pc, #96]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007540:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007544:	d107      	bne.n	8007556 <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
 8007546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007548:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800754c:	d103      	bne.n	8007556 <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
    {
      frequency = HSI_VALUE;
 800754e:	4b15      	ldr	r3, [pc, #84]	@ (80075a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>)
 8007550:	637b      	str	r3, [r7, #52]	@ 0x34
 8007552:	f000 bdd7 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8007556:	4b11      	ldr	r3, [pc, #68]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 0320 	and.w	r3, r3, #32
 800755e:	2b20      	cmp	r3, #32
 8007560:	d122      	bne.n	80075a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
 8007562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007564:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007568:	d11e      	bne.n	80075a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800756a:	4b0c      	ldr	r3, [pc, #48]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007572:	2b00      	cmp	r3, #0
 8007574:	d005      	beq.n	8007582 <HAL_RCCEx_GetPeriphCLKFreq+0xb22>
 8007576:	4b09      	ldr	r3, [pc, #36]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	0e1b      	lsrs	r3, r3, #24
 800757c:	f003 030f 	and.w	r3, r3, #15
 8007580:	e006      	b.n	8007590 <HAL_RCCEx_GetPeriphCLKFreq+0xb30>
 8007582:	4b06      	ldr	r3, [pc, #24]	@ (800759c <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8007584:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007588:	041b      	lsls	r3, r3, #16
 800758a:	0e1b      	lsrs	r3, r3, #24
 800758c:	f003 030f 	and.w	r3, r3, #15
 8007590:	4a03      	ldr	r2, [pc, #12]	@ (80075a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8007592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007596:	637b      	str	r3, [r7, #52]	@ 0x34
 8007598:	f000 bdb4 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
 800759c:	46020c00 	.word	0x46020c00
 80075a0:	0800ffd8 	.word	0x0800ffd8
 80075a4:	00f42400 	.word	0x00f42400
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 80075a8:	2300      	movs	r3, #0
 80075aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80075ac:	f000 bdaa 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 80075b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075b4:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 80075b8:	430b      	orrs	r3, r1
 80075ba:	d14c      	bne.n	8007656 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80075bc:	4ba8      	ldr	r3, [pc, #672]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 80075be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075c2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80075c6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80075c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d104      	bne.n	80075d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80075ce:	f7fd febb 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 80075d2:	6378      	str	r0, [r7, #52]	@ 0x34
 80075d4:	f000 bd96 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80075d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075de:	d104      	bne.n	80075ea <HAL_RCCEx_GetPeriphCLKFreq+0xb8a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80075e0:	f7fd fd96 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80075e4:	6378      	str	r0, [r7, #52]	@ 0x34
 80075e6:	f000 bd8d 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80075ea:	4b9d      	ldr	r3, [pc, #628]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075f6:	d107      	bne.n	8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 80075f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075fe:	d103      	bne.n	8007608 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
    {
      frequency = HSI_VALUE;
 8007600:	4b98      	ldr	r3, [pc, #608]	@ (8007864 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8007602:	637b      	str	r3, [r7, #52]	@ 0x34
 8007604:	f000 bd7e 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8007608:	4b95      	ldr	r3, [pc, #596]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f003 0320 	and.w	r3, r3, #32
 8007610:	2b20      	cmp	r3, #32
 8007612:	d11c      	bne.n	800764e <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
 8007614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007616:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800761a:	d118      	bne.n	800764e <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800761c:	4b90      	ldr	r3, [pc, #576]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007624:	2b00      	cmp	r3, #0
 8007626:	d005      	beq.n	8007634 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8007628:	4b8d      	ldr	r3, [pc, #564]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	0e1b      	lsrs	r3, r3, #24
 800762e:	f003 030f 	and.w	r3, r3, #15
 8007632:	e006      	b.n	8007642 <HAL_RCCEx_GetPeriphCLKFreq+0xbe2>
 8007634:	4b8a      	ldr	r3, [pc, #552]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 8007636:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800763a:	041b      	lsls	r3, r3, #16
 800763c:	0e1b      	lsrs	r3, r3, #24
 800763e:	f003 030f 	and.w	r3, r3, #15
 8007642:	4a89      	ldr	r2, [pc, #548]	@ (8007868 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 8007644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007648:	637b      	str	r3, [r7, #52]	@ 0x34
 800764a:	f000 bd5b 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800764e:	2300      	movs	r3, #0
 8007650:	637b      	str	r3, [r7, #52]	@ 0x34
 8007652:	f000 bd57 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8007656:	e9d7 2300 	ldrd	r2, r3, [r7]
 800765a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800765e:	430b      	orrs	r3, r1
 8007660:	d158      	bne.n	8007714 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007662:	4b7f      	ldr	r3, [pc, #508]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 8007664:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007668:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800766c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800766e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007670:	2bc0      	cmp	r3, #192	@ 0xc0
 8007672:	d028      	beq.n	80076c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc66>
 8007674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007676:	2bc0      	cmp	r3, #192	@ 0xc0
 8007678:	d848      	bhi.n	800770c <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 800767a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767c:	2b80      	cmp	r3, #128	@ 0x80
 800767e:	d00e      	beq.n	800769e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8007680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007682:	2b80      	cmp	r3, #128	@ 0x80
 8007684:	d842      	bhi.n	800770c <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8007686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007688:	2b00      	cmp	r3, #0
 800768a:	d003      	beq.n	8007694 <HAL_RCCEx_GetPeriphCLKFreq+0xc34>
 800768c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768e:	2b40      	cmp	r3, #64	@ 0x40
 8007690:	d014      	beq.n	80076bc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8007692:	e03b      	b.n	800770c <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8007694:	f7fd fe80 	bl	8005398 <HAL_RCC_GetPCLK3Freq>
 8007698:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800769a:	f000 bd33 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800769e:	4b70      	ldr	r3, [pc, #448]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076aa:	d103      	bne.n	80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
        {
          frequency = HSI_VALUE;
 80076ac:	4b6d      	ldr	r3, [pc, #436]	@ (8007864 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80076ae:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80076b0:	f000 bd28 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 80076b4:	2300      	movs	r3, #0
 80076b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076b8:	f000 bd24 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 80076bc:	f7fd fd28 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80076c0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80076c2:	f000 bd1f 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80076c6:	4b66      	ldr	r3, [pc, #408]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f003 0320 	and.w	r3, r3, #32
 80076ce:	2b20      	cmp	r3, #32
 80076d0:	d118      	bne.n	8007704 <HAL_RCCEx_GetPeriphCLKFreq+0xca4>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80076d2:	4b63      	ldr	r3, [pc, #396]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d005      	beq.n	80076ea <HAL_RCCEx_GetPeriphCLKFreq+0xc8a>
 80076de:	4b60      	ldr	r3, [pc, #384]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	0e1b      	lsrs	r3, r3, #24
 80076e4:	f003 030f 	and.w	r3, r3, #15
 80076e8:	e006      	b.n	80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0xc98>
 80076ea:	4b5d      	ldr	r3, [pc, #372]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 80076ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80076f0:	041b      	lsls	r3, r3, #16
 80076f2:	0e1b      	lsrs	r3, r3, #24
 80076f4:	f003 030f 	and.w	r3, r3, #15
 80076f8:	4a5b      	ldr	r2, [pc, #364]	@ (8007868 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 80076fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076fe:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007700:	f000 bd00 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8007704:	2300      	movs	r3, #0
 8007706:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007708:	f000 bcfc 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
      default:
      {
        frequency = 0U;
 800770c:	2300      	movs	r3, #0
 800770e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007710:	f000 bcf8 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8007714:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007718:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 800771c:	430b      	orrs	r3, r1
 800771e:	d14c      	bne.n	80077ba <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8007720:	4b4f      	ldr	r3, [pc, #316]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 8007722:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007726:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800772a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 800772c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772e:	2b00      	cmp	r3, #0
 8007730:	d104      	bne.n	800773c <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007732:	f7fd fe09 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 8007736:	6378      	str	r0, [r7, #52]	@ 0x34
 8007738:	f000 bce4 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800773c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800773e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007742:	d104      	bne.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007744:	f7fd fce4 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8007748:	6378      	str	r0, [r7, #52]	@ 0x34
 800774a:	f000 bcdb 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800774e:	4b44      	ldr	r3, [pc, #272]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007756:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800775a:	d107      	bne.n	800776c <HAL_RCCEx_GetPeriphCLKFreq+0xd0c>
 800775c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800775e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007762:	d103      	bne.n	800776c <HAL_RCCEx_GetPeriphCLKFreq+0xd0c>
    {
      frequency = HSI_VALUE;
 8007764:	4b3f      	ldr	r3, [pc, #252]	@ (8007864 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8007766:	637b      	str	r3, [r7, #52]	@ 0x34
 8007768:	f000 bccc 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 800776c:	4b3c      	ldr	r3, [pc, #240]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f003 0320 	and.w	r3, r3, #32
 8007774:	2b20      	cmp	r3, #32
 8007776:	d11c      	bne.n	80077b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
 8007778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800777e:	d118      	bne.n	80077b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007780:	4b37      	ldr	r3, [pc, #220]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007788:	2b00      	cmp	r3, #0
 800778a:	d005      	beq.n	8007798 <HAL_RCCEx_GetPeriphCLKFreq+0xd38>
 800778c:	4b34      	ldr	r3, [pc, #208]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	0e1b      	lsrs	r3, r3, #24
 8007792:	f003 030f 	and.w	r3, r3, #15
 8007796:	e006      	b.n	80077a6 <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 8007798:	4b31      	ldr	r3, [pc, #196]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 800779a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800779e:	041b      	lsls	r3, r3, #16
 80077a0:	0e1b      	lsrs	r3, r3, #24
 80077a2:	f003 030f 	and.w	r3, r3, #15
 80077a6:	4a30      	ldr	r2, [pc, #192]	@ (8007868 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 80077a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80077ae:	f000 bca9 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 80077b2:	2300      	movs	r3, #0
 80077b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80077b6:	f000 bca5 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
#if defined (I2C5)
  else if (PeriphClk == RCC_PERIPHCLK_I2C5)
 80077ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077be:	f102 4140 	add.w	r1, r2, #3221225472	@ 0xc0000000
 80077c2:	430b      	orrs	r3, r1
 80077c4:	d152      	bne.n	800786c <HAL_RCCEx_GetPeriphCLKFreq+0xe0c>
  {
    /* Get the current I2C5 source */
    srcclk = __HAL_RCC_GET_I2C5_SOURCE();
 80077c6:	4b26      	ldr	r3, [pc, #152]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 80077c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80077cc:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80077d0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C5CLKSOURCE_PCLK1)
 80077d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d104      	bne.n	80077e2 <HAL_RCCEx_GetPeriphCLKFreq+0xd82>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80077d8:	f7fd fdb6 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 80077dc:	6378      	str	r0, [r7, #52]	@ 0x34
 80077de:	f000 bc91 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_I2C5CLKSOURCE_SYSCLK)
 80077e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80077e8:	d104      	bne.n	80077f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80077ea:	f7fd fc91 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80077ee:	6378      	str	r0, [r7, #52]	@ 0x34
 80077f0:	f000 bc88 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C5CLKSOURCE_HSI))
 80077f4:	4b1a      	ldr	r3, [pc, #104]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007800:	d107      	bne.n	8007812 <HAL_RCCEx_GetPeriphCLKFreq+0xdb2>
 8007802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007804:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007808:	d103      	bne.n	8007812 <HAL_RCCEx_GetPeriphCLKFreq+0xdb2>
    {
      frequency = HSI_VALUE;
 800780a:	4b16      	ldr	r3, [pc, #88]	@ (8007864 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800780c:	637b      	str	r3, [r7, #52]	@ 0x34
 800780e:	f000 bc79 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C5CLKSOURCE_MSIK))
 8007812:	4b13      	ldr	r3, [pc, #76]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f003 0320 	and.w	r3, r3, #32
 800781a:	2b20      	cmp	r3, #32
 800781c:	d11c      	bne.n	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 800781e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007820:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007824:	d118      	bne.n	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007826:	4b0e      	ldr	r3, [pc, #56]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800782e:	2b00      	cmp	r3, #0
 8007830:	d005      	beq.n	800783e <HAL_RCCEx_GetPeriphCLKFreq+0xdde>
 8007832:	4b0b      	ldr	r3, [pc, #44]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	0e1b      	lsrs	r3, r3, #24
 8007838:	f003 030f 	and.w	r3, r3, #15
 800783c:	e006      	b.n	800784c <HAL_RCCEx_GetPeriphCLKFreq+0xdec>
 800783e:	4b08      	ldr	r3, [pc, #32]	@ (8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>)
 8007840:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007844:	041b      	lsls	r3, r3, #16
 8007846:	0e1b      	lsrs	r3, r3, #24
 8007848:	f003 030f 	and.w	r3, r3, #15
 800784c:	4a06      	ldr	r2, [pc, #24]	@ (8007868 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 800784e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007852:	637b      	str	r3, [r7, #52]	@ 0x34
 8007854:	f000 bc56 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for I2C5 */
    else
    {
      frequency = 0U;
 8007858:	2300      	movs	r3, #0
 800785a:	637b      	str	r3, [r7, #52]	@ 0x34
 800785c:	f000 bc52 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
 8007860:	46020c00 	.word	0x46020c00
 8007864:	00f42400 	.word	0x00f42400
 8007868:	0800ffd8 	.word	0x0800ffd8
    }
  }
#endif /* I2C5 */
#if defined (I2C6)
  else if (PeriphClk == RCC_PERIPHCLK_I2C6)
 800786c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007870:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 8007874:	430b      	orrs	r3, r1
 8007876:	d14a      	bne.n	800790e <HAL_RCCEx_GetPeriphCLKFreq+0xeae>
  {
    /* Get the current I2C6 source */
    srcclk = __HAL_RCC_GET_I2C6_SOURCE();
 8007878:	4ba5      	ldr	r3, [pc, #660]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 800787a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800787e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007882:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C6CLKSOURCE_PCLK1)
 8007884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007886:	2b00      	cmp	r3, #0
 8007888:	d104      	bne.n	8007894 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800788a:	f7fd fd5d 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 800788e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007890:	f000 bc38 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_I2C6CLKSOURCE_SYSCLK)
 8007894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007896:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800789a:	d104      	bne.n	80078a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800789c:	f7fd fc38 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80078a0:	6378      	str	r0, [r7, #52]	@ 0x34
 80078a2:	f000 bc2f 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C6CLKSOURCE_HSI))
 80078a6:	4b9a      	ldr	r3, [pc, #616]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078b2:	d107      	bne.n	80078c4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80078b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078ba:	d103      	bne.n	80078c4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
    {
      frequency = HSI_VALUE;
 80078bc:	4b95      	ldr	r3, [pc, #596]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80078be:	637b      	str	r3, [r7, #52]	@ 0x34
 80078c0:	f000 bc20 	b.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C6CLKSOURCE_MSIK))
 80078c4:	4b92      	ldr	r3, [pc, #584]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f003 0320 	and.w	r3, r3, #32
 80078cc:	2b20      	cmp	r3, #32
 80078ce:	d11b      	bne.n	8007908 <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 80078d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80078d6:	d117      	bne.n	8007908 <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80078d8:	4b8d      	ldr	r3, [pc, #564]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d005      	beq.n	80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe90>
 80078e4:	4b8a      	ldr	r3, [pc, #552]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 80078e6:	689b      	ldr	r3, [r3, #8]
 80078e8:	0e1b      	lsrs	r3, r3, #24
 80078ea:	f003 030f 	and.w	r3, r3, #15
 80078ee:	e006      	b.n	80078fe <HAL_RCCEx_GetPeriphCLKFreq+0xe9e>
 80078f0:	4b87      	ldr	r3, [pc, #540]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 80078f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80078f6:	041b      	lsls	r3, r3, #16
 80078f8:	0e1b      	lsrs	r3, r3, #24
 80078fa:	f003 030f 	and.w	r3, r3, #15
 80078fe:	4a86      	ldr	r2, [pc, #536]	@ (8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 8007900:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007904:	637b      	str	r3, [r7, #52]	@ 0x34
 8007906:	e3fd      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for I2C6 */
    else
    {
      frequency = 0U;
 8007908:	2300      	movs	r3, #0
 800790a:	637b      	str	r3, [r7, #52]	@ 0x34
 800790c:	e3fa      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800790e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007912:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007916:	430b      	orrs	r3, r1
 8007918:	d164      	bne.n	80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf84>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800791a:	4b7d      	ldr	r3, [pc, #500]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 800791c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007920:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007924:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8007926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007928:	2b00      	cmp	r3, #0
 800792a:	d120      	bne.n	800796e <HAL_RCCEx_GetPeriphCLKFreq+0xf0e>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800792c:	4b78      	ldr	r3, [pc, #480]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f003 0320 	and.w	r3, r3, #32
 8007934:	2b20      	cmp	r3, #32
 8007936:	d117      	bne.n	8007968 <HAL_RCCEx_GetPeriphCLKFreq+0xf08>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007938:	4b75      	ldr	r3, [pc, #468]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007940:	2b00      	cmp	r3, #0
 8007942:	d005      	beq.n	8007950 <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
 8007944:	4b72      	ldr	r3, [pc, #456]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	0e1b      	lsrs	r3, r3, #24
 800794a:	f003 030f 	and.w	r3, r3, #15
 800794e:	e006      	b.n	800795e <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
 8007950:	4b6f      	ldr	r3, [pc, #444]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007952:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007956:	041b      	lsls	r3, r3, #16
 8007958:	0e1b      	lsrs	r3, r3, #24
 800795a:	f003 030f 	and.w	r3, r3, #15
 800795e:	4a6e      	ldr	r2, [pc, #440]	@ (8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 8007960:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007964:	637b      	str	r3, [r7, #52]	@ 0x34
 8007966:	e3cd      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
      else
      {
        frequency = 0U;
 8007968:	2300      	movs	r3, #0
 800796a:	637b      	str	r3, [r7, #52]	@ 0x34
 800796c:	e3ca      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800796e:	4b68      	ldr	r3, [pc, #416]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007970:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007974:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007978:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800797c:	d112      	bne.n	80079a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf44>
 800797e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007980:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007984:	d10e      	bne.n	80079a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf44>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007986:	4b62      	ldr	r3, [pc, #392]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007988:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800798c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007990:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007994:	d102      	bne.n	800799c <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
      {
        frequency = LSI_VALUE / 128U;
 8007996:	23fa      	movs	r3, #250	@ 0xfa
 8007998:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800799a:	e3b3      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
      else
      {
        frequency = LSI_VALUE;
 800799c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80079a0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80079a2:	e3af      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 80079a4:	4b5a      	ldr	r3, [pc, #360]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079b0:	d106      	bne.n	80079c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 80079b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079b8:	d102      	bne.n	80079c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
    {
      frequency = HSI_VALUE;
 80079ba:	4b56      	ldr	r3, [pc, #344]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80079bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80079be:	e3a1      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 80079c0:	4b53      	ldr	r3, [pc, #332]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 80079c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079c6:	f003 0302 	and.w	r3, r3, #2
 80079ca:	2b02      	cmp	r3, #2
 80079cc:	d107      	bne.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0xf7e>
 80079ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079d4:	d103      	bne.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0xf7e>
    {
      frequency = LSE_VALUE;
 80079d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079da:	637b      	str	r3, [r7, #52]	@ 0x34
 80079dc:	e392      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 80079de:	2300      	movs	r3, #0
 80079e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80079e2:	e38f      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 80079e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079e8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80079ec:	430b      	orrs	r3, r1
 80079ee:	d164      	bne.n	8007aba <HAL_RCCEx_GetPeriphCLKFreq+0x105a>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80079f0:	4b47      	ldr	r3, [pc, #284]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 80079f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80079f6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80079fa:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 80079fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d120      	bne.n	8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007a02:	4b43      	ldr	r3, [pc, #268]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f003 0320 	and.w	r3, r3, #32
 8007a0a:	2b20      	cmp	r3, #32
 8007a0c:	d117      	bne.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0xfde>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007a0e:	4b40      	ldr	r3, [pc, #256]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d005      	beq.n	8007a26 <HAL_RCCEx_GetPeriphCLKFreq+0xfc6>
 8007a1a:	4b3d      	ldr	r3, [pc, #244]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	0e1b      	lsrs	r3, r3, #24
 8007a20:	f003 030f 	and.w	r3, r3, #15
 8007a24:	e006      	b.n	8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>
 8007a26:	4b3a      	ldr	r3, [pc, #232]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007a28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007a2c:	041b      	lsls	r3, r3, #16
 8007a2e:	0e1b      	lsrs	r3, r3, #24
 8007a30:	f003 030f 	and.w	r3, r3, #15
 8007a34:	4a38      	ldr	r2, [pc, #224]	@ (8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 8007a36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a3c:	e362      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
      else
      {
        frequency = 0U;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a42:	e35f      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8007a44:	4b32      	ldr	r3, [pc, #200]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007a46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a52:	d112      	bne.n	8007a7a <HAL_RCCEx_GetPeriphCLKFreq+0x101a>
 8007a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a5a:	d10e      	bne.n	8007a7a <HAL_RCCEx_GetPeriphCLKFreq+0x101a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a5c:	4b2c      	ldr	r3, [pc, #176]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007a5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a6a:	d102      	bne.n	8007a72 <HAL_RCCEx_GetPeriphCLKFreq+0x1012>
      {
        frequency = LSI_VALUE / 128U;
 8007a6c:	23fa      	movs	r3, #250	@ 0xfa
 8007a6e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a70:	e348      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
      else
      {
        frequency = LSI_VALUE;
 8007a72:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007a76:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a78:	e344      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8007a7a:	4b25      	ldr	r3, [pc, #148]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a86:	d106      	bne.n	8007a96 <HAL_RCCEx_GetPeriphCLKFreq+0x1036>
 8007a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a8e:	d102      	bne.n	8007a96 <HAL_RCCEx_GetPeriphCLKFreq+0x1036>
    {
      frequency = HSI_VALUE;
 8007a90:	4b20      	ldr	r3, [pc, #128]	@ (8007b14 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8007a92:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a94:	e336      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8007a96:	4b1e      	ldr	r3, [pc, #120]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007a98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a9c:	f003 0302 	and.w	r3, r3, #2
 8007aa0:	2b02      	cmp	r3, #2
 8007aa2:	d107      	bne.n	8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1054>
 8007aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007aaa:	d103      	bne.n	8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1054>
    {
      frequency = LSE_VALUE;
 8007aac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ab0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ab2:	e327      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ab8:	e324      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8007aba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007abe:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007ac2:	430b      	orrs	r3, r1
 8007ac4:	d14e      	bne.n	8007b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1104>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007ac6:	4b12      	ldr	r3, [pc, #72]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007acc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007ad0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8007ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d103      	bne.n	8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x1080>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007ad8:	f7fd fc36 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 8007adc:	6378      	str	r0, [r7, #52]	@ 0x34
 8007ade:	e311      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8007ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007ae2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ae6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007aea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007aee:	d119      	bne.n	8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 8007af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007af6:	d115      	bne.n	8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007af8:	4b05      	ldr	r3, [pc, #20]	@ (8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>)
 8007afa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b06:	d109      	bne.n	8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>
      {
        frequency = LSI_VALUE / 128U;
 8007b08:	23fa      	movs	r3, #250	@ 0xfa
 8007b0a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007b0c:	e2fa      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
 8007b0e:	bf00      	nop
 8007b10:	46020c00 	.word	0x46020c00
 8007b14:	00f42400 	.word	0x00f42400
 8007b18:	0800ffd8 	.word	0x0800ffd8
      }
      else
      {
        frequency = LSI_VALUE;
 8007b1c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007b20:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007b22:	e2ef      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8007b24:	4ba8      	ldr	r3, [pc, #672]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b30:	d106      	bne.n	8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x10e0>
 8007b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b34:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007b38:	d102      	bne.n	8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x10e0>
    {
      frequency = HSI_VALUE;
 8007b3a:	4ba4      	ldr	r3, [pc, #656]	@ (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8007b3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b3e:	e2e1      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8007b40:	4ba1      	ldr	r3, [pc, #644]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007b42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b46:	f003 0302 	and.w	r3, r3, #2
 8007b4a:	2b02      	cmp	r3, #2
 8007b4c:	d107      	bne.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0x10fe>
 8007b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b50:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007b54:	d103      	bne.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0x10fe>
    {
      frequency = LSE_VALUE;
 8007b56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b5c:	e2d2      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b62:	e2cf      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8007b64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b68:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8007b6c:	430b      	orrs	r3, r1
 8007b6e:	d12d      	bne.n	8007bcc <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8007b70:	4b95      	ldr	r3, [pc, #596]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007b72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b76:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8007b7a:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8007b7c:	4b92      	ldr	r3, [pc, #584]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b88:	d105      	bne.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0x1136>
 8007b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d102      	bne.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0x1136>
    {
      frequency = HSE_VALUE;
 8007b90:	4b8e      	ldr	r3, [pc, #568]	@ (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8007b92:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b94:	e2b6      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8007b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b9c:	d107      	bne.n	8007bae <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7fe fb4e 	bl	8006244 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007baa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bac:	e2aa      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8007bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007bb4:	d107      	bne.n	8007bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1166>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bb6:	f107 0318 	add.w	r3, r7, #24
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f7fe fc9c 	bl	80064f8 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8007bc0:	69bb      	ldr	r3, [r7, #24]
 8007bc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bc4:	e29e      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bca:	e29b      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8007bcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bd0:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8007bd4:	430b      	orrs	r3, r1
 8007bd6:	d156      	bne.n	8007c86 <HAL_RCCEx_GetPeriphCLKFreq+0x1226>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8007bd8:	4b7b      	ldr	r3, [pc, #492]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007bda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007bde:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007be2:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007bea:	d028      	beq.n	8007c3e <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
 8007bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007bf2:	d845      	bhi.n	8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x1220>
 8007bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007bfa:	d013      	beq.n	8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x11c4>
 8007bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007c02:	d83d      	bhi.n	8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x1220>
 8007c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d004      	beq.n	8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x11b4>
 8007c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c10:	d004      	beq.n	8007c1c <HAL_RCCEx_GetPeriphCLKFreq+0x11bc>
 8007c12:	e035      	b.n	8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x1220>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8007c14:	f7fd fbac 	bl	8005370 <HAL_RCC_GetPCLK2Freq>
 8007c18:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007c1a:	e273      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007c1c:	f7fd fa78 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8007c20:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007c22:	e26f      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c24:	4b68      	ldr	r3, [pc, #416]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c30:	d102      	bne.n	8007c38 <HAL_RCCEx_GetPeriphCLKFreq+0x11d8>
        {
          frequency = HSI_VALUE;
 8007c32:	4b66      	ldr	r3, [pc, #408]	@ (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8007c34:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007c36:	e265      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c3c:	e262      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007c3e:	4b62      	ldr	r3, [pc, #392]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 0320 	and.w	r3, r3, #32
 8007c46:	2b20      	cmp	r3, #32
 8007c48:	d117      	bne.n	8007c7a <HAL_RCCEx_GetPeriphCLKFreq+0x121a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007c4a:	4b5f      	ldr	r3, [pc, #380]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d005      	beq.n	8007c62 <HAL_RCCEx_GetPeriphCLKFreq+0x1202>
 8007c56:	4b5c      	ldr	r3, [pc, #368]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	0e1b      	lsrs	r3, r3, #24
 8007c5c:	f003 030f 	and.w	r3, r3, #15
 8007c60:	e006      	b.n	8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1210>
 8007c62:	4b59      	ldr	r3, [pc, #356]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007c64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007c68:	041b      	lsls	r3, r3, #16
 8007c6a:	0e1b      	lsrs	r3, r3, #24
 8007c6c:	f003 030f 	and.w	r3, r3, #15
 8007c70:	4a57      	ldr	r2, [pc, #348]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 8007c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c76:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007c78:	e244      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c7e:	e241      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      default:

        frequency = 0U;
 8007c80:	2300      	movs	r3, #0
 8007c82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c84:	e23e      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8007c86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c8a:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8007c8e:	430b      	orrs	r3, r1
 8007c90:	d156      	bne.n	8007d40 <HAL_RCCEx_GetPeriphCLKFreq+0x12e0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8007c92:	4b4d      	ldr	r3, [pc, #308]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007c98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007c9c:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007ca4:	d028      	beq.n	8007cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>
 8007ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007cac:	d845      	bhi.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0x12da>
 8007cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007cb4:	d013      	beq.n	8007cde <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
 8007cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007cbc:	d83d      	bhi.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0x12da>
 8007cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d004      	beq.n	8007cce <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8007cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cca:	d004      	beq.n	8007cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
 8007ccc:	e035      	b.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0x12da>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8007cce:	f7fd fb3b 	bl	8005348 <HAL_RCC_GetPCLK1Freq>
 8007cd2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007cd4:	e216      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007cd6:	f7fd fa1b 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8007cda:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007cdc:	e212      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007cde:	4b3a      	ldr	r3, [pc, #232]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ce6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cea:	d102      	bne.n	8007cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
        {
          frequency = HSI_VALUE;
 8007cec:	4b37      	ldr	r3, [pc, #220]	@ (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8007cee:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007cf0:	e208      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cf6:	e205      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007cf8:	4b33      	ldr	r3, [pc, #204]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f003 0320 	and.w	r3, r3, #32
 8007d00:	2b20      	cmp	r3, #32
 8007d02:	d117      	bne.n	8007d34 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007d04:	4b30      	ldr	r3, [pc, #192]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d005      	beq.n	8007d1c <HAL_RCCEx_GetPeriphCLKFreq+0x12bc>
 8007d10:	4b2d      	ldr	r3, [pc, #180]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	0e1b      	lsrs	r3, r3, #24
 8007d16:	f003 030f 	and.w	r3, r3, #15
 8007d1a:	e006      	b.n	8007d2a <HAL_RCCEx_GetPeriphCLKFreq+0x12ca>
 8007d1c:	4b2a      	ldr	r3, [pc, #168]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007d1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007d22:	041b      	lsls	r3, r3, #16
 8007d24:	0e1b      	lsrs	r3, r3, #24
 8007d26:	f003 030f 	and.w	r3, r3, #15
 8007d2a:	4a29      	ldr	r2, [pc, #164]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 8007d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d30:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d32:	e1e7      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8007d34:	2300      	movs	r3, #0
 8007d36:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d38:	e1e4      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      default:

        frequency = 0U;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d3e:	e1e1      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8007d40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d44:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8007d48:	430b      	orrs	r3, r1
 8007d4a:	d17c      	bne.n	8007e46 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007d4c:	4b1e      	ldr	r3, [pc, #120]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007d4e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007d52:	f003 0318 	and.w	r3, r3, #24
 8007d56:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d5a:	2b18      	cmp	r3, #24
 8007d5c:	d870      	bhi.n	8007e40 <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>
 8007d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x1304>)
 8007d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d64:	08007dd5 	.word	0x08007dd5
 8007d68:	08007e41 	.word	0x08007e41
 8007d6c:	08007e41 	.word	0x08007e41
 8007d70:	08007e41 	.word	0x08007e41
 8007d74:	08007e41 	.word	0x08007e41
 8007d78:	08007e41 	.word	0x08007e41
 8007d7c:	08007e41 	.word	0x08007e41
 8007d80:	08007e41 	.word	0x08007e41
 8007d84:	08007ddd 	.word	0x08007ddd
 8007d88:	08007e41 	.word	0x08007e41
 8007d8c:	08007e41 	.word	0x08007e41
 8007d90:	08007e41 	.word	0x08007e41
 8007d94:	08007e41 	.word	0x08007e41
 8007d98:	08007e41 	.word	0x08007e41
 8007d9c:	08007e41 	.word	0x08007e41
 8007da0:	08007e41 	.word	0x08007e41
 8007da4:	08007de5 	.word	0x08007de5
 8007da8:	08007e41 	.word	0x08007e41
 8007dac:	08007e41 	.word	0x08007e41
 8007db0:	08007e41 	.word	0x08007e41
 8007db4:	08007e41 	.word	0x08007e41
 8007db8:	08007e41 	.word	0x08007e41
 8007dbc:	08007e41 	.word	0x08007e41
 8007dc0:	08007e41 	.word	0x08007e41
 8007dc4:	08007dff 	.word	0x08007dff
 8007dc8:	46020c00 	.word	0x46020c00
 8007dcc:	00f42400 	.word	0x00f42400
 8007dd0:	0800ffd8 	.word	0x0800ffd8
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8007dd4:	f7fd fae0 	bl	8005398 <HAL_RCC_GetPCLK3Freq>
 8007dd8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007dda:	e193      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007ddc:	f7fd f998 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8007de0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007de2:	e18f      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007de4:	4b9f      	ldr	r3, [pc, #636]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007dec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007df0:	d102      	bne.n	8007df8 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
        {
          frequency = HSI_VALUE;
 8007df2:	4b9d      	ldr	r3, [pc, #628]	@ (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 8007df4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007df6:	e185      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dfc:	e182      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007dfe:	4b99      	ldr	r3, [pc, #612]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f003 0320 	and.w	r3, r3, #32
 8007e06:	2b20      	cmp	r3, #32
 8007e08:	d117      	bne.n	8007e3a <HAL_RCCEx_GetPeriphCLKFreq+0x13da>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007e0a:	4b96      	ldr	r3, [pc, #600]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d005      	beq.n	8007e22 <HAL_RCCEx_GetPeriphCLKFreq+0x13c2>
 8007e16:	4b93      	ldr	r3, [pc, #588]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	0e1b      	lsrs	r3, r3, #24
 8007e1c:	f003 030f 	and.w	r3, r3, #15
 8007e20:	e006      	b.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0x13d0>
 8007e22:	4b90      	ldr	r3, [pc, #576]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007e24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e28:	041b      	lsls	r3, r3, #16
 8007e2a:	0e1b      	lsrs	r3, r3, #24
 8007e2c:	f003 030f 	and.w	r3, r3, #15
 8007e30:	4a8e      	ldr	r2, [pc, #568]	@ (800806c <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8007e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e36:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007e38:	e164      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e3e:	e161      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      default:

        frequency = 0U;
 8007e40:	2300      	movs	r3, #0
 8007e42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e44:	e15e      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8007e46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e4a:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8007e4e:	430b      	orrs	r3, r1
 8007e50:	d155      	bne.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x149e>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8007e52:	4b84      	ldr	r3, [pc, #528]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007e54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007e58:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007e5c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e60:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007e64:	d013      	beq.n	8007e8e <HAL_RCCEx_GetPeriphCLKFreq+0x142e>
 8007e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e68:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007e6c:	d844      	bhi.n	8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>
 8007e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007e74:	d013      	beq.n	8007e9e <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
 8007e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007e7c:	d83c      	bhi.n	8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>
 8007e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d014      	beq.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0x144e>
 8007e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e8a:	d014      	beq.n	8007eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1456>
 8007e8c:	e034      	b.n	8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e8e:	f107 0318 	add.w	r3, r7, #24
 8007e92:	4618      	mov	r0, r3
 8007e94:	f7fe fb30 	bl	80064f8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8007e98:	69fb      	ldr	r3, [r7, #28]
 8007e9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e9c:	e132      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007e9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f7fe f9ce 	bl	8006244 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eaa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007eac:	e12a      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007eae:	f7fd f92f 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8007eb2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007eb4:	e126      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007eb6:	4b6b      	ldr	r3, [pc, #428]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f003 0320 	and.w	r3, r3, #32
 8007ebe:	2b20      	cmp	r3, #32
 8007ec0:	d117      	bne.n	8007ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007ec2:	4b68      	ldr	r3, [pc, #416]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d005      	beq.n	8007eda <HAL_RCCEx_GetPeriphCLKFreq+0x147a>
 8007ece:	4b65      	ldr	r3, [pc, #404]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	0e1b      	lsrs	r3, r3, #24
 8007ed4:	f003 030f 	and.w	r3, r3, #15
 8007ed8:	e006      	b.n	8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x1488>
 8007eda:	4b62      	ldr	r3, [pc, #392]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007edc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007ee0:	041b      	lsls	r3, r3, #16
 8007ee2:	0e1b      	lsrs	r3, r3, #24
 8007ee4:	f003 030f 	and.w	r3, r3, #15
 8007ee8:	4a60      	ldr	r2, [pc, #384]	@ (800806c <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8007eea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007eee:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007ef0:	e108      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
          frequency = 0U;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ef6:	e105      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      default:

        frequency = 0U;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007efc:	e102      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
#if defined(HSPI1)

  else if (PeriphClk == RCC_PERIPHCLK_HSPI)
 8007efe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f02:	1e59      	subs	r1, r3, #1
 8007f04:	ea52 0301 	orrs.w	r3, r2, r1
 8007f08:	d13c      	bne.n	8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0x1524>
  {
    /* Get the current HSPI kernel source */
    srcclk = __HAL_RCC_GET_HSPI_SOURCE();
 8007f0a:	4b56      	ldr	r3, [pc, #344]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007f0c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f10:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8007f14:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f18:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007f1c:	d027      	beq.n	8007f6e <HAL_RCCEx_GetPeriphCLKFreq+0x150e>
 8007f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007f24:	d82b      	bhi.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x151e>
 8007f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007f2c:	d017      	beq.n	8007f5e <HAL_RCCEx_GetPeriphCLKFreq+0x14fe>
 8007f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f30:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007f34:	d823      	bhi.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x151e>
 8007f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d004      	beq.n	8007f46 <HAL_RCCEx_GetPeriphCLKFreq+0x14e6>
 8007f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f42:	d004      	beq.n	8007f4e <HAL_RCCEx_GetPeriphCLKFreq+0x14ee>
 8007f44:	e01b      	b.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x151e>
    {
      case RCC_HSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007f46:	f7fd f8e3 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8007f4a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007f4c:	e0da      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_HSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7fe f976 	bl	8006244 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f5c:	e0d2      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      case RCC_HSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f5e:	f107 0318 	add.w	r3, r7, #24
 8007f62:	4618      	mov	r0, r3
 8007f64:	f7fe fac8 	bl	80064f8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8007f68:	69fb      	ldr	r3, [r7, #28]
 8007f6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f6c:	e0ca      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      case RCC_HSPICLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f6e:	f107 030c 	add.w	r3, r7, #12
 8007f72:	4618      	mov	r0, r3
 8007f74:	f7fe fc1a 	bl	80067ac <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_R_Frequency;
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f7c:	e0c2      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>

      default:

        frequency = 0U;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f82:	e0bf      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8007f84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f88:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8007f8c:	430b      	orrs	r3, r1
 8007f8e:	d131      	bne.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1594>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8007f90:	4b34      	ldr	r3, [pc, #208]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007f92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007f96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f9a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8007f9c:	4b31      	ldr	r3, [pc, #196]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007f9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fa2:	f003 0302 	and.w	r3, r3, #2
 8007fa6:	2b02      	cmp	r3, #2
 8007fa8:	d106      	bne.n	8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1558>
 8007faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d103      	bne.n	8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1558>
    {
      frequency = LSE_VALUE;
 8007fb0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fb6:	e0a5      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8007fb8:	4b2a      	ldr	r3, [pc, #168]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007fba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007fc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007fc6:	d112      	bne.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
 8007fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fce:	d10e      	bne.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007fd0:	4b24      	ldr	r3, [pc, #144]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8007fd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fde:	d102      	bne.n	8007fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
      {
        frequency = LSI_VALUE / 128U;
 8007fe0:	23fa      	movs	r3, #250	@ 0xfa
 8007fe2:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007fe4:	e08e      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
      else
      {
        frequency = LSI_VALUE;
 8007fe6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007fea:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007fec:	e08a      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff2:	e087      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8007ff4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ff8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007ffc:	430b      	orrs	r3, r1
 8007ffe:	d13b      	bne.n	8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x1618>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008000:	4b18      	ldr	r3, [pc, #96]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8008002:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008006:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800800a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800800c:	4b15      	ldr	r3, [pc, #84]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008014:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008018:	d105      	bne.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0x15c6>
 800801a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801c:	2b00      	cmp	r3, #0
 800801e:	d102      	bne.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0x15c6>
    {
      frequency = HSI48_VALUE;
 8008020:	4b13      	ldr	r3, [pc, #76]	@ (8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>)
 8008022:	637b      	str	r3, [r7, #52]	@ 0x34
 8008024:	e06e      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8008026:	4b0f      	ldr	r3, [pc, #60]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800802e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008032:	d106      	bne.n	8008042 <HAL_RCCEx_GetPeriphCLKFreq+0x15e2>
 8008034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008036:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800803a:	d102      	bne.n	8008042 <HAL_RCCEx_GetPeriphCLKFreq+0x15e2>
    {
      frequency = HSI48_VALUE >> 1U ;
 800803c:	4b0d      	ldr	r3, [pc, #52]	@ (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1614>)
 800803e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008040:	e060      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8008042:	4b08      	ldr	r3, [pc, #32]	@ (8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x1604>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800804a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800804e:	d106      	bne.n	800805e <HAL_RCCEx_GetPeriphCLKFreq+0x15fe>
 8008050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008052:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008056:	d102      	bne.n	800805e <HAL_RCCEx_GetPeriphCLKFreq+0x15fe>
    {
      frequency = HSI_VALUE;
 8008058:	4b03      	ldr	r3, [pc, #12]	@ (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>)
 800805a:	637b      	str	r3, [r7, #52]	@ 0x34
 800805c:	e052      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 800805e:	2300      	movs	r3, #0
 8008060:	637b      	str	r3, [r7, #52]	@ 0x34
 8008062:	e04f      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
 8008064:	46020c00 	.word	0x46020c00
 8008068:	00f42400 	.word	0x00f42400
 800806c:	0800ffd8 	.word	0x0800ffd8
 8008070:	02dc6c00 	.word	0x02dc6c00
 8008074:	016e3600 	.word	0x016e3600
  }
#endif /* defined(LTDC) */

#if defined(USB_OTG_HS)

  else if (PeriphClk == RCC_PERIPHCLK_USBPHY)
 8008078:	e9d7 2300 	ldrd	r2, r3, [r7]
 800807c:	f1a3 0108 	sub.w	r1, r3, #8
 8008080:	ea52 0301 	orrs.w	r3, r2, r1
 8008084:	d13c      	bne.n	8008100 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
  {
    /* Get the current USB_OTG_HS kernel source */
    srcclk = __HAL_RCC_GET_USBPHY_SOURCE();
 8008086:	4b22      	ldr	r3, [pc, #136]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x16b0>)
 8008088:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800808c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008090:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBPHYCLKSOURCE_HSE))
 8008092:	4b1f      	ldr	r3, [pc, #124]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x16b0>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800809a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800809e:	d105      	bne.n	80080ac <HAL_RCCEx_GetPeriphCLKFreq+0x164c>
 80080a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d102      	bne.n	80080ac <HAL_RCCEx_GetPeriphCLKFreq+0x164c>
    {
      frequency = HSE_VALUE;
 80080a6:	4b1b      	ldr	r3, [pc, #108]	@ (8008114 <HAL_RCCEx_GetPeriphCLKFreq+0x16b4>)
 80080a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80080aa:	e02b      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBPHYCLKSOURCE_HSE_DIV2))
 80080ac:	4b18      	ldr	r3, [pc, #96]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x16b0>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080b8:	d106      	bne.n	80080c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
 80080ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080c0:	d102      	bne.n	80080c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
    {
      frequency = HSE_VALUE >> 1U ;
 80080c2:	4b15      	ldr	r3, [pc, #84]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x16b8>)
 80080c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80080c6:	e01d      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_USBPHYCLKSOURCE_PLL1) /* PLL1P */
 80080c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080ce:	d107      	bne.n	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1680>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80080d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80080d4:	4618      	mov	r0, r3
 80080d6:	f7fe f8b5 	bl	8006244 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 80080da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80080de:	e011      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    else if (srcclk == RCC_USBPHYCLKSOURCE_PLL1_DIV2) /* PLL1P_DIV2 */
 80080e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e2:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80080e6:	d108      	bne.n	80080fa <HAL_RCCEx_GetPeriphCLKFreq+0x169a>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80080e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80080ec:	4618      	mov	r0, r3
 80080ee:	f7fe f8a9 	bl	8006244 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = (pll1_clocks.PLL1_P_Frequency) / 2U;
 80080f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f4:	085b      	lsrs	r3, r3, #1
 80080f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80080f8:	e004      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
    }
    /* Clock not enabled for USB_OTG_HS */
    else
    {
      frequency = 0U;
 80080fa:	2300      	movs	r3, #0
 80080fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80080fe:	e001      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x16a4>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8008100:	2300      	movs	r3, #0
 8008102:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8008104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008106:	4618      	mov	r0, r3
 8008108:	3738      	adds	r7, #56	@ 0x38
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
 800810e:	bf00      	nop
 8008110:	46020c00 	.word	0x46020c00
 8008114:	00f42400 	.word	0x00f42400
 8008118:	007a1200 	.word	0x007a1200

0800811c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b084      	sub	sp, #16
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8008124:	4b47      	ldr	r3, [pc, #284]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a46      	ldr	r2, [pc, #280]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 800812a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800812e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008130:	f7f9 fbbc 	bl	80018ac <HAL_GetTick>
 8008134:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008136:	e008      	b.n	800814a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008138:	f7f9 fbb8 	bl	80018ac <HAL_GetTick>
 800813c:	4602      	mov	r2, r0
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	1ad3      	subs	r3, r2, r3
 8008142:	2b02      	cmp	r3, #2
 8008144:	d901      	bls.n	800814a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008146:	2303      	movs	r3, #3
 8008148:	e077      	b.n	800823a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800814a:	4b3e      	ldr	r3, [pc, #248]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008152:	2b00      	cmp	r3, #0
 8008154:	d1f0      	bne.n	8008138 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008156:	4b3b      	ldr	r3, [pc, #236]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 8008158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800815a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800815e:	f023 0303 	bic.w	r3, r3, #3
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	6811      	ldr	r1, [r2, #0]
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	6852      	ldr	r2, [r2, #4]
 800816a:	3a01      	subs	r2, #1
 800816c:	0212      	lsls	r2, r2, #8
 800816e:	430a      	orrs	r2, r1
 8008170:	4934      	ldr	r1, [pc, #208]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 8008172:	4313      	orrs	r3, r2
 8008174:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008176:	4b33      	ldr	r3, [pc, #204]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 8008178:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800817a:	4b33      	ldr	r3, [pc, #204]	@ (8008248 <RCCEx_PLL2_Config+0x12c>)
 800817c:	4013      	ands	r3, r2
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	6892      	ldr	r2, [r2, #8]
 8008182:	3a01      	subs	r2, #1
 8008184:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008188:	687a      	ldr	r2, [r7, #4]
 800818a:	68d2      	ldr	r2, [r2, #12]
 800818c:	3a01      	subs	r2, #1
 800818e:	0252      	lsls	r2, r2, #9
 8008190:	b292      	uxth	r2, r2
 8008192:	4311      	orrs	r1, r2
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	6912      	ldr	r2, [r2, #16]
 8008198:	3a01      	subs	r2, #1
 800819a:	0412      	lsls	r2, r2, #16
 800819c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80081a0:	4311      	orrs	r1, r2
 80081a2:	687a      	ldr	r2, [r7, #4]
 80081a4:	6952      	ldr	r2, [r2, #20]
 80081a6:	3a01      	subs	r2, #1
 80081a8:	0612      	lsls	r2, r2, #24
 80081aa:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80081ae:	430a      	orrs	r2, r1
 80081b0:	4924      	ldr	r1, [pc, #144]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 80081b2:	4313      	orrs	r3, r2
 80081b4:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80081b6:	4b23      	ldr	r3, [pc, #140]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 80081b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ba:	f023 020c 	bic.w	r2, r3, #12
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	699b      	ldr	r3, [r3, #24]
 80081c2:	4920      	ldr	r1, [pc, #128]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 80081c4:	4313      	orrs	r3, r2
 80081c6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80081c8:	4b1e      	ldr	r3, [pc, #120]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 80081ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6a1b      	ldr	r3, [r3, #32]
 80081d0:	491c      	ldr	r1, [pc, #112]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 80081d2:	4313      	orrs	r3, r2
 80081d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80081d6:	4b1b      	ldr	r3, [pc, #108]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 80081d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081da:	4a1a      	ldr	r2, [pc, #104]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 80081dc:	f023 0310 	bic.w	r3, r3, #16
 80081e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80081e2:	4b18      	ldr	r3, [pc, #96]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 80081e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80081ea:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80081ee:	687a      	ldr	r2, [r7, #4]
 80081f0:	69d2      	ldr	r2, [r2, #28]
 80081f2:	00d2      	lsls	r2, r2, #3
 80081f4:	4913      	ldr	r1, [pc, #76]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 80081f6:	4313      	orrs	r3, r2
 80081f8:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80081fa:	4b12      	ldr	r3, [pc, #72]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 80081fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081fe:	4a11      	ldr	r2, [pc, #68]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 8008200:	f043 0310 	orr.w	r3, r3, #16
 8008204:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8008206:	4b0f      	ldr	r3, [pc, #60]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a0e      	ldr	r2, [pc, #56]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 800820c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008210:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008212:	f7f9 fb4b 	bl	80018ac <HAL_GetTick>
 8008216:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008218:	e008      	b.n	800822c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800821a:	f7f9 fb47 	bl	80018ac <HAL_GetTick>
 800821e:	4602      	mov	r2, r0
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	1ad3      	subs	r3, r2, r3
 8008224:	2b02      	cmp	r3, #2
 8008226:	d901      	bls.n	800822c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008228:	2303      	movs	r3, #3
 800822a:	e006      	b.n	800823a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800822c:	4b05      	ldr	r3, [pc, #20]	@ (8008244 <RCCEx_PLL2_Config+0x128>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008234:	2b00      	cmp	r3, #0
 8008236:	d0f0      	beq.n	800821a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8008238:	2300      	movs	r3, #0

}
 800823a:	4618      	mov	r0, r3
 800823c:	3710      	adds	r7, #16
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}
 8008242:	bf00      	nop
 8008244:	46020c00 	.word	0x46020c00
 8008248:	80800000 	.word	0x80800000

0800824c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b084      	sub	sp, #16
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008254:	4b47      	ldr	r3, [pc, #284]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4a46      	ldr	r2, [pc, #280]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 800825a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800825e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008260:	f7f9 fb24 	bl	80018ac <HAL_GetTick>
 8008264:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008266:	e008      	b.n	800827a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008268:	f7f9 fb20 	bl	80018ac <HAL_GetTick>
 800826c:	4602      	mov	r2, r0
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	1ad3      	subs	r3, r2, r3
 8008272:	2b02      	cmp	r3, #2
 8008274:	d901      	bls.n	800827a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008276:	2303      	movs	r3, #3
 8008278:	e077      	b.n	800836a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800827a:	4b3e      	ldr	r3, [pc, #248]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1f0      	bne.n	8008268 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008286:	4b3b      	ldr	r3, [pc, #236]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 8008288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800828a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800828e:	f023 0303 	bic.w	r3, r3, #3
 8008292:	687a      	ldr	r2, [r7, #4]
 8008294:	6811      	ldr	r1, [r2, #0]
 8008296:	687a      	ldr	r2, [r7, #4]
 8008298:	6852      	ldr	r2, [r2, #4]
 800829a:	3a01      	subs	r2, #1
 800829c:	0212      	lsls	r2, r2, #8
 800829e:	430a      	orrs	r2, r1
 80082a0:	4934      	ldr	r1, [pc, #208]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 80082a2:	4313      	orrs	r3, r2
 80082a4:	630b      	str	r3, [r1, #48]	@ 0x30
 80082a6:	4b33      	ldr	r3, [pc, #204]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 80082a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082aa:	4b33      	ldr	r3, [pc, #204]	@ (8008378 <RCCEx_PLL3_Config+0x12c>)
 80082ac:	4013      	ands	r3, r2
 80082ae:	687a      	ldr	r2, [r7, #4]
 80082b0:	6892      	ldr	r2, [r2, #8]
 80082b2:	3a01      	subs	r2, #1
 80082b4:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80082b8:	687a      	ldr	r2, [r7, #4]
 80082ba:	68d2      	ldr	r2, [r2, #12]
 80082bc:	3a01      	subs	r2, #1
 80082be:	0252      	lsls	r2, r2, #9
 80082c0:	b292      	uxth	r2, r2
 80082c2:	4311      	orrs	r1, r2
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	6912      	ldr	r2, [r2, #16]
 80082c8:	3a01      	subs	r2, #1
 80082ca:	0412      	lsls	r2, r2, #16
 80082cc:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80082d0:	4311      	orrs	r1, r2
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	6952      	ldr	r2, [r2, #20]
 80082d6:	3a01      	subs	r2, #1
 80082d8:	0612      	lsls	r2, r2, #24
 80082da:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80082de:	430a      	orrs	r2, r1
 80082e0:	4924      	ldr	r1, [pc, #144]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 80082e2:	4313      	orrs	r3, r2
 80082e4:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80082e6:	4b23      	ldr	r3, [pc, #140]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 80082e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082ea:	f023 020c 	bic.w	r2, r3, #12
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	699b      	ldr	r3, [r3, #24]
 80082f2:	4920      	ldr	r1, [pc, #128]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 80082f4:	4313      	orrs	r3, r2
 80082f6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80082f8:	4b1e      	ldr	r3, [pc, #120]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 80082fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6a1b      	ldr	r3, [r3, #32]
 8008300:	491c      	ldr	r1, [pc, #112]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 8008302:	4313      	orrs	r3, r2
 8008304:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8008306:	4b1b      	ldr	r3, [pc, #108]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 8008308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800830a:	4a1a      	ldr	r2, [pc, #104]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 800830c:	f023 0310 	bic.w	r3, r3, #16
 8008310:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008312:	4b18      	ldr	r3, [pc, #96]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 8008314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008316:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800831a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800831e:	687a      	ldr	r2, [r7, #4]
 8008320:	69d2      	ldr	r2, [r2, #28]
 8008322:	00d2      	lsls	r2, r2, #3
 8008324:	4913      	ldr	r1, [pc, #76]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 8008326:	4313      	orrs	r3, r2
 8008328:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800832a:	4b12      	ldr	r3, [pc, #72]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 800832c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800832e:	4a11      	ldr	r2, [pc, #68]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 8008330:	f043 0310 	orr.w	r3, r3, #16
 8008334:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8008336:	4b0f      	ldr	r3, [pc, #60]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a0e      	ldr	r2, [pc, #56]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 800833c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008340:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008342:	f7f9 fab3 	bl	80018ac <HAL_GetTick>
 8008346:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008348:	e008      	b.n	800835c <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800834a:	f7f9 faaf 	bl	80018ac <HAL_GetTick>
 800834e:	4602      	mov	r2, r0
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	1ad3      	subs	r3, r2, r3
 8008354:	2b02      	cmp	r3, #2
 8008356:	d901      	bls.n	800835c <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008358:	2303      	movs	r3, #3
 800835a:	e006      	b.n	800836a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800835c:	4b05      	ldr	r3, [pc, #20]	@ (8008374 <RCCEx_PLL3_Config+0x128>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008364:	2b00      	cmp	r3, #0
 8008366:	d0f0      	beq.n	800834a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8008368:	2300      	movs	r3, #0
}
 800836a:	4618      	mov	r0, r3
 800836c:	3710      	adds	r7, #16
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}
 8008372:	bf00      	nop
 8008374:	46020c00 	.word	0x46020c00
 8008378:	80800000 	.word	0x80800000

0800837c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b084      	sub	sp, #16
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d101      	bne.n	800838e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800838a:	2301      	movs	r3, #1
 800838c:	e0fb      	b.n	8008586 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4a7f      	ldr	r2, [pc, #508]	@ (8008590 <HAL_SPI_Init+0x214>)
 8008394:	4293      	cmp	r3, r2
 8008396:	d004      	beq.n	80083a2 <HAL_SPI_Init+0x26>
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a7d      	ldr	r2, [pc, #500]	@ (8008594 <HAL_SPI_Init+0x218>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	e000      	b.n	80083a4 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 80083a2:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a78      	ldr	r2, [pc, #480]	@ (8008590 <HAL_SPI_Init+0x214>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d004      	beq.n	80083be <HAL_SPI_Init+0x42>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a76      	ldr	r2, [pc, #472]	@ (8008594 <HAL_SPI_Init+0x218>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d105      	bne.n	80083ca <HAL_SPI_Init+0x4e>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	68db      	ldr	r3, [r3, #12]
 80083c2:	2b0f      	cmp	r3, #15
 80083c4:	d901      	bls.n	80083ca <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 80083c6:	2301      	movs	r3, #1
 80083c8:	e0dd      	b.n	8008586 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f000 fc14 	bl	8008bf8 <SPI_GetPacketSize>
 80083d0:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a6e      	ldr	r2, [pc, #440]	@ (8008590 <HAL_SPI_Init+0x214>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d004      	beq.n	80083e6 <HAL_SPI_Init+0x6a>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a6c      	ldr	r2, [pc, #432]	@ (8008594 <HAL_SPI_Init+0x218>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d102      	bne.n	80083ec <HAL_SPI_Init+0x70>
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2b08      	cmp	r3, #8
 80083ea:	d816      	bhi.n	800841a <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80083f0:	4a69      	ldr	r2, [pc, #420]	@ (8008598 <HAL_SPI_Init+0x21c>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d00e      	beq.n	8008414 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a68      	ldr	r2, [pc, #416]	@ (800859c <HAL_SPI_Init+0x220>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d009      	beq.n	8008414 <HAL_SPI_Init+0x98>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a66      	ldr	r2, [pc, #408]	@ (80085a0 <HAL_SPI_Init+0x224>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d004      	beq.n	8008414 <HAL_SPI_Init+0x98>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a65      	ldr	r2, [pc, #404]	@ (80085a4 <HAL_SPI_Init+0x228>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d104      	bne.n	800841e <HAL_SPI_Init+0xa2>
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2b10      	cmp	r3, #16
 8008418:	d901      	bls.n	800841e <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	e0b3      	b.n	8008586 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008424:	b2db      	uxtb	r3, r3
 8008426:	2b00      	cmp	r3, #0
 8008428:	d106      	bne.n	8008438 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2200      	movs	r2, #0
 800842e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f7f8 ff2e 	bl	8001294 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2202      	movs	r2, #2
 800843c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	681a      	ldr	r2, [r3, #0]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f022 0201 	bic.w	r2, r2, #1
 800844e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	689b      	ldr	r3, [r3, #8]
 8008456:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800845a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	699b      	ldr	r3, [r3, #24]
 8008460:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008464:	d119      	bne.n	800849a <HAL_SPI_Init+0x11e>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800846e:	d103      	bne.n	8008478 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008474:	2b00      	cmp	r3, #0
 8008476:	d008      	beq.n	800848a <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800847c:	2b00      	cmp	r3, #0
 800847e:	d10c      	bne.n	800849a <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008484:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008488:	d107      	bne.n	800849a <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008498:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d00f      	beq.n	80084c6 <HAL_SPI_Init+0x14a>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	68db      	ldr	r3, [r3, #12]
 80084aa:	2b06      	cmp	r3, #6
 80084ac:	d90b      	bls.n	80084c6 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	430a      	orrs	r2, r1
 80084c2:	601a      	str	r2, [r3, #0]
 80084c4:	e007      	b.n	80084d6 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	681a      	ldr	r2, [r3, #0]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80084d4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	69da      	ldr	r2, [r3, #28]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084de:	431a      	orrs	r2, r3
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	431a      	orrs	r2, r3
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084e8:	ea42 0103 	orr.w	r1, r2, r3
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	68da      	ldr	r2, [r3, #12]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	430a      	orrs	r2, r1
 80084f6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008500:	431a      	orrs	r2, r3
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008506:	431a      	orrs	r2, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	699b      	ldr	r3, [r3, #24]
 800850c:	431a      	orrs	r2, r3
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	691b      	ldr	r3, [r3, #16]
 8008512:	431a      	orrs	r2, r3
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	695b      	ldr	r3, [r3, #20]
 8008518:	431a      	orrs	r2, r3
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6a1b      	ldr	r3, [r3, #32]
 800851e:	431a      	orrs	r2, r3
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	431a      	orrs	r2, r3
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800852a:	431a      	orrs	r2, r3
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	431a      	orrs	r2, r3
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008536:	431a      	orrs	r2, r3
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800853c:	431a      	orrs	r2, r3
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008542:	ea42 0103 	orr.w	r1, r2, r3
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	430a      	orrs	r2, r1
 8008550:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800855a:	2b00      	cmp	r3, #0
 800855c:	d00a      	beq.n	8008574 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	68db      	ldr	r3, [r3, #12]
 8008564:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	430a      	orrs	r2, r1
 8008572:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2201      	movs	r2, #1
 8008580:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3710      	adds	r7, #16
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	46002000 	.word	0x46002000
 8008594:	56002000 	.word	0x56002000
 8008598:	40013000 	.word	0x40013000
 800859c:	50013000 	.word	0x50013000
 80085a0:	40003800 	.word	0x40003800
 80085a4:	50003800 	.word	0x50003800

080085a8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b08c      	sub	sp, #48	@ 0x30
 80085ac:	af02      	add	r7, sp, #8
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	607a      	str	r2, [r7, #4]
 80085b4:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	3320      	adds	r3, #32
 80085bc:	61fb      	str	r3, [r7, #28]
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	3330      	adds	r3, #48	@ 0x30
 80085c4:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80085c6:	f7f9 f971 	bl	80018ac <HAL_GetTick>
 80085ca:	6178      	str	r0, [r7, #20]

  initial_TxXferCount = Size;
 80085cc:	887b      	ldrh	r3, [r7, #2]
 80085ce:	847b      	strh	r3, [r7, #34]	@ 0x22
  initial_RxXferCount = Size;
 80085d0:	887b      	ldrh	r3, [r7, #2]
 80085d2:	843b      	strh	r3, [r7, #32]

  if (hspi->State != HAL_SPI_STATE_READY)
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80085da:	b2db      	uxtb	r3, r3
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d001      	beq.n	80085e4 <HAL_SPI_TransmitReceive+0x3c>
  {
    return HAL_BUSY;
 80085e0:	2302      	movs	r3, #2
 80085e2:	e237      	b.n	8008a54 <HAL_SPI_TransmitReceive+0x4ac>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d005      	beq.n	80085f6 <HAL_SPI_TransmitReceive+0x4e>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d002      	beq.n	80085f6 <HAL_SPI_TransmitReceive+0x4e>
 80085f0:	887b      	ldrh	r3, [r7, #2]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d101      	bne.n	80085fa <HAL_SPI_TransmitReceive+0x52>
  {
    return HAL_ERROR;
 80085f6:	2301      	movs	r3, #1
 80085f8:	e22c      	b.n	8008a54 <HAL_SPI_TransmitReceive+0x4ac>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008600:	2b01      	cmp	r3, #1
 8008602:	d101      	bne.n	8008608 <HAL_SPI_TransmitReceive+0x60>
 8008604:	2302      	movs	r3, #2
 8008606:	e225      	b.n	8008a54 <HAL_SPI_TransmitReceive+0x4ac>
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2201      	movs	r2, #1
 800860c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2205      	movs	r2, #5
 8008614:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2200      	movs	r2, #0
 800861c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferCount = Size;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	887a      	ldrh	r2, [r7, #2]
 800862a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->RxXferSize  = Size;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	887a      	ldrh	r2, [r7, #2]
 8008632:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	68ba      	ldr	r2, [r7, #8]
 800863a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount = Size;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	887a      	ldrh	r2, [r7, #2]
 8008640:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferSize  = Size;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	887a      	ldrh	r2, [r7, #2]
 8008648:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2200      	movs	r2, #0
 8008650:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	2200      	movs	r2, #0
 8008656:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	68da      	ldr	r2, [r3, #12]
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8008666:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_FULL_INSTANCE(hspi->Instance))
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a6c      	ldr	r2, [pc, #432]	@ (8008820 <HAL_SPI_TransmitReceive+0x278>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d00e      	beq.n	8008690 <HAL_SPI_TransmitReceive+0xe8>
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a6b      	ldr	r2, [pc, #428]	@ (8008824 <HAL_SPI_TransmitReceive+0x27c>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d009      	beq.n	8008690 <HAL_SPI_TransmitReceive+0xe8>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a69      	ldr	r2, [pc, #420]	@ (8008828 <HAL_SPI_TransmitReceive+0x280>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d004      	beq.n	8008690 <HAL_SPI_TransmitReceive+0xe8>
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a68      	ldr	r2, [pc, #416]	@ (800882c <HAL_SPI_TransmitReceive+0x284>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d102      	bne.n	8008696 <HAL_SPI_TransmitReceive+0xee>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8008690:	2310      	movs	r3, #16
 8008692:	627b      	str	r3, [r7, #36]	@ 0x24
 8008694:	e001      	b.n	800869a <HAL_SPI_TransmitReceive+0xf2>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8008696:	2308      	movs	r3, #8
 8008698:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	0c1b      	lsrs	r3, r3, #16
 80086a2:	041b      	lsls	r3, r3, #16
 80086a4:	8879      	ldrh	r1, [r7, #2]
 80086a6:	68fa      	ldr	r2, [r7, #12]
 80086a8:	6812      	ldr	r2, [r2, #0]
 80086aa:	430b      	orrs	r3, r1
 80086ac:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f042 0201 	orr.w	r2, r2, #1
 80086bc:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	69db      	ldr	r3, [r3, #28]
 80086c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d10c      	bne.n	80086e6 <HAL_SPI_TransmitReceive+0x13e>
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086d4:	d107      	bne.n	80086e6 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	681a      	ldr	r2, [r3, #0]
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80086e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	68db      	ldr	r3, [r3, #12]
 80086ea:	2b0f      	cmp	r3, #15
 80086ec:	f240 808e 	bls.w	800880c <HAL_SPI_TransmitReceive+0x264>
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a4a      	ldr	r2, [pc, #296]	@ (8008820 <HAL_SPI_TransmitReceive+0x278>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d00e      	beq.n	8008718 <HAL_SPI_TransmitReceive+0x170>
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a49      	ldr	r2, [pc, #292]	@ (8008824 <HAL_SPI_TransmitReceive+0x27c>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d009      	beq.n	8008718 <HAL_SPI_TransmitReceive+0x170>
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a47      	ldr	r2, [pc, #284]	@ (8008828 <HAL_SPI_TransmitReceive+0x280>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d004      	beq.n	8008718 <HAL_SPI_TransmitReceive+0x170>
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a46      	ldr	r2, [pc, #280]	@ (800882c <HAL_SPI_TransmitReceive+0x284>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d179      	bne.n	800880c <HAL_SPI_TransmitReceive+0x264>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8008718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871a:	089b      	lsrs	r3, r3, #2
 800871c:	627b      	str	r3, [r7, #36]	@ 0x24

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800871e:	e06e      	b.n	80087fe <HAL_SPI_TransmitReceive+0x256>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	695b      	ldr	r3, [r3, #20]
 8008726:	f003 0302 	and.w	r3, r3, #2
 800872a:	2b02      	cmp	r3, #2
 800872c:	d120      	bne.n	8008770 <HAL_SPI_TransmitReceive+0x1c8>
 800872e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008730:	2b00      	cmp	r3, #0
 8008732:	d01d      	beq.n	8008770 <HAL_SPI_TransmitReceive+0x1c8>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008734:	8c3a      	ldrh	r2, [r7, #32]
 8008736:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8008738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800873a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800873c:	429a      	cmp	r2, r3
 800873e:	d217      	bcs.n	8008770 <HAL_SPI_TransmitReceive+0x1c8>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	6812      	ldr	r2, [r2, #0]
 800874a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008750:	1d1a      	adds	r2, r3, #4
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount --;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800875c:	b29b      	uxth	r3, r3
 800875e:	3b01      	subs	r3, #1
 8008760:	b29a      	uxth	r2, r3
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800876e:	847b      	strh	r3, [r7, #34]	@ 0x22
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	695a      	ldr	r2, [r3, #20]
 8008776:	f248 0308 	movw	r3, #32776	@ 0x8008
 800877a:	4013      	ands	r3, r2
 800877c:	2b00      	cmp	r3, #0
 800877e:	d01a      	beq.n	80087b6 <HAL_SPI_TransmitReceive+0x20e>
 8008780:	8c3b      	ldrh	r3, [r7, #32]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d017      	beq.n	80087b6 <HAL_SPI_TransmitReceive+0x20e>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681a      	ldr	r2, [r3, #0]
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800878e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008790:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008796:	1d1a      	adds	r2, r3, #4
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount --;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80087a2:	b29b      	uxth	r3, r3
 80087a4:	3b01      	subs	r3, #1
 80087a6:	b29a      	uxth	r2, r3
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
        initial_RxXferCount = hspi->RxXferCount;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80087b4:	843b      	strh	r3, [r7, #32]
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087b6:	f7f9 f879 	bl	80018ac <HAL_GetTick>
 80087ba:	4602      	mov	r2, r0
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d803      	bhi.n	80087ce <HAL_SPI_TransmitReceive+0x226>
 80087c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087cc:	d102      	bne.n	80087d4 <HAL_SPI_TransmitReceive+0x22c>
 80087ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d114      	bne.n	80087fe <HAL_SPI_TransmitReceive+0x256>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 80087d4:	68f8      	ldr	r0, [r7, #12]
 80087d6:	f000 f941 	bl	8008a5c <SPI_CloseTransfer>

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        hspi->State = HAL_SPI_STATE_READY;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	2201      	movs	r2, #1
 80087ee:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	2200      	movs	r2, #0
 80087f6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80087fa:	2303      	movs	r3, #3
 80087fc:	e12a      	b.n	8008a54 <HAL_SPI_TransmitReceive+0x4ac>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80087fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008800:	2b00      	cmp	r3, #0
 8008802:	d18d      	bne.n	8008720 <HAL_SPI_TransmitReceive+0x178>
 8008804:	8c3b      	ldrh	r3, [r7, #32]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d18a      	bne.n	8008720 <HAL_SPI_TransmitReceive+0x178>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800880a:	e0fd      	b.n	8008a08 <HAL_SPI_TransmitReceive+0x460>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	68db      	ldr	r3, [r3, #12]
 8008810:	2b07      	cmp	r3, #7
 8008812:	f240 80f3 	bls.w	80089fc <HAL_SPI_TransmitReceive+0x454>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8008816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008818:	085b      	lsrs	r3, r3, #1
 800881a:	627b      	str	r3, [r7, #36]	@ 0x24

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800881c:	e075      	b.n	800890a <HAL_SPI_TransmitReceive+0x362>
 800881e:	bf00      	nop
 8008820:	40013000 	.word	0x40013000
 8008824:	50013000 	.word	0x50013000
 8008828:	40003800 	.word	0x40003800
 800882c:	50003800 	.word	0x50003800
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	695b      	ldr	r3, [r3, #20]
 8008836:	f003 0302 	and.w	r3, r3, #2
 800883a:	2b02      	cmp	r3, #2
 800883c:	d11f      	bne.n	800887e <HAL_SPI_TransmitReceive+0x2d6>
 800883e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008840:	2b00      	cmp	r3, #0
 8008842:	d01c      	beq.n	800887e <HAL_SPI_TransmitReceive+0x2d6>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008844:	8c3a      	ldrh	r2, [r7, #32]
 8008846:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8008848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800884a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800884c:	429a      	cmp	r2, r3
 800884e:	d216      	bcs.n	800887e <HAL_SPI_TransmitReceive+0x2d6>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008854:	881a      	ldrh	r2, [r3, #0]
 8008856:	69fb      	ldr	r3, [r7, #28]
 8008858:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800885e:	1c9a      	adds	r2, r3, #2
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800886a:	b29b      	uxth	r3, r3
 800886c:	3b01      	subs	r3, #1
 800886e:	b29a      	uxth	r2, r3
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800887c:	847b      	strh	r3, [r7, #34]	@ 0x22
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	695b      	ldr	r3, [r3, #20]
 8008884:	f003 0301 	and.w	r3, r3, #1
 8008888:	2b01      	cmp	r3, #1
 800888a:	d11a      	bne.n	80088c2 <HAL_SPI_TransmitReceive+0x31a>
 800888c:	8c3b      	ldrh	r3, [r7, #32]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d017      	beq.n	80088c2 <HAL_SPI_TransmitReceive+0x31a>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008896:	69ba      	ldr	r2, [r7, #24]
 8008898:	8812      	ldrh	r2, [r2, #0]
 800889a:	b292      	uxth	r2, r2
 800889c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088a2:	1c9a      	adds	r2, r3, #2
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	3b01      	subs	r3, #1
 80088b2:	b29a      	uxth	r2, r3
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
        initial_RxXferCount = hspi->RxXferCount;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80088c0:	843b      	strh	r3, [r7, #32]
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088c2:	f7f8 fff3 	bl	80018ac <HAL_GetTick>
 80088c6:	4602      	mov	r2, r0
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	1ad3      	subs	r3, r2, r3
 80088cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d803      	bhi.n	80088da <HAL_SPI_TransmitReceive+0x332>
 80088d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80088d8:	d102      	bne.n	80088e0 <HAL_SPI_TransmitReceive+0x338>
 80088da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d114      	bne.n	800890a <HAL_SPI_TransmitReceive+0x362>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 80088e0:	68f8      	ldr	r0, [r7, #12]
 80088e2:	f000 f8bb 	bl	8008a5c <SPI_CloseTransfer>

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088ec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        hspi->State = HAL_SPI_STATE_READY;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2201      	movs	r2, #1
 80088fa:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2200      	movs	r2, #0
 8008902:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008906:	2303      	movs	r3, #3
 8008908:	e0a4      	b.n	8008a54 <HAL_SPI_TransmitReceive+0x4ac>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800890a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800890c:	2b00      	cmp	r3, #0
 800890e:	d18f      	bne.n	8008830 <HAL_SPI_TransmitReceive+0x288>
 8008910:	8c3b      	ldrh	r3, [r7, #32]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d18c      	bne.n	8008830 <HAL_SPI_TransmitReceive+0x288>
 8008916:	e077      	b.n	8008a08 <HAL_SPI_TransmitReceive+0x460>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	695b      	ldr	r3, [r3, #20]
 800891e:	f003 0302 	and.w	r3, r3, #2
 8008922:	2b02      	cmp	r3, #2
 8008924:	d121      	bne.n	800896a <HAL_SPI_TransmitReceive+0x3c2>
 8008926:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008928:	2b00      	cmp	r3, #0
 800892a:	d01e      	beq.n	800896a <HAL_SPI_TransmitReceive+0x3c2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800892c:	8c3a      	ldrh	r2, [r7, #32]
 800892e:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8008930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008932:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008934:	429a      	cmp	r2, r3
 8008936:	d218      	bcs.n	800896a <HAL_SPI_TransmitReceive+0x3c2>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	3320      	adds	r3, #32
 8008942:	7812      	ldrb	r2, [r2, #0]
 8008944:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800894a:	1c5a      	adds	r2, r3, #1
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008956:	b29b      	uxth	r3, r3
 8008958:	3b01      	subs	r3, #1
 800895a:	b29a      	uxth	r2, r3
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008968:	847b      	strh	r3, [r7, #34]	@ 0x22
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	695b      	ldr	r3, [r3, #20]
 8008970:	f003 0301 	and.w	r3, r3, #1
 8008974:	2b01      	cmp	r3, #1
 8008976:	d11d      	bne.n	80089b4 <HAL_SPI_TransmitReceive+0x40c>
 8008978:	8c3b      	ldrh	r3, [r7, #32]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d01a      	beq.n	80089b4 <HAL_SPI_TransmitReceive+0x40c>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800898a:	7812      	ldrb	r2, [r2, #0]
 800898c:	b2d2      	uxtb	r2, r2
 800898e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008994:	1c5a      	adds	r2, r3, #1
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80089a0:	b29b      	uxth	r3, r3
 80089a2:	3b01      	subs	r3, #1
 80089a4:	b29a      	uxth	r2, r3
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
        initial_RxXferCount = hspi->RxXferCount;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80089b2:	843b      	strh	r3, [r7, #32]
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089b4:	f7f8 ff7a 	bl	80018ac <HAL_GetTick>
 80089b8:	4602      	mov	r2, r0
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	1ad3      	subs	r3, r2, r3
 80089be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d803      	bhi.n	80089cc <HAL_SPI_TransmitReceive+0x424>
 80089c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089ca:	d102      	bne.n	80089d2 <HAL_SPI_TransmitReceive+0x42a>
 80089cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d114      	bne.n	80089fc <HAL_SPI_TransmitReceive+0x454>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 80089d2:	68f8      	ldr	r0, [r7, #12]
 80089d4:	f000 f842 	bl	8008a5c <SPI_CloseTransfer>

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80089de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        hspi->State = HAL_SPI_STATE_READY;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2201      	movs	r2, #1
 80089ec:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80089f8:	2303      	movs	r3, #3
 80089fa:	e02b      	b.n	8008a54 <HAL_SPI_TransmitReceive+0x4ac>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80089fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d18a      	bne.n	8008918 <HAL_SPI_TransmitReceive+0x370>
 8008a02:	8c3b      	ldrh	r3, [r7, #32]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d187      	bne.n	8008918 <HAL_SPI_TransmitReceive+0x370>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8008a08:	697b      	ldr	r3, [r7, #20]
 8008a0a:	9300      	str	r3, [sp, #0]
 8008a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a0e:	2200      	movs	r2, #0
 8008a10:	2108      	movs	r1, #8
 8008a12:	68f8      	ldr	r0, [r7, #12]
 8008a14:	f000 f8c2 	bl	8008b9c <SPI_WaitOnFlagUntilTimeout>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d007      	beq.n	8008a2e <HAL_SPI_TransmitReceive+0x486>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a24:	f043 0220 	orr.w	r2, r3, #32
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008a2e:	68f8      	ldr	r0, [r7, #12]
 8008a30:	f000 f814 	bl	8008a5c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2201      	movs	r2, #1
 8008a38:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d001      	beq.n	8008a52 <HAL_SPI_TransmitReceive+0x4aa>
  {
    return HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	e000      	b.n	8008a54 <HAL_SPI_TransmitReceive+0x4ac>
  }
  else
  {
    return HAL_OK;
 8008a52:	2300      	movs	r3, #0
  }
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3728      	adds	r7, #40	@ 0x28
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b085      	sub	sp, #20
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	695b      	ldr	r3, [r3, #20]
 8008a6a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	699a      	ldr	r2, [r3, #24]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f042 0208 	orr.w	r2, r2, #8
 8008a7a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	699a      	ldr	r2, [r3, #24]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f042 0210 	orr.w	r2, r2, #16
 8008a8a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f022 0201 	bic.w	r2, r2, #1
 8008a9a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	691b      	ldr	r3, [r3, #16]
 8008aa2:	687a      	ldr	r2, [r7, #4]
 8008aa4:	6812      	ldr	r2, [r2, #0]
 8008aa6:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8008aaa:	f023 0303 	bic.w	r3, r3, #3
 8008aae:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	689a      	ldr	r2, [r3, #8]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008abe:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008ac6:	b2db      	uxtb	r3, r3
 8008ac8:	2b04      	cmp	r3, #4
 8008aca:	d014      	beq.n	8008af6 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f003 0320 	and.w	r3, r3, #32
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d00f      	beq.n	8008af6 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008adc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	699a      	ldr	r2, [r3, #24]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f042 0220 	orr.w	r2, r2, #32
 8008af4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008afc:	b2db      	uxtb	r3, r3
 8008afe:	2b03      	cmp	r3, #3
 8008b00:	d014      	beq.n	8008b2c <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d00f      	beq.n	8008b2c <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b12:	f043 0204 	orr.w	r2, r3, #4
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	699a      	ldr	r2, [r3, #24]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b2a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d00f      	beq.n	8008b56 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b3c:	f043 0201 	orr.w	r2, r3, #1
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	699a      	ldr	r2, [r3, #24]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b54:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d00f      	beq.n	8008b80 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b66:	f043 0208 	orr.w	r2, r3, #8
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	699a      	ldr	r2, [r3, #24]
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008b7e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8008b90:	bf00      	nop
 8008b92:	3714      	adds	r7, #20
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr

08008b9c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b084      	sub	sp, #16
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	60f8      	str	r0, [r7, #12]
 8008ba4:	60b9      	str	r1, [r7, #8]
 8008ba6:	603b      	str	r3, [r7, #0]
 8008ba8:	4613      	mov	r3, r2
 8008baa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008bac:	e010      	b.n	8008bd0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bae:	f7f8 fe7d 	bl	80018ac <HAL_GetTick>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	69bb      	ldr	r3, [r7, #24]
 8008bb6:	1ad3      	subs	r3, r2, r3
 8008bb8:	683a      	ldr	r2, [r7, #0]
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d803      	bhi.n	8008bc6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008bc4:	d102      	bne.n	8008bcc <SPI_WaitOnFlagUntilTimeout+0x30>
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d101      	bne.n	8008bd0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008bcc:	2303      	movs	r3, #3
 8008bce:	e00f      	b.n	8008bf0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	695a      	ldr	r2, [r3, #20]
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	4013      	ands	r3, r2
 8008bda:	68ba      	ldr	r2, [r7, #8]
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	bf0c      	ite	eq
 8008be0:	2301      	moveq	r3, #1
 8008be2:	2300      	movne	r3, #0
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	461a      	mov	r2, r3
 8008be8:	79fb      	ldrb	r3, [r7, #7]
 8008bea:	429a      	cmp	r2, r3
 8008bec:	d0df      	beq.n	8008bae <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008bee:	2300      	movs	r3, #0
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3710      	adds	r7, #16
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b085      	sub	sp, #20
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c04:	095b      	lsrs	r3, r3, #5
 8008c06:	3301      	adds	r3, #1
 8008c08:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	68db      	ldr	r3, [r3, #12]
 8008c0e:	3301      	adds	r3, #1
 8008c10:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	3307      	adds	r3, #7
 8008c16:	08db      	lsrs	r3, r3, #3
 8008c18:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	68fa      	ldr	r2, [r7, #12]
 8008c1e:	fb02 f303 	mul.w	r3, r2, r3
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3714      	adds	r7, #20
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr

08008c2e <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8008c2e:	b480      	push	{r7}
 8008c30:	b083      	sub	sp, #12
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
 8008c36:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008c3e:	b2db      	uxtb	r3, r3
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d12e      	bne.n	8008ca2 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008c4a:	2b01      	cmp	r3, #1
 8008c4c:	d101      	bne.n	8008c52 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8008c4e:	2302      	movs	r3, #2
 8008c50:	e028      	b.n	8008ca4 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2201      	movs	r2, #1
 8008c56:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2202      	movs	r2, #2
 8008c5e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f022 0201 	bic.w	r2, r2, #1
 8008c70:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8008c7e:	ea42 0103 	orr.w	r1, r2, r3
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	689a      	ldr	r2, [r3, #8]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	430a      	orrs	r2, r1
 8008c8c:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2201      	movs	r2, #1
 8008c92:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	e000      	b.n	8008ca4 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8008ca2:	2301      	movs	r3, #1
  }
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b082      	sub	sp, #8
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d101      	bne.n	8008cc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	e042      	b.n	8008d48 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d106      	bne.n	8008cda <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f7f8 fb47 	bl	8001368 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2224      	movs	r2, #36	@ 0x24
 8008cde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	681a      	ldr	r2, [r3, #0]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f022 0201 	bic.w	r2, r2, #1
 8008cf0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d002      	beq.n	8008d00 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 f9d6 	bl	80090ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 f825 	bl	8008d50 <UART_SetConfig>
 8008d06:	4603      	mov	r3, r0
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d101      	bne.n	8008d10 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	e01b      	b.n	8008d48 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	685a      	ldr	r2, [r3, #4]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008d1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	689a      	ldr	r2, [r3, #8]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008d2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	681a      	ldr	r2, [r3, #0]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f042 0201 	orr.w	r2, r2, #1
 8008d3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f000 fa55 	bl	80091f0 <UART_CheckIdleState>
 8008d46:	4603      	mov	r3, r0
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3708      	adds	r7, #8
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}

08008d50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d54:	b094      	sub	sp, #80	@ 0x50
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	4b83      	ldr	r3, [pc, #524]	@ (8008f74 <UART_SetConfig+0x224>)
 8008d66:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d6a:	689a      	ldr	r2, [r3, #8]
 8008d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d6e:	691b      	ldr	r3, [r3, #16]
 8008d70:	431a      	orrs	r2, r3
 8008d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d74:	695b      	ldr	r3, [r3, #20]
 8008d76:	431a      	orrs	r2, r3
 8008d78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d7a:	69db      	ldr	r3, [r3, #28]
 8008d7c:	4313      	orrs	r3, r2
 8008d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	497c      	ldr	r1, [pc, #496]	@ (8008f78 <UART_SetConfig+0x228>)
 8008d88:	4019      	ands	r1, r3
 8008d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d8c:	681a      	ldr	r2, [r3, #0]
 8008d8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d90:	430b      	orrs	r3, r1
 8008d92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008da0:	68d9      	ldr	r1, [r3, #12]
 8008da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	ea40 0301 	orr.w	r3, r0, r1
 8008daa:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dae:	699b      	ldr	r3, [r3, #24]
 8008db0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008db4:	681a      	ldr	r2, [r3, #0]
 8008db6:	4b6f      	ldr	r3, [pc, #444]	@ (8008f74 <UART_SetConfig+0x224>)
 8008db8:	429a      	cmp	r2, r3
 8008dba:	d009      	beq.n	8008dd0 <UART_SetConfig+0x80>
 8008dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dbe:	681a      	ldr	r2, [r3, #0]
 8008dc0:	4b6e      	ldr	r3, [pc, #440]	@ (8008f7c <UART_SetConfig+0x22c>)
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d004      	beq.n	8008dd0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dc8:	6a1a      	ldr	r2, [r3, #32]
 8008dca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	689b      	ldr	r3, [r3, #8]
 8008dd6:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8008dda:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8008dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008de0:	681a      	ldr	r2, [r3, #0]
 8008de2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008de4:	430b      	orrs	r3, r1
 8008de6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dee:	f023 000f 	bic.w	r0, r3, #15
 8008df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008df4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	ea40 0301 	orr.w	r3, r0, r1
 8008dfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	4b5e      	ldr	r3, [pc, #376]	@ (8008f80 <UART_SetConfig+0x230>)
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d102      	bne.n	8008e10 <UART_SetConfig+0xc0>
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e0e:	e032      	b.n	8008e76 <UART_SetConfig+0x126>
 8008e10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e12:	681a      	ldr	r2, [r3, #0]
 8008e14:	4b5b      	ldr	r3, [pc, #364]	@ (8008f84 <UART_SetConfig+0x234>)
 8008e16:	429a      	cmp	r2, r3
 8008e18:	d102      	bne.n	8008e20 <UART_SetConfig+0xd0>
 8008e1a:	2302      	movs	r3, #2
 8008e1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e1e:	e02a      	b.n	8008e76 <UART_SetConfig+0x126>
 8008e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e22:	681a      	ldr	r2, [r3, #0]
 8008e24:	4b58      	ldr	r3, [pc, #352]	@ (8008f88 <UART_SetConfig+0x238>)
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d102      	bne.n	8008e30 <UART_SetConfig+0xe0>
 8008e2a:	2304      	movs	r3, #4
 8008e2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e2e:	e022      	b.n	8008e76 <UART_SetConfig+0x126>
 8008e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	4b55      	ldr	r3, [pc, #340]	@ (8008f8c <UART_SetConfig+0x23c>)
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d102      	bne.n	8008e40 <UART_SetConfig+0xf0>
 8008e3a:	2308      	movs	r3, #8
 8008e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e3e:	e01a      	b.n	8008e76 <UART_SetConfig+0x126>
 8008e40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	4b52      	ldr	r3, [pc, #328]	@ (8008f90 <UART_SetConfig+0x240>)
 8008e46:	429a      	cmp	r2, r3
 8008e48:	d102      	bne.n	8008e50 <UART_SetConfig+0x100>
 8008e4a:	2310      	movs	r3, #16
 8008e4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e4e:	e012      	b.n	8008e76 <UART_SetConfig+0x126>
 8008e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	4b4f      	ldr	r3, [pc, #316]	@ (8008f94 <UART_SetConfig+0x244>)
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d103      	bne.n	8008e62 <UART_SetConfig+0x112>
 8008e5a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8008e5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e60:	e009      	b.n	8008e76 <UART_SetConfig+0x126>
 8008e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e64:	681a      	ldr	r2, [r3, #0]
 8008e66:	4b43      	ldr	r3, [pc, #268]	@ (8008f74 <UART_SetConfig+0x224>)
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	d102      	bne.n	8008e72 <UART_SetConfig+0x122>
 8008e6c:	2320      	movs	r3, #32
 8008e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e70:	e001      	b.n	8008e76 <UART_SetConfig+0x126>
 8008e72:	2300      	movs	r3, #0
 8008e74:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e78:	681a      	ldr	r2, [r3, #0]
 8008e7a:	4b3e      	ldr	r3, [pc, #248]	@ (8008f74 <UART_SetConfig+0x224>)
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d005      	beq.n	8008e8c <UART_SetConfig+0x13c>
 8008e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e82:	681a      	ldr	r2, [r3, #0]
 8008e84:	4b3d      	ldr	r3, [pc, #244]	@ (8008f7c <UART_SetConfig+0x22c>)
 8008e86:	429a      	cmp	r2, r3
 8008e88:	f040 8088 	bne.w	8008f9c <UART_SetConfig+0x24c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8008e8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e8e:	2200      	movs	r2, #0
 8008e90:	623b      	str	r3, [r7, #32]
 8008e92:	627a      	str	r2, [r7, #36]	@ 0x24
 8008e94:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008e98:	f7fd fde2 	bl	8006a60 <HAL_RCCEx_GetPeriphCLKFreq>
 8008e9c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8008e9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	f000 80eb 	beq.w	800907c <UART_SetConfig+0x32c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eaa:	4a3b      	ldr	r2, [pc, #236]	@ (8008f98 <UART_SetConfig+0x248>)
 8008eac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008eb0:	461a      	mov	r2, r3
 8008eb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008eb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008eb8:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ebc:	685a      	ldr	r2, [r3, #4]
 8008ebe:	4613      	mov	r3, r2
 8008ec0:	005b      	lsls	r3, r3, #1
 8008ec2:	4413      	add	r3, r2
 8008ec4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	d305      	bcc.n	8008ed6 <UART_SetConfig+0x186>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ecc:	685b      	ldr	r3, [r3, #4]
 8008ece:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008ed0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d903      	bls.n	8008ede <UART_SetConfig+0x18e>
      {
        ret = HAL_ERROR;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008edc:	e048      	b.n	8008f70 <UART_SetConfig+0x220>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ede:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	61bb      	str	r3, [r7, #24]
 8008ee4:	61fa      	str	r2, [r7, #28]
 8008ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eea:	4a2b      	ldr	r2, [pc, #172]	@ (8008f98 <UART_SetConfig+0x248>)
 8008eec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ef0:	b29b      	uxth	r3, r3
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	613b      	str	r3, [r7, #16]
 8008ef6:	617a      	str	r2, [r7, #20]
 8008ef8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008efc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008f00:	f7f7 f9c6 	bl	8000290 <__aeabi_uldivmod>
 8008f04:	4602      	mov	r2, r0
 8008f06:	460b      	mov	r3, r1
 8008f08:	4610      	mov	r0, r2
 8008f0a:	4619      	mov	r1, r3
 8008f0c:	f04f 0200 	mov.w	r2, #0
 8008f10:	f04f 0300 	mov.w	r3, #0
 8008f14:	020b      	lsls	r3, r1, #8
 8008f16:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008f1a:	0202      	lsls	r2, r0, #8
 8008f1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f1e:	6849      	ldr	r1, [r1, #4]
 8008f20:	0849      	lsrs	r1, r1, #1
 8008f22:	2000      	movs	r0, #0
 8008f24:	460c      	mov	r4, r1
 8008f26:	4605      	mov	r5, r0
 8008f28:	eb12 0804 	adds.w	r8, r2, r4
 8008f2c:	eb43 0905 	adc.w	r9, r3, r5
 8008f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	60bb      	str	r3, [r7, #8]
 8008f38:	60fa      	str	r2, [r7, #12]
 8008f3a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008f3e:	4640      	mov	r0, r8
 8008f40:	4649      	mov	r1, r9
 8008f42:	f7f7 f9a5 	bl	8000290 <__aeabi_uldivmod>
 8008f46:	4602      	mov	r2, r0
 8008f48:	460b      	mov	r3, r1
 8008f4a:	4613      	mov	r3, r2
 8008f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008f4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f50:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f54:	d308      	bcc.n	8008f68 <UART_SetConfig+0x218>
 8008f56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f58:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f5c:	d204      	bcs.n	8008f68 <UART_SetConfig+0x218>
        {
          huart->Instance->BRR = usartdiv;
 8008f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008f64:	60da      	str	r2, [r3, #12]
 8008f66:	e003      	b.n	8008f70 <UART_SetConfig+0x220>
        }
        else
        {
          ret = HAL_ERROR;
 8008f68:	2301      	movs	r3, #1
 8008f6a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8008f6e:	e085      	b.n	800907c <UART_SetConfig+0x32c>
 8008f70:	e084      	b.n	800907c <UART_SetConfig+0x32c>
 8008f72:	bf00      	nop
 8008f74:	46002400 	.word	0x46002400
 8008f78:	cfff69f3 	.word	0xcfff69f3
 8008f7c:	56002400 	.word	0x56002400
 8008f80:	40013800 	.word	0x40013800
 8008f84:	40004400 	.word	0x40004400
 8008f88:	40004800 	.word	0x40004800
 8008f8c:	40004c00 	.word	0x40004c00
 8008f90:	40005000 	.word	0x40005000
 8008f94:	40006400 	.word	0x40006400
 8008f98:	08010098 	.word	0x08010098
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f9e:	69db      	ldr	r3, [r3, #28]
 8008fa0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008fa4:	d13c      	bne.n	8009020 <UART_SetConfig+0x2d0>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8008fa6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fa8:	2200      	movs	r2, #0
 8008faa:	603b      	str	r3, [r7, #0]
 8008fac:	607a      	str	r2, [r7, #4]
 8008fae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fb2:	f7fd fd55 	bl	8006a60 <HAL_RCCEx_GetPeriphCLKFreq>
 8008fb6:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008fb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d05e      	beq.n	800907c <UART_SetConfig+0x32c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fc2:	4a39      	ldr	r2, [pc, #228]	@ (80090a8 <UART_SetConfig+0x358>)
 8008fc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008fc8:	461a      	mov	r2, r3
 8008fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8008fd0:	005a      	lsls	r2, r3, #1
 8008fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	085b      	lsrs	r3, r3, #1
 8008fd8:	441a      	add	r2, r3
 8008fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fe6:	2b0f      	cmp	r3, #15
 8008fe8:	d916      	bls.n	8009018 <UART_SetConfig+0x2c8>
 8008fea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ff0:	d212      	bcs.n	8009018 <UART_SetConfig+0x2c8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008ff2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ff4:	b29b      	uxth	r3, r3
 8008ff6:	f023 030f 	bic.w	r3, r3, #15
 8008ffa:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008ffc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ffe:	085b      	lsrs	r3, r3, #1
 8009000:	b29b      	uxth	r3, r3
 8009002:	f003 0307 	and.w	r3, r3, #7
 8009006:	b29a      	uxth	r2, r3
 8009008:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800900a:	4313      	orrs	r3, r2
 800900c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800900e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8009014:	60da      	str	r2, [r3, #12]
 8009016:	e031      	b.n	800907c <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 8009018:	2301      	movs	r3, #1
 800901a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800901e:	e02d      	b.n	800907c <UART_SetConfig+0x32c>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009020:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009022:	2200      	movs	r2, #0
 8009024:	469a      	mov	sl, r3
 8009026:	4693      	mov	fp, r2
 8009028:	4650      	mov	r0, sl
 800902a:	4659      	mov	r1, fp
 800902c:	f7fd fd18 	bl	8006a60 <HAL_RCCEx_GetPeriphCLKFreq>
 8009030:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8009032:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009034:	2b00      	cmp	r3, #0
 8009036:	d021      	beq.n	800907c <UART_SetConfig+0x32c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800903a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800903c:	4a1a      	ldr	r2, [pc, #104]	@ (80090a8 <UART_SetConfig+0x358>)
 800903e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009042:	461a      	mov	r2, r3
 8009044:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009046:	fbb3 f2f2 	udiv	r2, r3, r2
 800904a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800904c:	685b      	ldr	r3, [r3, #4]
 800904e:	085b      	lsrs	r3, r3, #1
 8009050:	441a      	add	r2, r3
 8009052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	fbb2 f3f3 	udiv	r3, r2, r3
 800905a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800905c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800905e:	2b0f      	cmp	r3, #15
 8009060:	d909      	bls.n	8009076 <UART_SetConfig+0x326>
 8009062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009068:	d205      	bcs.n	8009076 <UART_SetConfig+0x326>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800906a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800906c:	b29a      	uxth	r2, r3
 800906e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	60da      	str	r2, [r3, #12]
 8009074:	e002      	b.n	800907c <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 8009076:	2301      	movs	r3, #1
 8009078:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800907c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800907e:	2201      	movs	r2, #1
 8009080:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009086:	2201      	movs	r2, #1
 8009088:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800908c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800908e:	2200      	movs	r2, #0
 8009090:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009094:	2200      	movs	r2, #0
 8009096:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009098:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800909c:	4618      	mov	r0, r3
 800909e:	3750      	adds	r7, #80	@ 0x50
 80090a0:	46bd      	mov	sp, r7
 80090a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090a6:	bf00      	nop
 80090a8:	08010098 	.word	0x08010098

080090ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090b8:	f003 0308 	and.w	r3, r3, #8
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d00a      	beq.n	80090d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	430a      	orrs	r2, r1
 80090d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090da:	f003 0301 	and.w	r3, r3, #1
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d00a      	beq.n	80090f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	430a      	orrs	r2, r1
 80090f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090fc:	f003 0302 	and.w	r3, r3, #2
 8009100:	2b00      	cmp	r3, #0
 8009102:	d00a      	beq.n	800911a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	430a      	orrs	r2, r1
 8009118:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800911e:	f003 0304 	and.w	r3, r3, #4
 8009122:	2b00      	cmp	r3, #0
 8009124:	d00a      	beq.n	800913c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	685b      	ldr	r3, [r3, #4]
 800912c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	430a      	orrs	r2, r1
 800913a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009140:	f003 0310 	and.w	r3, r3, #16
 8009144:	2b00      	cmp	r3, #0
 8009146:	d00a      	beq.n	800915e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	689b      	ldr	r3, [r3, #8]
 800914e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	430a      	orrs	r2, r1
 800915c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009162:	f003 0320 	and.w	r3, r3, #32
 8009166:	2b00      	cmp	r3, #0
 8009168:	d00a      	beq.n	8009180 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	689b      	ldr	r3, [r3, #8]
 8009170:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	430a      	orrs	r2, r1
 800917e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009188:	2b00      	cmp	r3, #0
 800918a:	d01a      	beq.n	80091c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	430a      	orrs	r2, r1
 80091a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80091aa:	d10a      	bne.n	80091c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	430a      	orrs	r2, r1
 80091c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d00a      	beq.n	80091e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	430a      	orrs	r2, r1
 80091e2:	605a      	str	r2, [r3, #4]
  }
}
 80091e4:	bf00      	nop
 80091e6:	370c      	adds	r7, #12
 80091e8:	46bd      	mov	sp, r7
 80091ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ee:	4770      	bx	lr

080091f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b098      	sub	sp, #96	@ 0x60
 80091f4:	af02      	add	r7, sp, #8
 80091f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2200      	movs	r2, #0
 80091fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009200:	f7f8 fb54 	bl	80018ac <HAL_GetTick>
 8009204:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f003 0308 	and.w	r3, r3, #8
 8009210:	2b08      	cmp	r3, #8
 8009212:	d12f      	bne.n	8009274 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009214:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009218:	9300      	str	r3, [sp, #0]
 800921a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800921c:	2200      	movs	r2, #0
 800921e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f000 f88e 	bl	8009344 <UART_WaitOnFlagUntilTimeout>
 8009228:	4603      	mov	r3, r0
 800922a:	2b00      	cmp	r3, #0
 800922c:	d022      	beq.n	8009274 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009236:	e853 3f00 	ldrex	r3, [r3]
 800923a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800923c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800923e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009242:	653b      	str	r3, [r7, #80]	@ 0x50
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	461a      	mov	r2, r3
 800924a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800924c:	647b      	str	r3, [r7, #68]	@ 0x44
 800924e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009250:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009252:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009254:	e841 2300 	strex	r3, r2, [r1]
 8009258:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800925a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800925c:	2b00      	cmp	r3, #0
 800925e:	d1e6      	bne.n	800922e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2220      	movs	r2, #32
 8009264:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009270:	2303      	movs	r3, #3
 8009272:	e063      	b.n	800933c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f003 0304 	and.w	r3, r3, #4
 800927e:	2b04      	cmp	r3, #4
 8009280:	d149      	bne.n	8009316 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009282:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009286:	9300      	str	r3, [sp, #0]
 8009288:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800928a:	2200      	movs	r2, #0
 800928c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f000 f857 	bl	8009344 <UART_WaitOnFlagUntilTimeout>
 8009296:	4603      	mov	r3, r0
 8009298:	2b00      	cmp	r3, #0
 800929a:	d03c      	beq.n	8009316 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a4:	e853 3f00 	ldrex	r3, [r3]
 80092a8:	623b      	str	r3, [r7, #32]
   return(result);
 80092aa:	6a3b      	ldr	r3, [r7, #32]
 80092ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80092b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	461a      	mov	r2, r3
 80092b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80092bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092c2:	e841 2300 	strex	r3, r2, [r1]
 80092c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d1e6      	bne.n	800929c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	3308      	adds	r3, #8
 80092d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d6:	693b      	ldr	r3, [r7, #16]
 80092d8:	e853 3f00 	ldrex	r3, [r3]
 80092dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	f023 0301 	bic.w	r3, r3, #1
 80092e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	3308      	adds	r3, #8
 80092ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092ee:	61fa      	str	r2, [r7, #28]
 80092f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092f2:	69b9      	ldr	r1, [r7, #24]
 80092f4:	69fa      	ldr	r2, [r7, #28]
 80092f6:	e841 2300 	strex	r3, r2, [r1]
 80092fa:	617b      	str	r3, [r7, #20]
   return(result);
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d1e5      	bne.n	80092ce <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2220      	movs	r2, #32
 8009306:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2200      	movs	r2, #0
 800930e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009312:	2303      	movs	r3, #3
 8009314:	e012      	b.n	800933c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2220      	movs	r2, #32
 800931a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2220      	movs	r2, #32
 8009322:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2200      	movs	r2, #0
 800932a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2200      	movs	r2, #0
 8009330:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2200      	movs	r2, #0
 8009336:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800933a:	2300      	movs	r3, #0
}
 800933c:	4618      	mov	r0, r3
 800933e:	3758      	adds	r7, #88	@ 0x58
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	603b      	str	r3, [r7, #0]
 8009350:	4613      	mov	r3, r2
 8009352:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009354:	e04f      	b.n	80093f6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009356:	69bb      	ldr	r3, [r7, #24]
 8009358:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800935c:	d04b      	beq.n	80093f6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800935e:	f7f8 faa5 	bl	80018ac <HAL_GetTick>
 8009362:	4602      	mov	r2, r0
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	1ad3      	subs	r3, r2, r3
 8009368:	69ba      	ldr	r2, [r7, #24]
 800936a:	429a      	cmp	r2, r3
 800936c:	d302      	bcc.n	8009374 <UART_WaitOnFlagUntilTimeout+0x30>
 800936e:	69bb      	ldr	r3, [r7, #24]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d101      	bne.n	8009378 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009374:	2303      	movs	r3, #3
 8009376:	e04e      	b.n	8009416 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f003 0304 	and.w	r3, r3, #4
 8009382:	2b00      	cmp	r3, #0
 8009384:	d037      	beq.n	80093f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	2b80      	cmp	r3, #128	@ 0x80
 800938a:	d034      	beq.n	80093f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	2b40      	cmp	r3, #64	@ 0x40
 8009390:	d031      	beq.n	80093f6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	69db      	ldr	r3, [r3, #28]
 8009398:	f003 0308 	and.w	r3, r3, #8
 800939c:	2b08      	cmp	r3, #8
 800939e:	d110      	bne.n	80093c2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	2208      	movs	r2, #8
 80093a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80093a8:	68f8      	ldr	r0, [r7, #12]
 80093aa:	f000 f838 	bl	800941e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2208      	movs	r2, #8
 80093b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2200      	movs	r2, #0
 80093ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80093be:	2301      	movs	r3, #1
 80093c0:	e029      	b.n	8009416 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	69db      	ldr	r3, [r3, #28]
 80093c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093d0:	d111      	bne.n	80093f6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80093da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80093dc:	68f8      	ldr	r0, [r7, #12]
 80093de:	f000 f81e 	bl	800941e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	2220      	movs	r2, #32
 80093e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	2200      	movs	r2, #0
 80093ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80093f2:	2303      	movs	r3, #3
 80093f4:	e00f      	b.n	8009416 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	69da      	ldr	r2, [r3, #28]
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	4013      	ands	r3, r2
 8009400:	68ba      	ldr	r2, [r7, #8]
 8009402:	429a      	cmp	r2, r3
 8009404:	bf0c      	ite	eq
 8009406:	2301      	moveq	r3, #1
 8009408:	2300      	movne	r3, #0
 800940a:	b2db      	uxtb	r3, r3
 800940c:	461a      	mov	r2, r3
 800940e:	79fb      	ldrb	r3, [r7, #7]
 8009410:	429a      	cmp	r2, r3
 8009412:	d0a0      	beq.n	8009356 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009414:	2300      	movs	r3, #0
}
 8009416:	4618      	mov	r0, r3
 8009418:	3710      	adds	r7, #16
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}

0800941e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800941e:	b480      	push	{r7}
 8009420:	b095      	sub	sp, #84	@ 0x54
 8009422:	af00      	add	r7, sp, #0
 8009424:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800942c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800942e:	e853 3f00 	ldrex	r3, [r3]
 8009432:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009436:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800943a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	461a      	mov	r2, r3
 8009442:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009444:	643b      	str	r3, [r7, #64]	@ 0x40
 8009446:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009448:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800944a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800944c:	e841 2300 	strex	r3, r2, [r1]
 8009450:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009454:	2b00      	cmp	r3, #0
 8009456:	d1e6      	bne.n	8009426 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	3308      	adds	r3, #8
 800945e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009460:	6a3b      	ldr	r3, [r7, #32]
 8009462:	e853 3f00 	ldrex	r3, [r3]
 8009466:	61fb      	str	r3, [r7, #28]
   return(result);
 8009468:	69fb      	ldr	r3, [r7, #28]
 800946a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800946e:	f023 0301 	bic.w	r3, r3, #1
 8009472:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	3308      	adds	r3, #8
 800947a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800947c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800947e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009480:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009482:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009484:	e841 2300 	strex	r3, r2, [r1]
 8009488:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800948a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800948c:	2b00      	cmp	r3, #0
 800948e:	d1e3      	bne.n	8009458 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009494:	2b01      	cmp	r3, #1
 8009496:	d118      	bne.n	80094ca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	e853 3f00 	ldrex	r3, [r3]
 80094a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	f023 0310 	bic.w	r3, r3, #16
 80094ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	461a      	mov	r2, r3
 80094b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094b6:	61bb      	str	r3, [r7, #24]
 80094b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ba:	6979      	ldr	r1, [r7, #20]
 80094bc:	69ba      	ldr	r2, [r7, #24]
 80094be:	e841 2300 	strex	r3, r2, [r1]
 80094c2:	613b      	str	r3, [r7, #16]
   return(result);
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d1e6      	bne.n	8009498 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2220      	movs	r2, #32
 80094ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2200      	movs	r2, #0
 80094d6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80094de:	bf00      	nop
 80094e0:	3754      	adds	r7, #84	@ 0x54
 80094e2:	46bd      	mov	sp, r7
 80094e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e8:	4770      	bx	lr

080094ea <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80094ea:	b480      	push	{r7}
 80094ec:	b085      	sub	sp, #20
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80094f8:	2b01      	cmp	r3, #1
 80094fa:	d101      	bne.n	8009500 <HAL_UARTEx_DisableFifoMode+0x16>
 80094fc:	2302      	movs	r3, #2
 80094fe:	e027      	b.n	8009550 <HAL_UARTEx_DisableFifoMode+0x66>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2201      	movs	r2, #1
 8009504:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2224      	movs	r2, #36	@ 0x24
 800950c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	681a      	ldr	r2, [r3, #0]
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f022 0201 	bic.w	r2, r2, #1
 8009526:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800952e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	68fa      	ldr	r2, [r7, #12]
 800953c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2220      	movs	r2, #32
 8009542:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2200      	movs	r2, #0
 800954a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800954e:	2300      	movs	r3, #0
}
 8009550:	4618      	mov	r0, r3
 8009552:	3714      	adds	r7, #20
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr

0800955c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b084      	sub	sp, #16
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
 8009564:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800956c:	2b01      	cmp	r3, #1
 800956e:	d101      	bne.n	8009574 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009570:	2302      	movs	r3, #2
 8009572:	e02d      	b.n	80095d0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2201      	movs	r2, #1
 8009578:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2224      	movs	r2, #36	@ 0x24
 8009580:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	681a      	ldr	r2, [r3, #0]
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f022 0201 	bic.w	r2, r2, #1
 800959a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	683a      	ldr	r2, [r7, #0]
 80095ac:	430a      	orrs	r2, r1
 80095ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f000 f84f 	bl	8009654 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	68fa      	ldr	r2, [r7, #12]
 80095bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2220      	movs	r2, #32
 80095c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2200      	movs	r2, #0
 80095ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80095ce:	2300      	movs	r3, #0
}
 80095d0:	4618      	mov	r0, r3
 80095d2:	3710      	adds	r7, #16
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b084      	sub	sp, #16
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d101      	bne.n	80095f0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80095ec:	2302      	movs	r3, #2
 80095ee:	e02d      	b.n	800964c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2201      	movs	r2, #1
 80095f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2224      	movs	r2, #36	@ 0x24
 80095fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	681a      	ldr	r2, [r3, #0]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f022 0201 	bic.w	r2, r2, #1
 8009616:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	689b      	ldr	r3, [r3, #8]
 800961e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	683a      	ldr	r2, [r7, #0]
 8009628:	430a      	orrs	r2, r1
 800962a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f000 f811 	bl	8009654 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	68fa      	ldr	r2, [r7, #12]
 8009638:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2220      	movs	r2, #32
 800963e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2200      	movs	r2, #0
 8009646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800964a:	2300      	movs	r3, #0
}
 800964c:	4618      	mov	r0, r3
 800964e:	3710      	adds	r7, #16
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}

08009654 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009654:	b480      	push	{r7}
 8009656:	b085      	sub	sp, #20
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009660:	2b00      	cmp	r3, #0
 8009662:	d108      	bne.n	8009676 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2201      	movs	r2, #1
 8009668:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2201      	movs	r2, #1
 8009670:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009674:	e031      	b.n	80096da <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009676:	2308      	movs	r3, #8
 8009678:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800967a:	2308      	movs	r3, #8
 800967c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	689b      	ldr	r3, [r3, #8]
 8009684:	0e5b      	lsrs	r3, r3, #25
 8009686:	b2db      	uxtb	r3, r3
 8009688:	f003 0307 	and.w	r3, r3, #7
 800968c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	689b      	ldr	r3, [r3, #8]
 8009694:	0f5b      	lsrs	r3, r3, #29
 8009696:	b2db      	uxtb	r3, r3
 8009698:	f003 0307 	and.w	r3, r3, #7
 800969c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800969e:	7bbb      	ldrb	r3, [r7, #14]
 80096a0:	7b3a      	ldrb	r2, [r7, #12]
 80096a2:	4911      	ldr	r1, [pc, #68]	@ (80096e8 <UARTEx_SetNbDataToProcess+0x94>)
 80096a4:	5c8a      	ldrb	r2, [r1, r2]
 80096a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80096aa:	7b3a      	ldrb	r2, [r7, #12]
 80096ac:	490f      	ldr	r1, [pc, #60]	@ (80096ec <UARTEx_SetNbDataToProcess+0x98>)
 80096ae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80096b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80096b4:	b29a      	uxth	r2, r3
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80096bc:	7bfb      	ldrb	r3, [r7, #15]
 80096be:	7b7a      	ldrb	r2, [r7, #13]
 80096c0:	4909      	ldr	r1, [pc, #36]	@ (80096e8 <UARTEx_SetNbDataToProcess+0x94>)
 80096c2:	5c8a      	ldrb	r2, [r1, r2]
 80096c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80096c8:	7b7a      	ldrb	r2, [r7, #13]
 80096ca:	4908      	ldr	r1, [pc, #32]	@ (80096ec <UARTEx_SetNbDataToProcess+0x98>)
 80096cc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80096ce:	fb93 f3f2 	sdiv	r3, r3, r2
 80096d2:	b29a      	uxth	r2, r3
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80096da:	bf00      	nop
 80096dc:	3714      	adds	r7, #20
 80096de:	46bd      	mov	sp, r7
 80096e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e4:	4770      	bx	lr
 80096e6:	bf00      	nop
 80096e8:	080100b0 	.word	0x080100b0
 80096ec:	080100b8 	.word	0x080100b8

080096f0 <init_chip_pins>:
/*
 *	@fn		init_chip_pins
 *	@brief	Initialize reset, chip enable and wake pin
 */
static void init_chip_pins(void)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b086      	sub	sp, #24
 80096f4:	af00      	add	r7, sp, #0
    /* Initialize WiFi GPIO pins */
    GPIO_InitTypeDef GPIO_InitStruct;

    /* Configure GPIO pins : PA1 PA2 PA0 - we are using ST GPIO definitions for winc1500 */
    GPIO_InitStruct.Pin   = CONF_WINC_PIN_RESET;
 80096f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80096fa:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80096fc:	2301      	movs	r3, #1
 80096fe:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;    // GPIO_PULLDOWN;
 8009700:	2300      	movs	r3, #0
 8009702:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8009704:	2300      	movs	r3, #0
 8009706:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = 0;
 8009708:	2300      	movs	r3, #0
 800970a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(CONF_WINC_PORT_RESET, &GPIO_InitStruct);
 800970c:	1d3b      	adds	r3, r7, #4
 800970e:	4619      	mov	r1, r3
 8009710:	481d      	ldr	r0, [pc, #116]	@ (8009788 <init_chip_pins+0x98>)
 8009712:	f7f9 ff5d 	bl	80035d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin   = CONF_WINC_PIN_CHIP_ENABLE;
 8009716:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800971a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(CONF_WINC_PORT_CHIP_ENABLE, &GPIO_InitStruct);
 800971c:	1d3b      	adds	r3, r7, #4
 800971e:	4619      	mov	r1, r3
 8009720:	481a      	ldr	r0, [pc, #104]	@ (800978c <init_chip_pins+0x9c>)
 8009722:	f7f9 ff55 	bl	80035d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin   = CONF_WINC_PIN_WAKE;
 8009726:	2340      	movs	r3, #64	@ 0x40
 8009728:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(CONF_WINC_PORT_WAKE, &GPIO_InitStruct);
 800972a:	1d3b      	adds	r3, r7, #4
 800972c:	4619      	mov	r1, r3
 800972e:	4818      	ldr	r0, [pc, #96]	@ (8009790 <init_chip_pins+0xa0>)
 8009730:	f7f9 ff4e 	bl	80035d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin   = CONF_WINC_PIN_POWER_ENABLE;
 8009734:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009738:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(CONF_WINC_PORT_POWER_ENABLE, &GPIO_InitStruct);
 800973a:	1d3b      	adds	r3, r7, #4
 800973c:	4619      	mov	r1, r3
 800973e:	4815      	ldr	r0, [pc, #84]	@ (8009794 <init_chip_pins+0xa4>)
 8009740:	f7f9 ff46 	bl	80035d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin   = CONF_WINC_PIN_LEVEL_SHIFTER_ENABLE;
 8009744:	2340      	movs	r3, #64	@ 0x40
 8009746:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(CONF_WINC_PORT_LEVEL_SHIFTER_ENABLE, &GPIO_InitStruct);
 8009748:	1d3b      	adds	r3, r7, #4
 800974a:	4619      	mov	r1, r3
 800974c:	480f      	ldr	r0, [pc, #60]	@ (800978c <init_chip_pins+0x9c>)
 800974e:	f7f9 ff3f 	bl	80035d0 <HAL_GPIO_Init>

    /* Set INIT value */
    HAL_GPIO_WritePin(CONF_WINC_PORT_POWER_ENABLE,CONF_WINC_PIN_POWER_ENABLE,GPIO_PIN_RESET);
 8009752:	2200      	movs	r2, #0
 8009754:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8009758:	480e      	ldr	r0, [pc, #56]	@ (8009794 <init_chip_pins+0xa4>)
 800975a:	f7fa f911 	bl	8003980 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CONF_WINC_PORT_LEVEL_SHIFTER_ENABLE,CONF_WINC_PIN_LEVEL_SHIFTER_ENABLE,GPIO_PIN_SET);
 800975e:	2201      	movs	r2, #1
 8009760:	2140      	movs	r1, #64	@ 0x40
 8009762:	480a      	ldr	r0, [pc, #40]	@ (800978c <init_chip_pins+0x9c>)
 8009764:	f7fa f90c 	bl	8003980 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CONF_WINC_PORT_CHIP_ENABLE,CONF_WINC_PIN_CHIP_ENABLE,GPIO_PIN_RESET);
 8009768:	2200      	movs	r2, #0
 800976a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800976e:	4807      	ldr	r0, [pc, #28]	@ (800978c <init_chip_pins+0x9c>)
 8009770:	f7fa f906 	bl	8003980 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CONF_WINC_PORT_RESET,CONF_WINC_PIN_RESET,GPIO_PIN_RESET);
 8009774:	2200      	movs	r2, #0
 8009776:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800977a:	4803      	ldr	r0, [pc, #12]	@ (8009788 <init_chip_pins+0x98>)
 800977c:	f7fa f900 	bl	8003980 <HAL_GPIO_WritePin>

}
 8009780:	bf00      	nop
 8009782:	3718      	adds	r7, #24
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}
 8009788:	42020c00 	.word	0x42020c00
 800978c:	42020400 	.word	0x42020400
 8009790:	42020800 	.word	0x42020800
 8009794:	42020000 	.word	0x42020000

08009798 <nm_bsp_init>:
 *	@fn		nm_bsp_init
 *	@brief	Initialize BSP
 *	@return	0 in case of success and -1 in case of failure
 */
sint8 nm_bsp_init(void)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	af00      	add	r7, sp, #0
	/* Initialize chip IOs. */
	init_chip_pins();
 800979c:	f7ff ffa8 	bl	80096f0 <init_chip_pins>

	/* Perform chip reset. */
	nm_bsp_reset();
 80097a0:	f000 f804 	bl	80097ac <nm_bsp_reset>

	return M2M_SUCCESS;
 80097a4:	2300      	movs	r3, #0
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	bd80      	pop	{r7, pc}
	...

080097ac <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset NMC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	af00      	add	r7, sp, #0
    /* Set Power sequence of GPIO lines */
    /* -------------------------------- */

    /* Power enable (3.3V) - 3V3_DC2DC_EN output */
    HAL_GPIO_WritePin(CONF_WINC_PORT_POWER_ENABLE,CONF_WINC_PIN_POWER_ENABLE,GPIO_PIN_SET);
 80097b0:	2201      	movs	r2, #1
 80097b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80097b6:	4811      	ldr	r0, [pc, #68]	@ (80097fc <nm_bsp_reset+0x50>)
 80097b8:	f7fa f8e2 	bl	8003980 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80097bc:	2064      	movs	r0, #100	@ 0x64
 80097be:	f7f8 f881 	bl	80018c4 <HAL_Delay>

    /* Level Shifter Translate enable - LEVEL_TRNSLT_EN output */
    HAL_GPIO_WritePin(CONF_WINC_PORT_LEVEL_SHIFTER_ENABLE,CONF_WINC_PIN_LEVEL_SHIFTER_ENABLE,GPIO_PIN_RESET);
 80097c2:	2200      	movs	r2, #0
 80097c4:	2140      	movs	r1, #64	@ 0x40
 80097c6:	480e      	ldr	r0, [pc, #56]	@ (8009800 <nm_bsp_reset+0x54>)
 80097c8:	f7fa f8da 	bl	8003980 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80097cc:	2064      	movs	r0, #100	@ 0x64
 80097ce:	f7f8 f879 	bl	80018c4 <HAL_Delay>

    /* Set CHIP enable */
	HAL_GPIO_WritePin(CONF_WINC_PORT_CHIP_ENABLE,CONF_WINC_PIN_CHIP_ENABLE,GPIO_PIN_SET);
 80097d2:	2201      	movs	r2, #1
 80097d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80097d8:	4809      	ldr	r0, [pc, #36]	@ (8009800 <nm_bsp_reset+0x54>)
 80097da:	f7fa f8d1 	bl	8003980 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80097de:	2064      	movs	r0, #100	@ 0x64
 80097e0:	f7f8 f870 	bl	80018c4 <HAL_Delay>

    /* Set RSTN 1.8V */
    HAL_GPIO_WritePin(CONF_WINC_PORT_RESET,CONF_WINC_PIN_RESET,GPIO_PIN_SET);
 80097e4:	2201      	movs	r2, #1
 80097e6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80097ea:	4806      	ldr	r0, [pc, #24]	@ (8009804 <nm_bsp_reset+0x58>)
 80097ec:	f7fa f8c8 	bl	8003980 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80097f0:	2064      	movs	r0, #100	@ 0x64
 80097f2:	f7f8 f867 	bl	80018c4 <HAL_Delay>

}
 80097f6:	bf00      	nop
 80097f8:	bd80      	pop	{r7, pc}
 80097fa:	bf00      	nop
 80097fc:	42020000 	.word	0x42020000
 8009800:	42020400 	.word	0x42020400
 8009804:	42020c00 	.word	0x42020c00

08009808 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b082      	sub	sp, #8
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
    /* use FreeRTOS delay */
    HAL_Delay(u32TimeMsec);
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f7f8 f857 	bl	80018c4 <HAL_Delay>
}
 8009816:	bf00      	nop
 8009818:	3708      	adds	r7, #8
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
	...

08009820 <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b088      	sub	sp, #32
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    /* EXTI2 init ISR function - called from nm_bsp_register_isr() */

     __GPIOC_CLK_ENABLE();
 8009828:	4b13      	ldr	r3, [pc, #76]	@ (8009878 <nm_bsp_register_isr+0x58>)
 800982a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800982e:	4a12      	ldr	r2, [pc, #72]	@ (8009878 <nm_bsp_register_isr+0x58>)
 8009830:	f043 0304 	orr.w	r3, r3, #4
 8009834:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8009838:	4b0f      	ldr	r3, [pc, #60]	@ (8009878 <nm_bsp_register_isr+0x58>)
 800983a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800983e:	f003 0304 	and.w	r3, r3, #4
 8009842:	60bb      	str	r3, [r7, #8]
 8009844:	68bb      	ldr	r3, [r7, #8]
	 //__GPIOA_CLK_ENABLE();

    /*Configure GPIO pin : PA2 */
    GPIO_InitStruct.Pin   = CONF_WINC_SPI_INT_PIN;
 8009846:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800984a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 800984c:	4b0b      	ldr	r3, [pc, #44]	@ (800987c <nm_bsp_register_isr+0x5c>)
 800984e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8009850:	2300      	movs	r3, #0
 8009852:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(CONF_WINC_SPI_INT_PORT, &GPIO_InitStruct);
 8009854:	f107 030c 	add.w	r3, r7, #12
 8009858:	4619      	mov	r1, r3
 800985a:	4809      	ldr	r0, [pc, #36]	@ (8009880 <nm_bsp_register_isr+0x60>)
 800985c:	f7f9 feb8 	bl	80035d0 <HAL_GPIO_Init>

    /* EXTI 2 (PA2) interrupt init*/
    HAL_NVIC_SetPriority(CONF_WINC_EXTI_IRQN, 0x00, 0);
 8009860:	2200      	movs	r2, #0
 8009862:	2100      	movs	r1, #0
 8009864:	2017      	movs	r0, #23
 8009866:	f7f9 fd0d 	bl	8003284 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CONF_WINC_EXTI_IRQN);
 800986a:	2017      	movs	r0, #23
 800986c:	f7f9 fd24 	bl	80032b8 <HAL_NVIC_EnableIRQ>
	/* Enable and set EXTI line 15_10 Interrupt to the lowest priority */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
#endif

}
 8009870:	bf00      	nop
 8009872:	3720      	adds	r7, #32
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}
 8009878:	46020c00 	.word	0x46020c00
 800987c:	10210000 	.word	0x10210000
 8009880:	42020c00 	.word	0x42020c00

08009884 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b082      	sub	sp, #8
 8009888:	af00      	add	r7, sp, #0
 800988a:	4603      	mov	r3, r0
 800988c:	71fb      	strb	r3, [r7, #7]
    if (1 == u8Enable)
 800988e:	79fb      	ldrb	r3, [r7, #7]
 8009890:	2b01      	cmp	r3, #1
 8009892:	d108      	bne.n	80098a6 <nm_bsp_interrupt_ctrl+0x22>
    {
        HAL_NVIC_SetPriority((IRQn_Type)(CONF_WINC_EXTI_IRQN), 0x01, 0);
 8009894:	2200      	movs	r2, #0
 8009896:	2101      	movs	r1, #1
 8009898:	2017      	movs	r0, #23
 800989a:	f7f9 fcf3 	bl	8003284 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ((IRQn_Type)(CONF_WINC_EXTI_IRQN));
 800989e:	2017      	movs	r0, #23
 80098a0:	f7f9 fd0a 	bl	80032b8 <HAL_NVIC_EnableIRQ>
    }
    else
    {
        HAL_NVIC_DisableIRQ((IRQn_Type)(CONF_WINC_EXTI_IRQN));
    }
}
 80098a4:	e002      	b.n	80098ac <nm_bsp_interrupt_ctrl+0x28>
        HAL_NVIC_DisableIRQ((IRQn_Type)(CONF_WINC_EXTI_IRQN));
 80098a6:	2017      	movs	r0, #23
 80098a8:	f7f9 fd14 	bl	80032d4 <HAL_NVIC_DisableIRQ>
}
 80098ac:	bf00      	nop
 80098ae:	3708      	adds	r7, #8
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bd80      	pop	{r7, pc}

080098b4 <spi_select_slave>:
*	@fn		spi_select_slave
*	@brief	Select slave chip select: true - select, false - deselect
*	@return	None
*/
static void spi_select_slave(const uint8_t select)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b082      	sub	sp, #8
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	4603      	mov	r3, r0
 80098bc:	71fb      	strb	r3, [r7, #7]
    if (select)
 80098be:	79fb      	ldrb	r3, [r7, #7]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d006      	beq.n	80098d2 <spi_select_slave+0x1e>
    {
        HAL_GPIO_WritePin(SPI_WIFI_CS_GPIO_PORT,SPI_WIFI_CS_PIN,GPIO_PIN_RESET);
 80098c4:	2200      	movs	r2, #0
 80098c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80098ca:	4807      	ldr	r0, [pc, #28]	@ (80098e8 <spi_select_slave+0x34>)
 80098cc:	f7fa f858 	bl	8003980 <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin(SPI_WIFI_CS_GPIO_PORT,SPI_WIFI_CS_PIN,GPIO_PIN_SET);
    }
}
 80098d0:	e005      	b.n	80098de <spi_select_slave+0x2a>
        HAL_GPIO_WritePin(SPI_WIFI_CS_GPIO_PORT,SPI_WIFI_CS_PIN,GPIO_PIN_SET);
 80098d2:	2201      	movs	r2, #1
 80098d4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80098d8:	4803      	ldr	r0, [pc, #12]	@ (80098e8 <spi_select_slave+0x34>)
 80098da:	f7fa f851 	bl	8003980 <HAL_GPIO_WritePin>
}
 80098de:	bf00      	nop
 80098e0:	3708      	adds	r7, #8
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	42020c00 	.word	0x42020c00

080098ec <nm_spi_rw>:
	return M2M_SUCCESS;
}
#else

sint8 nm_spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b088      	sub	sp, #32
 80098f0:	af02      	add	r7, sp, #8
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	60b9      	str	r1, [r7, #8]
 80098f6:	4613      	mov	r3, r2
 80098f8:	80fb      	strh	r3, [r7, #6]
   HAL_StatusTypeDef status;

    /* Start SPI transaction - polling method */
  	spi_select_slave(true);
 80098fa:	2001      	movs	r0, #1
 80098fc:	f7ff ffda 	bl	80098b4 <spi_select_slave>


    /* Transmit/Recieve */
    if (pu8Mosi == NULL)
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d10b      	bne.n	800991e <nm_spi_rw+0x32>
	{
		status = HAL_SPI_TransmitReceive(&hspiWifi,spiDummyBuf,pu8Miso,u16Sz,1000);
 8009906:	88fb      	ldrh	r3, [r7, #6]
 8009908:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800990c:	9200      	str	r2, [sp, #0]
 800990e:	68ba      	ldr	r2, [r7, #8]
 8009910:	4921      	ldr	r1, [pc, #132]	@ (8009998 <nm_spi_rw+0xac>)
 8009912:	4822      	ldr	r0, [pc, #136]	@ (800999c <nm_spi_rw+0xb0>)
 8009914:	f7fe fe48 	bl	80085a8 <HAL_SPI_TransmitReceive>
 8009918:	4603      	mov	r3, r0
 800991a:	75fb      	strb	r3, [r7, #23]
 800991c:	e01f      	b.n	800995e <nm_spi_rw+0x72>
    }
    else if(pu8Miso == NULL)
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d111      	bne.n	8009948 <nm_spi_rw+0x5c>
    {
        status = HAL_SPI_TransmitReceive(&hspiWifi,pu8Mosi,spiDummyBuf,u16Sz,1000);
 8009924:	88fb      	ldrh	r3, [r7, #6]
 8009926:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800992a:	9200      	str	r2, [sp, #0]
 800992c:	4a1a      	ldr	r2, [pc, #104]	@ (8009998 <nm_spi_rw+0xac>)
 800992e:	68f9      	ldr	r1, [r7, #12]
 8009930:	481a      	ldr	r0, [pc, #104]	@ (800999c <nm_spi_rw+0xb0>)
 8009932:	f7fe fe39 	bl	80085a8 <HAL_SPI_TransmitReceive>
 8009936:	4603      	mov	r3, r0
 8009938:	75fb      	strb	r3, [r7, #23]
        memset(spiDummyBuf,0, u16Sz);
 800993a:	88fb      	ldrh	r3, [r7, #6]
 800993c:	461a      	mov	r2, r3
 800993e:	2100      	movs	r1, #0
 8009940:	4815      	ldr	r0, [pc, #84]	@ (8009998 <nm_spi_rw+0xac>)
 8009942:	f004 fcdf 	bl	800e304 <memset>
 8009946:	e00a      	b.n	800995e <nm_spi_rw+0x72>
    }
    else
    {
        status = HAL_SPI_TransmitReceive(&hspiWifi,pu8Mosi,pu8Miso,u16Sz,1000);
 8009948:	88fb      	ldrh	r3, [r7, #6]
 800994a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800994e:	9200      	str	r2, [sp, #0]
 8009950:	68ba      	ldr	r2, [r7, #8]
 8009952:	68f9      	ldr	r1, [r7, #12]
 8009954:	4811      	ldr	r0, [pc, #68]	@ (800999c <nm_spi_rw+0xb0>)
 8009956:	f7fe fe27 	bl	80085a8 <HAL_SPI_TransmitReceive>
 800995a:	4603      	mov	r3, r0
 800995c:	75fb      	strb	r3, [r7, #23]
    }

    /* Handle Transmit/Recieve error */
    if (status != HAL_OK)
 800995e:	7dfb      	ldrb	r3, [r7, #23]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d010      	beq.n	8009986 <nm_spi_rw+0x9a>
    {
        M2M_ERR("%s: HAL_SPI_TransmitReceive failed. error (%d)\n",__FUNCTION__,status);
 8009964:	22b2      	movs	r2, #178	@ 0xb2
 8009966:	490e      	ldr	r1, [pc, #56]	@ (80099a0 <nm_spi_rw+0xb4>)
 8009968:	480e      	ldr	r0, [pc, #56]	@ (80099a4 <nm_spi_rw+0xb8>)
 800996a:	f004 fb7b 	bl	800e064 <iprintf>
 800996e:	7dfb      	ldrb	r3, [r7, #23]
 8009970:	461a      	mov	r2, r3
 8009972:	490b      	ldr	r1, [pc, #44]	@ (80099a0 <nm_spi_rw+0xb4>)
 8009974:	480c      	ldr	r0, [pc, #48]	@ (80099a8 <nm_spi_rw+0xbc>)
 8009976:	f004 fb75 	bl	800e064 <iprintf>
 800997a:	200d      	movs	r0, #13
 800997c:	f004 fb84 	bl	800e088 <putchar>
        return status;
 8009980:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009984:	e003      	b.n	800998e <nm_spi_rw+0xa2>
    }

  	spi_select_slave(false);
 8009986:	2000      	movs	r0, #0
 8009988:	f7ff ff94 	bl	80098b4 <spi_select_slave>

	return M2M_SUCCESS;
 800998c:	2300      	movs	r3, #0
}
 800998e:	4618      	mov	r0, r3
 8009990:	3718      	adds	r7, #24
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
 8009996:	bf00      	nop
 8009998:	20000a98 	.word	0x20000a98
 800999c:	20000a08 	.word	0x20000a08
 80099a0:	080100c0 	.word	0x080100c0
 80099a4:	0800ef8c 	.word	0x0800ef8c
 80099a8:	0800efa0 	.word	0x0800efa0

080099ac <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b084      	sub	sp, #16
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
	sint8 result = M2M_SUCCESS;
 80099b4:	2300      	movs	r3, #0
 80099b6:	73fb      	strb	r3, [r7, #15]

	 /* WiFi SPI init function - called from nm_bus_init() */

	hspiWifi.Instance			   = SPI_WIFI;
 80099b8:	4b20      	ldr	r3, [pc, #128]	@ (8009a3c <nm_bus_init+0x90>)
 80099ba:	4a21      	ldr	r2, [pc, #132]	@ (8009a40 <nm_bus_init+0x94>)
 80099bc:	601a      	str	r2, [r3, #0]
	hspiWifi.Init.Mode			   = SPI_MODE_MASTER;
 80099be:	4b1f      	ldr	r3, [pc, #124]	@ (8009a3c <nm_bus_init+0x90>)
 80099c0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80099c4:	605a      	str	r2, [r3, #4]
	hspiWifi.Init.Direction 	   = SPI_DIRECTION_2LINES;
 80099c6:	4b1d      	ldr	r3, [pc, #116]	@ (8009a3c <nm_bus_init+0x90>)
 80099c8:	2200      	movs	r2, #0
 80099ca:	609a      	str	r2, [r3, #8]
	hspiWifi.Init.DataSize		   = SPI_DATASIZE_8BIT;
 80099cc:	4b1b      	ldr	r3, [pc, #108]	@ (8009a3c <nm_bus_init+0x90>)
 80099ce:	2207      	movs	r2, #7
 80099d0:	60da      	str	r2, [r3, #12]
	hspiWifi.Init.CLKPolarity	   = SPI_POLARITY_LOW;
 80099d2:	4b1a      	ldr	r3, [pc, #104]	@ (8009a3c <nm_bus_init+0x90>)
 80099d4:	2200      	movs	r2, #0
 80099d6:	611a      	str	r2, [r3, #16]
	hspiWifi.Init.CLKPhase		   = SPI_PHASE_1EDGE;
 80099d8:	4b18      	ldr	r3, [pc, #96]	@ (8009a3c <nm_bus_init+0x90>)
 80099da:	2200      	movs	r2, #0
 80099dc:	615a      	str	r2, [r3, #20]
	hspiWifi.Init.NSS			   = SPI_NSS_SOFT;
 80099de:	4b17      	ldr	r3, [pc, #92]	@ (8009a3c <nm_bus_init+0x90>)
 80099e0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80099e4:	619a      	str	r2, [r3, #24]
	hspiWifi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80099e6:	4b15      	ldr	r3, [pc, #84]	@ (8009a3c <nm_bus_init+0x90>)
 80099e8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80099ec:	61da      	str	r2, [r3, #28]
	hspiWifi.Init.FirstBit		   = SPI_FIRSTBIT_MSB;
 80099ee:	4b13      	ldr	r3, [pc, #76]	@ (8009a3c <nm_bus_init+0x90>)
 80099f0:	2200      	movs	r2, #0
 80099f2:	621a      	str	r2, [r3, #32]
	hspiWifi.Init.TIMode		   = SPI_TIMODE_DISABLE;
 80099f4:	4b11      	ldr	r3, [pc, #68]	@ (8009a3c <nm_bus_init+0x90>)
 80099f6:	2200      	movs	r2, #0
 80099f8:	625a      	str	r2, [r3, #36]	@ 0x24
	hspiWifi.Init.CRCCalculation   = SPI_CRCCALCULATION_DISABLE;
 80099fa:	4b10      	ldr	r3, [pc, #64]	@ (8009a3c <nm_bus_init+0x90>)
 80099fc:	2200      	movs	r2, #0
 80099fe:	629a      	str	r2, [r3, #40]	@ 0x28
	hspiWifi.Init.CRCPolynomial    = 10;
 8009a00:	4b0e      	ldr	r3, [pc, #56]	@ (8009a3c <nm_bus_init+0x90>)
 8009a02:	220a      	movs	r2, #10
 8009a04:	62da      	str	r2, [r3, #44]	@ 0x2c
//	  hspiWifi.Init.CRCLength		 = SPI_CRC_LENGTH_DATASIZE;
//	  hspiWifi.Init.NSSPMode		 = SPI_NSS_PULSE_DISABLE;
	if (HAL_SPI_Init(&hspiWifi) != HAL_OK)
 8009a06:	480d      	ldr	r0, [pc, #52]	@ (8009a3c <nm_bus_init+0x90>)
 8009a08:	f7fe fcb8 	bl	800837c <HAL_SPI_Init>
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d00a      	beq.n	8009a28 <nm_bus_init+0x7c>
	{
		M2M_ERR("SPI bus Initialization error\r\n");
 8009a12:	22f6      	movs	r2, #246	@ 0xf6
 8009a14:	490b      	ldr	r1, [pc, #44]	@ (8009a44 <nm_bus_init+0x98>)
 8009a16:	480c      	ldr	r0, [pc, #48]	@ (8009a48 <nm_bus_init+0x9c>)
 8009a18:	f004 fb24 	bl	800e064 <iprintf>
 8009a1c:	480b      	ldr	r0, [pc, #44]	@ (8009a4c <nm_bus_init+0xa0>)
 8009a1e:	f004 fb91 	bl	800e144 <puts>
 8009a22:	200d      	movs	r0, #13
 8009a24:	f004 fb30 	bl	800e088 <putchar>
	}

	HAL_SPI_MspInit(&hspiWifi);
 8009a28:	4804      	ldr	r0, [pc, #16]	@ (8009a3c <nm_bus_init+0x90>)
 8009a2a:	f7f7 fc33 	bl	8001294 <HAL_SPI_MspInit>
	return result;
 8009a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3710      	adds	r7, #16
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}
 8009a3a:	bf00      	nop
 8009a3c:	20000a08 	.word	0x20000a08
 8009a40:	40013000 	.word	0x40013000
 8009a44:	080100cc 	.word	0x080100cc
 8009a48:	0800ef8c 	.word	0x0800ef8c
 8009a4c:	0800efd0 	.word	0x0800efd0

08009a50 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
 8009a50:	b480      	push	{r7}
 8009a52:	af00      	add	r7, sp, #0
	return M2M_SUCCESS;
 8009a54:	2300      	movs	r3, #0
}
 8009a56:	4618      	mov	r0, r3
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr

08009a60 <m2m_memcpy>:
 *
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8 *pDst, uint8 *pSrc, uint32 sz)
{
 8009a60:	b480      	push	{r7}
 8009a62:	b085      	sub	sp, #20
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	60f8      	str	r0, [r7, #12]
 8009a68:	60b9      	str	r1, [r7, #8]
 8009a6a:	607a      	str	r2, [r7, #4]
    if(sz == 0) return;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d010      	beq.n	8009a94 <m2m_memcpy+0x34>
    do
    {
        *pDst = *pSrc;
 8009a72:	68bb      	ldr	r3, [r7, #8]
 8009a74:	781a      	ldrb	r2, [r3, #0]
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	701a      	strb	r2, [r3, #0]
        pDst++;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	3301      	adds	r3, #1
 8009a7e:	60fb      	str	r3, [r7, #12]
        pSrc++;
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	3301      	adds	r3, #1
 8009a84:	60bb      	str	r3, [r7, #8]
    } while(--sz);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	3b01      	subs	r3, #1
 8009a8a:	607b      	str	r3, [r7, #4]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1ef      	bne.n	8009a72 <m2m_memcpy+0x12>
 8009a92:	e000      	b.n	8009a96 <m2m_memcpy+0x36>
    if(sz == 0) return;
 8009a94:	bf00      	nop
}
 8009a96:	3714      	adds	r7, #20
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr

08009aa0 <m2m_memset>:

    return cs;
}

void m2m_memset(uint8 *pBuf, uint8 val, uint32 sz)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b085      	sub	sp, #20
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	607a      	str	r2, [r7, #4]
 8009aac:	72fb      	strb	r3, [r7, #11]
    if(sz == 0) return;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d00c      	beq.n	8009ace <m2m_memset+0x2e>
    do
    {
        *pBuf = val;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	7afa      	ldrb	r2, [r7, #11]
 8009ab8:	701a      	strb	r2, [r3, #0]
        pBuf++;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	3301      	adds	r3, #1
 8009abe:	60fb      	str	r3, [r7, #12]
    } while(--sz);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	3b01      	subs	r3, #1
 8009ac4:	607b      	str	r3, [r7, #4]
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d1f3      	bne.n	8009ab4 <m2m_memset+0x14>
 8009acc:	e000      	b.n	8009ad0 <m2m_memset+0x30>
    if(sz == 0) return;
 8009ace:	bf00      	nop
}
 8009ad0:	3714      	adds	r7, #20
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad8:	4770      	bx	lr

08009ada <m2m_strlen>:

uint16 m2m_strlen(uint8 *pcStr)
{
 8009ada:	b480      	push	{r7}
 8009adc:	b085      	sub	sp, #20
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	6078      	str	r0, [r7, #4]
    uint16  u16StrLen = 0;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	81fb      	strh	r3, [r7, #14]
    while(*pcStr)
 8009ae6:	e005      	b.n	8009af4 <m2m_strlen+0x1a>
    {
        u16StrLen ++;
 8009ae8:	89fb      	ldrh	r3, [r7, #14]
 8009aea:	3301      	adds	r3, #1
 8009aec:	81fb      	strh	r3, [r7, #14]
        pcStr++;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	3301      	adds	r3, #1
 8009af2:	607b      	str	r3, [r7, #4]
    while(*pcStr)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	781b      	ldrb	r3, [r3, #0]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d1f5      	bne.n	8009ae8 <m2m_strlen+0xe>
    }
    return u16StrLen;
 8009afc:	89fb      	ldrh	r3, [r7, #14]
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3714      	adds	r7, #20
 8009b02:	46bd      	mov	sp, r7
 8009b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b08:	4770      	bx	lr

08009b0a <hexchar_2_val>:
    return s8Result;
}

/* Convert hexchar to value 0-15 */
static uint8 hexchar_2_val(uint8 ch)
{
 8009b0a:	b480      	push	{r7}
 8009b0c:	b083      	sub	sp, #12
 8009b0e:	af00      	add	r7, sp, #0
 8009b10:	4603      	mov	r3, r0
 8009b12:	71fb      	strb	r3, [r7, #7]
    /* ch -= '0' */
    ch -= 0x30;
 8009b14:	79fb      	ldrb	r3, [r7, #7]
 8009b16:	3b30      	subs	r3, #48	@ 0x30
 8009b18:	71fb      	strb	r3, [r7, #7]
    if(ch <= 9)
 8009b1a:	79fb      	ldrb	r3, [r7, #7]
 8009b1c:	2b09      	cmp	r3, #9
 8009b1e:	d801      	bhi.n	8009b24 <hexchar_2_val+0x1a>
        return ch;
 8009b20:	79fb      	ldrb	r3, [r7, #7]
 8009b22:	e00e      	b.n	8009b42 <hexchar_2_val+0x38>
    /* OR with 0x20 to convert upper case to lower case. */
    ch |= 0x20;
 8009b24:	79fb      	ldrb	r3, [r7, #7]
 8009b26:	f043 0320 	orr.w	r3, r3, #32
 8009b2a:	71fb      	strb	r3, [r7, #7]
    /* ch -= ('a'-'0') */
    ch -= 0x31;
 8009b2c:	79fb      	ldrb	r3, [r7, #7]
 8009b2e:	3b31      	subs	r3, #49	@ 0x31
 8009b30:	71fb      	strb	r3, [r7, #7]
    if(ch <= 5)
 8009b32:	79fb      	ldrb	r3, [r7, #7]
 8009b34:	2b05      	cmp	r3, #5
 8009b36:	d803      	bhi.n	8009b40 <hexchar_2_val+0x36>
        return ch + 10;
 8009b38:	79fb      	ldrb	r3, [r7, #7]
 8009b3a:	330a      	adds	r3, #10
 8009b3c:	b2db      	uxtb	r3, r3
 8009b3e:	e000      	b.n	8009b42 <hexchar_2_val+0x38>
    return 0xFF;
 8009b40:	23ff      	movs	r3, #255	@ 0xff
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	370c      	adds	r7, #12
 8009b46:	46bd      	mov	sp, r7
 8009b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4c:	4770      	bx	lr

08009b4e <hexstr_2_bytes>:

/* Convert hexstring to bytes */
sint8 hexstr_2_bytes(uint8 *pu8Out, uint8 *pu8In, uint8 u8SizeOut)
{
 8009b4e:	b580      	push	{r7, lr}
 8009b50:	b086      	sub	sp, #24
 8009b52:	af00      	add	r7, sp, #0
 8009b54:	60f8      	str	r0, [r7, #12]
 8009b56:	60b9      	str	r1, [r7, #8]
 8009b58:	4613      	mov	r3, r2
 8009b5a:	71fb      	strb	r3, [r7, #7]
    while(u8SizeOut--)
 8009b5c:	e02c      	b.n	8009bb8 <hexstr_2_bytes+0x6a>
    {
        uint8   u8Out = hexchar_2_val(*pu8In++);
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	1c5a      	adds	r2, r3, #1
 8009b62:	60ba      	str	r2, [r7, #8]
 8009b64:	781b      	ldrb	r3, [r3, #0]
 8009b66:	4618      	mov	r0, r3
 8009b68:	f7ff ffcf 	bl	8009b0a <hexchar_2_val>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	75fb      	strb	r3, [r7, #23]
        if(u8Out > 0xF)
 8009b70:	7dfb      	ldrb	r3, [r7, #23]
 8009b72:	2b0f      	cmp	r3, #15
 8009b74:	d902      	bls.n	8009b7c <hexstr_2_bytes+0x2e>
            return M2M_ERR_INVALID_ARG;
 8009b76:	f06f 030e 	mvn.w	r3, #14
 8009b7a:	e023      	b.n	8009bc4 <hexstr_2_bytes+0x76>
        *pu8Out = u8Out * 0x10;
 8009b7c:	7dfb      	ldrb	r3, [r7, #23]
 8009b7e:	011b      	lsls	r3, r3, #4
 8009b80:	b2da      	uxtb	r2, r3
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	701a      	strb	r2, [r3, #0]
        u8Out = hexchar_2_val(*pu8In++);
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	1c5a      	adds	r2, r3, #1
 8009b8a:	60ba      	str	r2, [r7, #8]
 8009b8c:	781b      	ldrb	r3, [r3, #0]
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f7ff ffbb 	bl	8009b0a <hexchar_2_val>
 8009b94:	4603      	mov	r3, r0
 8009b96:	75fb      	strb	r3, [r7, #23]
        if(u8Out > 0xF)
 8009b98:	7dfb      	ldrb	r3, [r7, #23]
 8009b9a:	2b0f      	cmp	r3, #15
 8009b9c:	d902      	bls.n	8009ba4 <hexstr_2_bytes+0x56>
            return M2M_ERR_INVALID_ARG;
 8009b9e:	f06f 030e 	mvn.w	r3, #14
 8009ba2:	e00f      	b.n	8009bc4 <hexstr_2_bytes+0x76>
        *pu8Out += u8Out;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	781a      	ldrb	r2, [r3, #0]
 8009ba8:	7dfb      	ldrb	r3, [r7, #23]
 8009baa:	4413      	add	r3, r2
 8009bac:	b2da      	uxtb	r2, r3
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	701a      	strb	r2, [r3, #0]
        pu8Out++;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	3301      	adds	r3, #1
 8009bb6:	60fb      	str	r3, [r7, #12]
    while(u8SizeOut--)
 8009bb8:	79fb      	ldrb	r3, [r7, #7]
 8009bba:	1e5a      	subs	r2, r3, #1
 8009bbc:	71fa      	strb	r2, [r7, #7]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d1cd      	bne.n	8009b5e <hexstr_2_bytes+0x10>
    }
    return M2M_SUCCESS;
 8009bc2:	2300      	movs	r3, #0
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3718      	adds	r7, #24
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}

08009bcc <isr>:
#ifdef ETH_MODE
extern void os_hook_isr(void);
#endif

static void isr(void)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	af00      	add	r7, sp, #0
	gstrHifCxt.u8Interrupt++;
 8009bd0:	4b05      	ldr	r3, [pc, #20]	@ (8009be8 <isr+0x1c>)
 8009bd2:	78db      	ldrb	r3, [r3, #3]
 8009bd4:	b2db      	uxtb	r3, r3
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	b2da      	uxtb	r2, r3
 8009bda:	4b03      	ldr	r3, [pc, #12]	@ (8009be8 <isr+0x1c>)
 8009bdc:	70da      	strb	r2, [r3, #3]
	nm_bsp_interrupt_ctrl(0);
#endif
#ifdef ETH_MODE
	os_hook_isr();
#endif
}
 8009bde:	bf00      	nop
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr
 8009be8:	20000bc4 	.word	0x20000bc4

08009bec <hif_set_rx_done>:
static sint8 hif_set_rx_done(void)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b082      	sub	sp, #8
 8009bf0:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	71fb      	strb	r3, [r7, #7]

	gstrHifCxt.u8HifRXDone = 0;
 8009bf6:	4b14      	ldr	r3, [pc, #80]	@ (8009c48 <hif_set_rx_done+0x5c>)
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	709a      	strb	r2, [r3, #2]
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
 8009bfc:	2001      	movs	r0, #1
 8009bfe:	f7ff fe41 	bl	8009884 <nm_bsp_interrupt_ctrl>
#endif
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
 8009c02:	463b      	mov	r3, r7
 8009c04:	4619      	mov	r1, r3
 8009c06:	f241 0070 	movw	r0, #4208	@ 0x1070
 8009c0a:	f001 ff37 	bl	800ba7c <nm_read_reg_with_ret>
 8009c0e:	4603      	mov	r3, r0
 8009c10:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 8009c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d10f      	bne.n	8009c3a <hif_set_rx_done+0x4e>
	/* Set RX Done */
	reg |= NBIT1;
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	f043 0302 	orr.w	r3, r3, #2
 8009c20:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	4619      	mov	r1, r3
 8009c26:	f241 0070 	movw	r0, #4208	@ 0x1070
 8009c2a:	f001 ff35 	bl	800ba98 <nm_write_reg>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 8009c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c36:	2b00      	cmp	r3, #0
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
 8009c38:	e000      	b.n	8009c3c <hif_set_rx_done+0x50>
	if(ret != M2M_SUCCESS)goto ERR1;
 8009c3a:	bf00      	nop
	return ret;
 8009c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	3708      	adds	r7, #8
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}
 8009c48:	20000bc4 	.word	0x20000bc4

08009c4c <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
 8009c4c:	b480      	push	{r7}
 8009c4e:	b083      	sub	sp, #12
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	4603      	mov	r3, r0
 8009c54:	603a      	str	r2, [r7, #0]
 8009c56:	71fb      	strb	r3, [r7, #7]
 8009c58:	460b      	mov	r3, r1
 8009c5a:	80bb      	strh	r3, [r7, #4]


}
 8009c5c:	bf00      	nop
 8009c5e:	370c      	adds	r7, #12
 8009c60:	46bd      	mov	sp, r7
 8009c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c66:	4770      	bx	lr

08009c68 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b082      	sub	sp, #8
 8009c6c:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 8009c6e:	2300      	movs	r3, #0
 8009c70:	71fb      	strb	r3, [r7, #7]
	if(gstrHifCxt.u8HifRXDone)
 8009c72:	4b14      	ldr	r3, [pc, #80]	@ (8009cc4 <hif_chip_wake+0x5c>)
 8009c74:	789b      	ldrb	r3, [r3, #2]
 8009c76:	b2db      	uxtb	r3, r3
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d002      	beq.n	8009c82 <hif_chip_wake+0x1a>
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
 8009c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c80:	e01c      	b.n	8009cbc <hif_chip_wake+0x54>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
 8009c82:	4b10      	ldr	r3, [pc, #64]	@ (8009cc4 <hif_chip_wake+0x5c>)
 8009c84:	785b      	ldrb	r3, [r3, #1]
 8009c86:	b2db      	uxtb	r3, r3
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d10c      	bne.n	8009ca6 <hif_chip_wake+0x3e>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
 8009c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8009cc4 <hif_chip_wake+0x5c>)
 8009c8e:	781b      	ldrb	r3, [r3, #0]
 8009c90:	b2db      	uxtb	r3, r3
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d007      	beq.n	8009ca6 <hif_chip_wake+0x3e>
		{
			ret = chip_wake();
 8009c96:	f001 fca5 	bl	800b5e4 <chip_wake>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	71fb      	strb	r3, [r7, #7]
			if(ret != M2M_SUCCESS)goto ERR1;
 8009c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d107      	bne.n	8009cb6 <hif_chip_wake+0x4e>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
 8009ca6:	4b07      	ldr	r3, [pc, #28]	@ (8009cc4 <hif_chip_wake+0x5c>)
 8009ca8:	785b      	ldrb	r3, [r3, #1]
 8009caa:	b2db      	uxtb	r3, r3
 8009cac:	3301      	adds	r3, #1
 8009cae:	b2da      	uxtb	r2, r3
 8009cb0:	4b04      	ldr	r3, [pc, #16]	@ (8009cc4 <hif_chip_wake+0x5c>)
 8009cb2:	705a      	strb	r2, [r3, #1]
 8009cb4:	e000      	b.n	8009cb8 <hif_chip_wake+0x50>
			if(ret != M2M_SUCCESS)goto ERR1;
 8009cb6:	bf00      	nop
ERR1:
	return ret;
 8009cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3708      	adds	r7, #8
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}
 8009cc4:	20000bc4 	.word	0x20000bc4

08009cc8 <hif_chip_sleep_sc>:
*	@brief	To clear the chip sleep but keep the chip sleep
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	af00      	add	r7, sp, #0
	if(gstrHifCxt.u8ChipSleep >= 1)
 8009ccc:	4b08      	ldr	r3, [pc, #32]	@ (8009cf0 <hif_chip_sleep_sc+0x28>)
 8009cce:	785b      	ldrb	r3, [r3, #1]
 8009cd0:	b2db      	uxtb	r3, r3
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d006      	beq.n	8009ce4 <hif_chip_sleep_sc+0x1c>
	{
		gstrHifCxt.u8ChipSleep--;
 8009cd6:	4b06      	ldr	r3, [pc, #24]	@ (8009cf0 <hif_chip_sleep_sc+0x28>)
 8009cd8:	785b      	ldrb	r3, [r3, #1]
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	3b01      	subs	r3, #1
 8009cde:	b2da      	uxtb	r2, r3
 8009ce0:	4b03      	ldr	r3, [pc, #12]	@ (8009cf0 <hif_chip_sleep_sc+0x28>)
 8009ce2:	705a      	strb	r2, [r3, #1]
	}
	return M2M_SUCCESS;
 8009ce4:	2300      	movs	r3, #0
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr
 8009cf0:	20000bc4 	.word	0x20000bc4

08009cf4 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b082      	sub	sp, #8
 8009cf8:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	71fb      	strb	r3, [r7, #7]

	if(gstrHifCxt.u8ChipSleep >= 1)
 8009cfe:	4b12      	ldr	r3, [pc, #72]	@ (8009d48 <hif_chip_sleep+0x54>)
 8009d00:	785b      	ldrb	r3, [r3, #1]
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d006      	beq.n	8009d16 <hif_chip_sleep+0x22>
	{
		gstrHifCxt.u8ChipSleep--;
 8009d08:	4b0f      	ldr	r3, [pc, #60]	@ (8009d48 <hif_chip_sleep+0x54>)
 8009d0a:	785b      	ldrb	r3, [r3, #1]
 8009d0c:	b2db      	uxtb	r3, r3
 8009d0e:	3b01      	subs	r3, #1
 8009d10:	b2da      	uxtb	r2, r3
 8009d12:	4b0d      	ldr	r3, [pc, #52]	@ (8009d48 <hif_chip_sleep+0x54>)
 8009d14:	705a      	strb	r2, [r3, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
 8009d16:	4b0c      	ldr	r3, [pc, #48]	@ (8009d48 <hif_chip_sleep+0x54>)
 8009d18:	785b      	ldrb	r3, [r3, #1]
 8009d1a:	b2db      	uxtb	r3, r3
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d10c      	bne.n	8009d3a <hif_chip_sleep+0x46>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
 8009d20:	4b09      	ldr	r3, [pc, #36]	@ (8009d48 <hif_chip_sleep+0x54>)
 8009d22:	781b      	ldrb	r3, [r3, #0]
 8009d24:	b2db      	uxtb	r3, r3
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d007      	beq.n	8009d3a <hif_chip_sleep+0x46>
		{
			ret = chip_sleep();
 8009d2a:	f001 fbf7 	bl	800b51c <chip_sleep>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	71fb      	strb	r3, [r7, #7]
			if(ret != M2M_SUCCESS)goto ERR1;
 8009d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	e000      	b.n	8009d3c <hif_chip_sleep+0x48>
		}
		else
		{
		}
	}
ERR1:
 8009d3a:	bf00      	nop
	return ret;
 8009d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3708      	adds	r7, #8
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}
 8009d48:	20000bc4 	.word	0x20000bc4

08009d4c <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b082      	sub	sp, #8
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
 8009d54:	222c      	movs	r2, #44	@ 0x2c
 8009d56:	2100      	movs	r1, #0
 8009d58:	4807      	ldr	r0, [pc, #28]	@ (8009d78 <hif_init+0x2c>)
 8009d5a:	f7ff fea1 	bl	8009aa0 <m2m_memset>
	nm_bsp_register_isr(isr);
 8009d5e:	4807      	ldr	r0, [pc, #28]	@ (8009d7c <hif_init+0x30>)
 8009d60:	f7ff fd5e 	bl	8009820 <nm_bsp_register_isr>
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
 8009d64:	4906      	ldr	r1, [pc, #24]	@ (8009d80 <hif_init+0x34>)
 8009d66:	2003      	movs	r0, #3
 8009d68:	f000 fc5a 	bl	800a620 <hif_register_cb>
	return M2M_SUCCESS;
 8009d6c:	2300      	movs	r3, #0
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3708      	adds	r7, #8
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}
 8009d76:	bf00      	nop
 8009d78:	20000bc4 	.word	0x20000bc4
 8009d7c:	08009bcd 	.word	0x08009bcd
 8009d80:	08009c4d 	.word	0x08009c4d

08009d84 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b088      	sub	sp, #32
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	603a      	str	r2, [r7, #0]
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	4603      	mov	r3, r0
 8009d90:	71fb      	strb	r3, [r7, #7]
 8009d92:	460b      	mov	r3, r1
 8009d94:	71bb      	strb	r3, [r7, #6]
 8009d96:	4613      	mov	r3, r2
 8009d98:	80bb      	strh	r3, [r7, #4]
	sint8		ret = M2M_ERR_SEND;
 8009d9a:	23ff      	movs	r3, #255	@ 0xff
 8009d9c:	77fb      	strb	r3, [r7, #31]
	tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
 8009d9e:	79bb      	ldrb	r3, [r7, #6]
 8009da0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	767b      	strb	r3, [r7, #25]
	strHif.u8Gid		= u8Gid;
 8009da8:	79fb      	ldrb	r3, [r7, #7]
 8009daa:	763b      	strb	r3, [r7, #24]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
 8009dac:	2308      	movs	r3, #8
 8009dae:	837b      	strh	r3, [r7, #26]
	if(pu8DataBuf != NULL)
 8009db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d008      	beq.n	8009dc8 <hif_send+0x44>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
 8009db6:	8b7a      	ldrh	r2, [r7, #26]
 8009db8:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8009dba:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8009dbc:	440b      	add	r3, r1
 8009dbe:	b29b      	uxth	r3, r3
 8009dc0:	4413      	add	r3, r2
 8009dc2:	b29b      	uxth	r3, r3
 8009dc4:	837b      	strh	r3, [r7, #26]
 8009dc6:	e004      	b.n	8009dd2 <hif_send+0x4e>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
 8009dc8:	8b7a      	ldrh	r2, [r7, #26]
 8009dca:	88bb      	ldrh	r3, [r7, #4]
 8009dcc:	4413      	add	r3, r2
 8009dce:	b29b      	uxth	r3, r3
 8009dd0:	837b      	strh	r3, [r7, #26]
	}
    if (strHif.u16Length <= M2M_HIF_MAX_PACKET_SIZE)
 8009dd2:	8b7b      	ldrh	r3, [r7, #26]
 8009dd4:	f240 623c 	movw	r2, #1596	@ 0x63c
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	f200 8103 	bhi.w	8009fe4 <hif_send+0x260>
    {
	ret = hif_chip_wake();
 8009dde:	f7ff ff43 	bl	8009c68 <hif_chip_wake>
 8009de2:	4603      	mov	r3, r0
 8009de4:	77fb      	strb	r3, [r7, #31]
	if(ret == M2M_SUCCESS)
 8009de6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	f040 80ed 	bne.w	8009fca <hif_send+0x246>
	{
		volatile uint32 reg, dma_addr = 0;
 8009df0:	2300      	movs	r3, #0
 8009df2:	613b      	str	r3, [r7, #16]
		volatile uint16 cnt = 0;
 8009df4:	2300      	movs	r3, #0
 8009df6:	81fb      	strh	r3, [r7, #14]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	617b      	str	r3, [r7, #20]
		reg |= (uint32)u8Gid;
 8009dfc:	79fa      	ldrb	r2, [r7, #7]
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	4313      	orrs	r3, r2
 8009e02:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)u8Opcode<<8);
 8009e04:	79bb      	ldrb	r3, [r7, #6]
 8009e06:	021a      	lsls	r2, r3, #8
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	4313      	orrs	r3, r2
 8009e0c:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)strHif.u16Length<<16);
 8009e0e:	8b7b      	ldrh	r3, [r7, #26]
 8009e10:	041a      	lsls	r2, r3, #16
 8009e12:	697b      	ldr	r3, [r7, #20]
 8009e14:	4313      	orrs	r3, r2
 8009e16:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(NMI_STATE_REG,reg);
 8009e18:	697b      	ldr	r3, [r7, #20]
 8009e1a:	4619      	mov	r1, r3
 8009e1c:	f241 008c 	movw	r0, #4236	@ 0x108c
 8009e20:	f001 fe3a 	bl	800ba98 <nm_write_reg>
 8009e24:	4603      	mov	r3, r0
 8009e26:	77fb      	strb	r3, [r7, #31]
		if(M2M_SUCCESS != ret) goto ERR1;
 8009e28:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	f040 80f3 	bne.w	800a018 <hif_send+0x294>

		reg = 0UL;
 8009e32:	2300      	movs	r3, #0
 8009e34:	617b      	str	r3, [r7, #20]
		reg |= NBIT1;
 8009e36:	697b      	ldr	r3, [r7, #20]
 8009e38:	f043 0302 	orr.w	r3, r3, #2
 8009e3c:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	4619      	mov	r1, r3
 8009e42:	f241 0078 	movw	r0, #4216	@ 0x1078
 8009e46:	f001 fe27 	bl	800ba98 <nm_write_reg>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	77fb      	strb	r3, [r7, #31]
		if(M2M_SUCCESS != ret) goto ERR1;
 8009e4e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	f040 80e2 	bne.w	800a01c <hif_send+0x298>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
 8009e58:	2300      	movs	r3, #0
 8009e5a:	613b      	str	r3, [r7, #16]
		
		for(cnt = 0; cnt < 1000; cnt ++)
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	81fb      	strh	r3, [r7, #14]
 8009e60:	e03b      	b.n	8009eda <hif_send+0x156>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
 8009e62:	f107 0314 	add.w	r3, r7, #20
 8009e66:	4619      	mov	r1, r3
 8009e68:	f241 0078 	movw	r0, #4216	@ 0x1078
 8009e6c:	f001 fe06 	bl	800ba7c <nm_read_reg_with_ret>
 8009e70:	4603      	mov	r3, r0
 8009e72:	77fb      	strb	r3, [r7, #31]
			if(ret != M2M_SUCCESS) break;
 8009e74:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d134      	bne.n	8009ee6 <hif_send+0x162>
			/*
			 * If it takes too long to get a response, the slow down to 
			 * avoid back-to-back register read operations.
			 */
			if(cnt >= 500) {
 8009e7c:	89fb      	ldrh	r3, [r7, #14]
 8009e7e:	b29b      	uxth	r3, r3
 8009e80:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8009e84:	d310      	bcc.n	8009ea8 <hif_send+0x124>
				if(cnt < 501) {
 8009e86:	89fb      	ldrh	r3, [r7, #14]
 8009e88:	b29b      	uxth	r3, r3
 8009e8a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8009e8e:	d808      	bhi.n	8009ea2 <hif_send+0x11e>
					M2M_INFO("Slowing down...\n");
 8009e90:	486a      	ldr	r0, [pc, #424]	@ (800a03c <hif_send+0x2b8>)
 8009e92:	f004 f8e7 	bl	800e064 <iprintf>
 8009e96:	486a      	ldr	r0, [pc, #424]	@ (800a040 <hif_send+0x2bc>)
 8009e98:	f004 f954 	bl	800e144 <puts>
 8009e9c:	200d      	movs	r0, #13
 8009e9e:	f004 f8f3 	bl	800e088 <putchar>
				}
				nm_bsp_sleep(1);
 8009ea2:	2001      	movs	r0, #1
 8009ea4:	f7ff fcb0 	bl	8009808 <nm_bsp_sleep>
			}
			if (!(reg & NBIT1))
 8009ea8:	697b      	ldr	r3, [r7, #20]
 8009eaa:	f003 0302 	and.w	r3, r3, #2
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d10e      	bne.n	8009ed0 <hif_send+0x14c>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
 8009eb2:	f107 0310 	add.w	r3, r7, #16
 8009eb6:	4619      	mov	r1, r3
 8009eb8:	4862      	ldr	r0, [pc, #392]	@ (800a044 <hif_send+0x2c0>)
 8009eba:	f001 fddf 	bl	800ba7c <nm_read_reg_with_ret>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	77fb      	strb	r3, [r7, #31]
				if(ret != M2M_SUCCESS) {
 8009ec2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d00f      	beq.n	8009eea <hif_send+0x166>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	613b      	str	r3, [r7, #16]
					goto ERR1;
 8009ece:	e0ac      	b.n	800a02a <hif_send+0x2a6>
		for(cnt = 0; cnt < 1000; cnt ++)
 8009ed0:	89fb      	ldrh	r3, [r7, #14]
 8009ed2:	b29b      	uxth	r3, r3
 8009ed4:	3301      	adds	r3, #1
 8009ed6:	b29b      	uxth	r3, r3
 8009ed8:	81fb      	strh	r3, [r7, #14]
 8009eda:	89fb      	ldrh	r3, [r7, #14]
 8009edc:	b29b      	uxth	r3, r3
 8009ede:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009ee2:	d3be      	bcc.n	8009e62 <hif_send+0xde>
 8009ee4:	e002      	b.n	8009eec <hif_send+0x168>
			if(ret != M2M_SUCCESS) break;
 8009ee6:	bf00      	nop
 8009ee8:	e000      	b.n	8009eec <hif_send+0x168>
				}
				/*in case of success break */
				break;
 8009eea:	bf00      	nop
			}
		}

		if (dma_addr != 0)
 8009eec:	693b      	ldr	r3, [r7, #16]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d055      	beq.n	8009f9e <hif_send+0x21a>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	60bb      	str	r3, [r7, #8]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
 8009ef6:	8b7b      	ldrh	r3, [r7, #26]
 8009ef8:	837b      	strh	r3, [r7, #26]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	f107 0118 	add.w	r1, r7, #24
 8009f00:	2208      	movs	r2, #8
 8009f02:	4618      	mov	r0, r3
 8009f04:	f001 fe44 	bl	800bb90 <nm_write_block>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	77fb      	strb	r3, [r7, #31]
			if(M2M_SUCCESS != ret) goto ERR1;
 8009f0c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	f040 8085 	bne.w	800a020 <hif_send+0x29c>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	3308      	adds	r3, #8
 8009f1a:	60bb      	str	r3, [r7, #8]
			if(pu8CtrlBuf != NULL)
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d00f      	beq.n	8009f42 <hif_send+0x1be>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	88ba      	ldrh	r2, [r7, #4]
 8009f26:	6839      	ldr	r1, [r7, #0]
 8009f28:	4618      	mov	r0, r3
 8009f2a:	f001 fe31 	bl	800bb90 <nm_write_block>
 8009f2e:	4603      	mov	r3, r0
 8009f30:	77fb      	strb	r3, [r7, #31]
				if(M2M_SUCCESS != ret) goto ERR1;
 8009f32:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d174      	bne.n	800a024 <hif_send+0x2a0>
				u32CurrAddr += u16CtrlBufSize;
 8009f3a:	88ba      	ldrh	r2, [r7, #4]
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	4413      	add	r3, r2
 8009f40:	60bb      	str	r3, [r7, #8]
			}
			if(pu8DataBuf != NULL)
 8009f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d016      	beq.n	8009f76 <hif_send+0x1f2>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
 8009f48:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8009f4a:	88bb      	ldrh	r3, [r7, #4]
 8009f4c:	1ad3      	subs	r3, r2, r3
 8009f4e:	461a      	mov	r2, r3
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	4413      	add	r3, r2
 8009f54:	60bb      	str	r3, [r7, #8]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8009f5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	f001 fe17 	bl	800bb90 <nm_write_block>
 8009f62:	4603      	mov	r3, r0
 8009f64:	77fb      	strb	r3, [r7, #31]
				if(M2M_SUCCESS != ret) goto ERR1;
 8009f66:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d15c      	bne.n	800a028 <hif_send+0x2a4>
				u32CurrAddr += u16DataSize;
 8009f6e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	4413      	add	r3, r2
 8009f74:	60bb      	str	r3, [r7, #8]
			}

			reg = dma_addr << 2;
 8009f76:	693b      	ldr	r3, [r7, #16]
 8009f78:	009b      	lsls	r3, r3, #2
 8009f7a:	617b      	str	r3, [r7, #20]
			reg |= NBIT1;
 8009f7c:	697b      	ldr	r3, [r7, #20]
 8009f7e:	f043 0302 	orr.w	r3, r3, #2
 8009f82:	617b      	str	r3, [r7, #20]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	4619      	mov	r1, r3
 8009f88:	f241 006c 	movw	r0, #4204	@ 0x106c
 8009f8c:	f001 fd84 	bl	800ba98 <nm_write_reg>
 8009f90:	4603      	mov	r3, r0
 8009f92:	77fb      	strb	r3, [r7, #31]
			if(M2M_SUCCESS != ret) goto ERR1;
 8009f94:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d036      	beq.n	800a00a <hif_send+0x286>
 8009f9c:	e045      	b.n	800a02a <hif_send+0x2a6>
		}
		else
		{
			ret = hif_chip_sleep();
 8009f9e:	f7ff fea9 	bl	8009cf4 <hif_chip_sleep>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	77fb      	strb	r3, [r7, #31]
			M2M_DBG("Failed to alloc rx size %d\r",ret);
 8009fa6:	f240 128f 	movw	r2, #399	@ 0x18f
 8009faa:	4927      	ldr	r1, [pc, #156]	@ (800a048 <hif_send+0x2c4>)
 8009fac:	4827      	ldr	r0, [pc, #156]	@ (800a04c <hif_send+0x2c8>)
 8009fae:	f004 f859 	bl	800e064 <iprintf>
 8009fb2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009fb6:	4619      	mov	r1, r3
 8009fb8:	4825      	ldr	r0, [pc, #148]	@ (800a050 <hif_send+0x2cc>)
 8009fba:	f004 f853 	bl	800e064 <iprintf>
 8009fbe:	200d      	movs	r0, #13
 8009fc0:	f004 f862 	bl	800e088 <putchar>
			ret = M2M_ERR_MEM_ALLOC;
 8009fc4:	23fd      	movs	r3, #253	@ 0xfd
 8009fc6:	77fb      	strb	r3, [r7, #31]
			goto ERR2;
 8009fc8:	e031      	b.n	800a02e <hif_send+0x2aa>
		}
	}
	else
	{
            M2M_ERR("(HIF)Failed to wakeup the chip\n");
 8009fca:	f44f 72cb 	mov.w	r2, #406	@ 0x196
 8009fce:	491e      	ldr	r1, [pc, #120]	@ (800a048 <hif_send+0x2c4>)
 8009fd0:	4820      	ldr	r0, [pc, #128]	@ (800a054 <hif_send+0x2d0>)
 8009fd2:	f004 f847 	bl	800e064 <iprintf>
 8009fd6:	4820      	ldr	r0, [pc, #128]	@ (800a058 <hif_send+0x2d4>)
 8009fd8:	f004 f8b4 	bl	800e144 <puts>
 8009fdc:	200d      	movs	r0, #13
 8009fde:	f004 f853 	bl	800e088 <putchar>
            goto ERR2;
 8009fe2:	e024      	b.n	800a02e <hif_send+0x2aa>
        }
	}
	else
	{
        M2M_ERR("HIF message length (%d) exceeds max length (%d)\n",strHif.u16Length, M2M_HIF_MAX_PACKET_SIZE);
 8009fe4:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8009fe8:	4917      	ldr	r1, [pc, #92]	@ (800a048 <hif_send+0x2c4>)
 8009fea:	481a      	ldr	r0, [pc, #104]	@ (800a054 <hif_send+0x2d0>)
 8009fec:	f004 f83a 	bl	800e064 <iprintf>
 8009ff0:	8b7b      	ldrh	r3, [r7, #26]
 8009ff2:	f240 623c 	movw	r2, #1596	@ 0x63c
 8009ff6:	4619      	mov	r1, r3
 8009ff8:	4818      	ldr	r0, [pc, #96]	@ (800a05c <hif_send+0x2d8>)
 8009ffa:	f004 f833 	bl	800e064 <iprintf>
 8009ffe:	200d      	movs	r0, #13
 800a000:	f004 f842 	bl	800e088 <putchar>
        ret = M2M_ERR_SEND;
 800a004:	23ff      	movs	r3, #255	@ 0xff
 800a006:	77fb      	strb	r3, [r7, #31]
		goto ERR2;
 800a008:	e011      	b.n	800a02e <hif_send+0x2aa>
	}
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
 800a00a:	f7ff fe73 	bl	8009cf4 <hif_chip_sleep>
 800a00e:	4603      	mov	r3, r0
 800a010:	77fb      	strb	r3, [r7, #31]
	return ret;
 800a012:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800a016:	e00c      	b.n	800a032 <hif_send+0x2ae>
		if(M2M_SUCCESS != ret) goto ERR1;
 800a018:	bf00      	nop
 800a01a:	e006      	b.n	800a02a <hif_send+0x2a6>
		if(M2M_SUCCESS != ret) goto ERR1;
 800a01c:	bf00      	nop
 800a01e:	e004      	b.n	800a02a <hif_send+0x2a6>
			if(M2M_SUCCESS != ret) goto ERR1;
 800a020:	bf00      	nop
 800a022:	e002      	b.n	800a02a <hif_send+0x2a6>
				if(M2M_SUCCESS != ret) goto ERR1;
 800a024:	bf00      	nop
 800a026:	e000      	b.n	800a02a <hif_send+0x2a6>
				if(M2M_SUCCESS != ret) goto ERR1;
 800a028:	bf00      	nop
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
 800a02a:	f7ff fe4d 	bl	8009cc8 <hif_chip_sleep_sc>
ERR2:
	/*logical error*/
	return ret;
 800a02e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800a032:	4618      	mov	r0, r3
 800a034:	3720      	adds	r7, #32
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}
 800a03a:	bf00      	nop
 800a03c:	0800f004 	.word	0x0800f004
 800a040:	0800f010 	.word	0x0800f010
 800a044:	00150400 	.word	0x00150400
 800a048:	080100d8 	.word	0x080100d8
 800a04c:	0800f020 	.word	0x0800f020
 800a050:	0800f034 	.word	0x0800f034
 800a054:	0800f050 	.word	0x0800f050
 800a058:	0800f064 	.word	0x0800f064
 800a05c:	0800f084 	.word	0x0800f084

0800a060 <hif_isr>:
*	@date	15 July 2012
*	@return	1 in case of interrupt received else 0 will be returned
*	@version	1.0
*/
static sint8 hif_isr(void)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b086      	sub	sp, #24
 800a064:	af02      	add	r7, sp, #8
	sint8 ret = M2M_SUCCESS;
 800a066:	2300      	movs	r3, #0
 800a068:	73fb      	strb	r3, [r7, #15]
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
 800a06a:	f107 0308 	add.w	r3, r7, #8
 800a06e:	4619      	mov	r1, r3
 800a070:	f241 0070 	movw	r0, #4208	@ 0x1070
 800a074:	f001 fd02 	bl	800ba7c <nm_read_reg_with_ret>
 800a078:	4603      	mov	r3, r0
 800a07a:	73fb      	strb	r3, [r7, #15]
	if(M2M_SUCCESS == ret)
 800a07c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a080:	2b00      	cmp	r3, #0
 800a082:	f040 81b2 	bne.w	800a3ea <hif_isr+0x38a>
	{
		if(reg & 0x1)	/* New interrupt has been received */
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	f003 0301 	and.w	r3, r3, #1
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	f000 819d 	beq.w	800a3cc <hif_isr+0x36c>
		{
			uint16 size;

			/*Clearing RX interrupt*/
			reg &= ~NBIT0;
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	f023 0301 	bic.w	r3, r3, #1
 800a098:	60bb      	str	r3, [r7, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	4619      	mov	r1, r3
 800a09e:	f241 0070 	movw	r0, #4208	@ 0x1070
 800a0a2:	f001 fcf9 	bl	800ba98 <nm_write_reg>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	73fb      	strb	r3, [r7, #15]
			if(ret != M2M_SUCCESS)goto ERR1;
 800a0aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	f040 81a8 	bne.w	800a404 <hif_isr+0x3a4>
			gstrHifCxt.u8HifRXDone = 1;
 800a0b4:	4ba1      	ldr	r3, [pc, #644]	@ (800a33c <hif_isr+0x2dc>)
 800a0b6:	2201      	movs	r2, #1
 800a0b8:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	089b      	lsrs	r3, r3, #2
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a0c4:	81bb      	strh	r3, [r7, #12]
			if (size > 0) {
 800a0c6:	89bb      	ldrh	r3, [r7, #12]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	f000 8170 	beq.w	800a3ae <hif_isr+0x34e>
				uint32 address = 0;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	603b      	str	r3, [r7, #0]
				/**
				start bus transfer
				**/
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
 800a0d2:	463b      	mov	r3, r7
 800a0d4:	4619      	mov	r1, r3
 800a0d6:	f241 0084 	movw	r0, #4228	@ 0x1084
 800a0da:	f001 fccf 	bl	800ba7c <nm_read_reg_with_ret>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	73fb      	strb	r3, [r7, #15]
				if(M2M_SUCCESS != ret)
 800a0e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d00c      	beq.n	800a104 <hif_isr+0xa4>
				{
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
 800a0ea:	f240 12cd 	movw	r2, #461	@ 0x1cd
 800a0ee:	4994      	ldr	r1, [pc, #592]	@ (800a340 <hif_isr+0x2e0>)
 800a0f0:	4894      	ldr	r0, [pc, #592]	@ (800a344 <hif_isr+0x2e4>)
 800a0f2:	f003 ffb7 	bl	800e064 <iprintf>
 800a0f6:	4894      	ldr	r0, [pc, #592]	@ (800a348 <hif_isr+0x2e8>)
 800a0f8:	f004 f824 	bl	800e144 <puts>
 800a0fc:	200d      	movs	r0, #13
 800a0fe:	f003 ffc3 	bl	800e088 <putchar>
					goto ERR1;
 800a102:	e180      	b.n	800a406 <hif_isr+0x3a6>
				}
				gstrHifCxt.u32RxAddr = address;
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	4a8d      	ldr	r2, [pc, #564]	@ (800a33c <hif_isr+0x2dc>)
 800a108:	6093      	str	r3, [r2, #8]
				gstrHifCxt.u32RxSize = size;
 800a10a:	89bb      	ldrh	r3, [r7, #12]
 800a10c:	4a8b      	ldr	r2, [pc, #556]	@ (800a33c <hif_isr+0x2dc>)
 800a10e:	60d3      	str	r3, [r2, #12]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	1d39      	adds	r1, r7, #4
 800a114:	2204      	movs	r2, #4
 800a116:	4618      	mov	r0, r3
 800a118:	f001 fcde 	bl	800bad8 <nm_read_block>
 800a11c:	4603      	mov	r3, r0
 800a11e:	73fb      	strb	r3, [r7, #15]
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
 800a120:	88fb      	ldrh	r3, [r7, #6]
 800a122:	b29b      	uxth	r3, r3
 800a124:	80fb      	strh	r3, [r7, #6]
				if(M2M_SUCCESS != ret)
 800a126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d00c      	beq.n	800a148 <hif_isr+0xe8>
				{
					M2M_ERR("(hif) address bus fail\n");
 800a12e:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 800a132:	4983      	ldr	r1, [pc, #524]	@ (800a340 <hif_isr+0x2e0>)
 800a134:	4883      	ldr	r0, [pc, #524]	@ (800a344 <hif_isr+0x2e4>)
 800a136:	f003 ff95 	bl	800e064 <iprintf>
 800a13a:	4884      	ldr	r0, [pc, #528]	@ (800a34c <hif_isr+0x2ec>)
 800a13c:	f004 f802 	bl	800e144 <puts>
 800a140:	200d      	movs	r0, #13
 800a142:	f003 ffa1 	bl	800e088 <putchar>
					goto ERR1;
 800a146:	e15e      	b.n	800a406 <hif_isr+0x3a6>
				}
				if(strHif.u16Length != size)
 800a148:	88fb      	ldrh	r3, [r7, #6]
 800a14a:	b29b      	uxth	r3, r3
 800a14c:	89ba      	ldrh	r2, [r7, #12]
 800a14e:	429a      	cmp	r2, r3
 800a150:	d01f      	beq.n	800a192 <hif_isr+0x132>
				{
					if((size - strHif.u16Length) > 4)
 800a152:	89bb      	ldrh	r3, [r7, #12]
 800a154:	88fa      	ldrh	r2, [r7, #6]
 800a156:	b292      	uxth	r2, r2
 800a158:	1a9b      	subs	r3, r3, r2
 800a15a:	2b04      	cmp	r3, #4
 800a15c:	dd19      	ble.n	800a192 <hif_isr+0x132>
					{
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
 800a15e:	f240 12dd 	movw	r2, #477	@ 0x1dd
 800a162:	4977      	ldr	r1, [pc, #476]	@ (800a340 <hif_isr+0x2e0>)
 800a164:	4877      	ldr	r0, [pc, #476]	@ (800a344 <hif_isr+0x2e4>)
 800a166:	f003 ff7d 	bl	800e064 <iprintf>
 800a16a:	89b9      	ldrh	r1, [r7, #12]
 800a16c:	88fb      	ldrh	r3, [r7, #6]
 800a16e:	b29b      	uxth	r3, r3
 800a170:	461a      	mov	r2, r3
 800a172:	793b      	ldrb	r3, [r7, #4]
 800a174:	b2db      	uxtb	r3, r3
 800a176:	4618      	mov	r0, r3
 800a178:	797b      	ldrb	r3, [r7, #5]
 800a17a:	b2db      	uxtb	r3, r3
 800a17c:	9300      	str	r3, [sp, #0]
 800a17e:	4603      	mov	r3, r0
 800a180:	4873      	ldr	r0, [pc, #460]	@ (800a350 <hif_isr+0x2f0>)
 800a182:	f003 ff6f 	bl	800e064 <iprintf>
 800a186:	200d      	movs	r0, #13
 800a188:	f003 ff7e 	bl	800e088 <putchar>
							size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
						ret = M2M_ERR_BUS_FAIL;
 800a18c:	23fa      	movs	r3, #250	@ 0xfa
 800a18e:	73fb      	strb	r3, [r7, #15]
						goto ERR1;
 800a190:	e139      	b.n	800a406 <hif_isr+0x3a6>
					}
				}

				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
 800a192:	793b      	ldrb	r3, [r7, #4]
 800a194:	b2db      	uxtb	r3, r3
 800a196:	2b01      	cmp	r3, #1
 800a198:	d11c      	bne.n	800a1d4 <hif_isr+0x174>
				{
					if(gstrHifCxt.pfWifiCb)
 800a19a:	4b68      	ldr	r3, [pc, #416]	@ (800a33c <hif_isr+0x2dc>)
 800a19c:	691b      	ldr	r3, [r3, #16]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d00b      	beq.n	800a1ba <hif_isr+0x15a>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800a1a2:	4b66      	ldr	r3, [pc, #408]	@ (800a33c <hif_isr+0x2dc>)
 800a1a4:	691b      	ldr	r3, [r3, #16]
 800a1a6:	797a      	ldrb	r2, [r7, #5]
 800a1a8:	b2d0      	uxtb	r0, r2
 800a1aa:	88fa      	ldrh	r2, [r7, #6]
 800a1ac:	b292      	uxth	r2, r2
 800a1ae:	3a08      	subs	r2, #8
 800a1b0:	b291      	uxth	r1, r2
 800a1b2:	683a      	ldr	r2, [r7, #0]
 800a1b4:	3208      	adds	r2, #8
 800a1b6:	4798      	blx	r3
 800a1b8:	e0da      	b.n	800a370 <hif_isr+0x310>
					else
						M2M_ERR("WIFI callback is not registered\n");
 800a1ba:	f240 12e9 	movw	r2, #489	@ 0x1e9
 800a1be:	4960      	ldr	r1, [pc, #384]	@ (800a340 <hif_isr+0x2e0>)
 800a1c0:	4860      	ldr	r0, [pc, #384]	@ (800a344 <hif_isr+0x2e4>)
 800a1c2:	f003 ff4f 	bl	800e064 <iprintf>
 800a1c6:	4863      	ldr	r0, [pc, #396]	@ (800a354 <hif_isr+0x2f4>)
 800a1c8:	f003 ffbc 	bl	800e144 <puts>
 800a1cc:	200d      	movs	r0, #13
 800a1ce:	f003 ff5b 	bl	800e088 <putchar>
 800a1d2:	e0cd      	b.n	800a370 <hif_isr+0x310>
				}
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
 800a1d4:	793b      	ldrb	r3, [r7, #4]
 800a1d6:	b2db      	uxtb	r3, r3
 800a1d8:	2b02      	cmp	r3, #2
 800a1da:	d11c      	bne.n	800a216 <hif_isr+0x1b6>
				{
					if(gstrHifCxt.pfIpCb)
 800a1dc:	4b57      	ldr	r3, [pc, #348]	@ (800a33c <hif_isr+0x2dc>)
 800a1de:	695b      	ldr	r3, [r3, #20]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d00b      	beq.n	800a1fc <hif_isr+0x19c>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800a1e4:	4b55      	ldr	r3, [pc, #340]	@ (800a33c <hif_isr+0x2dc>)
 800a1e6:	695b      	ldr	r3, [r3, #20]
 800a1e8:	797a      	ldrb	r2, [r7, #5]
 800a1ea:	b2d0      	uxtb	r0, r2
 800a1ec:	88fa      	ldrh	r2, [r7, #6]
 800a1ee:	b292      	uxth	r2, r2
 800a1f0:	3a08      	subs	r2, #8
 800a1f2:	b291      	uxth	r1, r2
 800a1f4:	683a      	ldr	r2, [r7, #0]
 800a1f6:	3208      	adds	r2, #8
 800a1f8:	4798      	blx	r3
 800a1fa:	e0b9      	b.n	800a370 <hif_isr+0x310>
					else
						M2M_ERR("Socket callback is not registered\n");
 800a1fc:	f44f 72f8 	mov.w	r2, #496	@ 0x1f0
 800a200:	494f      	ldr	r1, [pc, #316]	@ (800a340 <hif_isr+0x2e0>)
 800a202:	4850      	ldr	r0, [pc, #320]	@ (800a344 <hif_isr+0x2e4>)
 800a204:	f003 ff2e 	bl	800e064 <iprintf>
 800a208:	4853      	ldr	r0, [pc, #332]	@ (800a358 <hif_isr+0x2f8>)
 800a20a:	f003 ff9b 	bl	800e144 <puts>
 800a20e:	200d      	movs	r0, #13
 800a210:	f003 ff3a 	bl	800e088 <putchar>
 800a214:	e0ac      	b.n	800a370 <hif_isr+0x310>
				}
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
 800a216:	793b      	ldrb	r3, [r7, #4]
 800a218:	b2db      	uxtb	r3, r3
 800a21a:	2b04      	cmp	r3, #4
 800a21c:	d11c      	bne.n	800a258 <hif_isr+0x1f8>
				{
					if(gstrHifCxt.pfOtaCb)
 800a21e:	4b47      	ldr	r3, [pc, #284]	@ (800a33c <hif_isr+0x2dc>)
 800a220:	699b      	ldr	r3, [r3, #24]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d00b      	beq.n	800a23e <hif_isr+0x1de>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800a226:	4b45      	ldr	r3, [pc, #276]	@ (800a33c <hif_isr+0x2dc>)
 800a228:	699b      	ldr	r3, [r3, #24]
 800a22a:	797a      	ldrb	r2, [r7, #5]
 800a22c:	b2d0      	uxtb	r0, r2
 800a22e:	88fa      	ldrh	r2, [r7, #6]
 800a230:	b292      	uxth	r2, r2
 800a232:	3a08      	subs	r2, #8
 800a234:	b291      	uxth	r1, r2
 800a236:	683a      	ldr	r2, [r7, #0]
 800a238:	3208      	adds	r2, #8
 800a23a:	4798      	blx	r3
 800a23c:	e098      	b.n	800a370 <hif_isr+0x310>
					else
						M2M_ERR("Ota callback is not registered\n");
 800a23e:	f240 12f7 	movw	r2, #503	@ 0x1f7
 800a242:	493f      	ldr	r1, [pc, #252]	@ (800a340 <hif_isr+0x2e0>)
 800a244:	483f      	ldr	r0, [pc, #252]	@ (800a344 <hif_isr+0x2e4>)
 800a246:	f003 ff0d 	bl	800e064 <iprintf>
 800a24a:	4844      	ldr	r0, [pc, #272]	@ (800a35c <hif_isr+0x2fc>)
 800a24c:	f003 ff7a 	bl	800e144 <puts>
 800a250:	200d      	movs	r0, #13
 800a252:	f003 ff19 	bl	800e088 <putchar>
 800a256:	e08b      	b.n	800a370 <hif_isr+0x310>
				}
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
 800a258:	793b      	ldrb	r3, [r7, #4]
 800a25a:	b2db      	uxtb	r3, r3
 800a25c:	2b06      	cmp	r3, #6
 800a25e:	d11c      	bne.n	800a29a <hif_isr+0x23a>
				{
					if(gstrHifCxt.pfCryptoCb)
 800a260:	4b36      	ldr	r3, [pc, #216]	@ (800a33c <hif_isr+0x2dc>)
 800a262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a264:	2b00      	cmp	r3, #0
 800a266:	d00b      	beq.n	800a280 <hif_isr+0x220>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800a268:	4b34      	ldr	r3, [pc, #208]	@ (800a33c <hif_isr+0x2dc>)
 800a26a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a26c:	797a      	ldrb	r2, [r7, #5]
 800a26e:	b2d0      	uxtb	r0, r2
 800a270:	88fa      	ldrh	r2, [r7, #6]
 800a272:	b292      	uxth	r2, r2
 800a274:	3a08      	subs	r2, #8
 800a276:	b291      	uxth	r1, r2
 800a278:	683a      	ldr	r2, [r7, #0]
 800a27a:	3208      	adds	r2, #8
 800a27c:	4798      	blx	r3
 800a27e:	e077      	b.n	800a370 <hif_isr+0x310>
					else
						M2M_ERR("Crypto callback is not registered\n");
 800a280:	f44f 72ff 	mov.w	r2, #510	@ 0x1fe
 800a284:	492e      	ldr	r1, [pc, #184]	@ (800a340 <hif_isr+0x2e0>)
 800a286:	482f      	ldr	r0, [pc, #188]	@ (800a344 <hif_isr+0x2e4>)
 800a288:	f003 feec 	bl	800e064 <iprintf>
 800a28c:	4834      	ldr	r0, [pc, #208]	@ (800a360 <hif_isr+0x300>)
 800a28e:	f003 ff59 	bl	800e144 <puts>
 800a292:	200d      	movs	r0, #13
 800a294:	f003 fef8 	bl	800e088 <putchar>
 800a298:	e06a      	b.n	800a370 <hif_isr+0x310>
				}
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
 800a29a:	793b      	ldrb	r3, [r7, #4]
 800a29c:	b2db      	uxtb	r3, r3
 800a29e:	2b07      	cmp	r3, #7
 800a2a0:	d11c      	bne.n	800a2dc <hif_isr+0x27c>
				{
					if(gstrHifCxt.pfSigmaCb)
 800a2a2:	4b26      	ldr	r3, [pc, #152]	@ (800a33c <hif_isr+0x2dc>)
 800a2a4:	69db      	ldr	r3, [r3, #28]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d00b      	beq.n	800a2c2 <hif_isr+0x262>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800a2aa:	4b24      	ldr	r3, [pc, #144]	@ (800a33c <hif_isr+0x2dc>)
 800a2ac:	69db      	ldr	r3, [r3, #28]
 800a2ae:	797a      	ldrb	r2, [r7, #5]
 800a2b0:	b2d0      	uxtb	r0, r2
 800a2b2:	88fa      	ldrh	r2, [r7, #6]
 800a2b4:	b292      	uxth	r2, r2
 800a2b6:	3a08      	subs	r2, #8
 800a2b8:	b291      	uxth	r1, r2
 800a2ba:	683a      	ldr	r2, [r7, #0]
 800a2bc:	3208      	adds	r2, #8
 800a2be:	4798      	blx	r3
 800a2c0:	e056      	b.n	800a370 <hif_isr+0x310>
					else
						M2M_ERR("Sigma callback is not registered\n");
 800a2c2:	f240 2205 	movw	r2, #517	@ 0x205
 800a2c6:	491e      	ldr	r1, [pc, #120]	@ (800a340 <hif_isr+0x2e0>)
 800a2c8:	481e      	ldr	r0, [pc, #120]	@ (800a344 <hif_isr+0x2e4>)
 800a2ca:	f003 fecb 	bl	800e064 <iprintf>
 800a2ce:	4825      	ldr	r0, [pc, #148]	@ (800a364 <hif_isr+0x304>)
 800a2d0:	f003 ff38 	bl	800e144 <puts>
 800a2d4:	200d      	movs	r0, #13
 800a2d6:	f003 fed7 	bl	800e088 <putchar>
 800a2da:	e049      	b.n	800a370 <hif_isr+0x310>
				}
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
 800a2dc:	793b      	ldrb	r3, [r7, #4]
 800a2de:	b2db      	uxtb	r3, r3
 800a2e0:	2b05      	cmp	r3, #5
 800a2e2:	d11c      	bne.n	800a31e <hif_isr+0x2be>
				{
				    if(gstrHifCxt.pfSslCb)
 800a2e4:	4b15      	ldr	r3, [pc, #84]	@ (800a33c <hif_isr+0x2dc>)
 800a2e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d00b      	beq.n	800a304 <hif_isr+0x2a4>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800a2ec:	4b13      	ldr	r3, [pc, #76]	@ (800a33c <hif_isr+0x2dc>)
 800a2ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2f0:	797a      	ldrb	r2, [r7, #5]
 800a2f2:	b2d0      	uxtb	r0, r2
 800a2f4:	88fa      	ldrh	r2, [r7, #6]
 800a2f6:	b292      	uxth	r2, r2
 800a2f8:	3a08      	subs	r2, #8
 800a2fa:	b291      	uxth	r1, r2
 800a2fc:	683a      	ldr	r2, [r7, #0]
 800a2fe:	3208      	adds	r2, #8
 800a300:	4798      	blx	r3
 800a302:	e035      	b.n	800a370 <hif_isr+0x310>
                    else
                        M2M_ERR("SSL callback is not registered\n");
 800a304:	f44f 7203 	mov.w	r2, #524	@ 0x20c
 800a308:	490d      	ldr	r1, [pc, #52]	@ (800a340 <hif_isr+0x2e0>)
 800a30a:	480e      	ldr	r0, [pc, #56]	@ (800a344 <hif_isr+0x2e4>)
 800a30c:	f003 feaa 	bl	800e064 <iprintf>
 800a310:	4815      	ldr	r0, [pc, #84]	@ (800a368 <hif_isr+0x308>)
 800a312:	f003 ff17 	bl	800e144 <puts>
 800a316:	200d      	movs	r0, #13
 800a318:	f003 feb6 	bl	800e088 <putchar>
 800a31c:	e028      	b.n	800a370 <hif_isr+0x310>
				}
				else
				{
					M2M_ERR("(hif) invalid group ID\n");
 800a31e:	f44f 7204 	mov.w	r2, #528	@ 0x210
 800a322:	4907      	ldr	r1, [pc, #28]	@ (800a340 <hif_isr+0x2e0>)
 800a324:	4807      	ldr	r0, [pc, #28]	@ (800a344 <hif_isr+0x2e4>)
 800a326:	f003 fe9d 	bl	800e064 <iprintf>
 800a32a:	4810      	ldr	r0, [pc, #64]	@ (800a36c <hif_isr+0x30c>)
 800a32c:	f003 ff0a 	bl	800e144 <puts>
 800a330:	200d      	movs	r0, #13
 800a332:	f003 fea9 	bl	800e088 <putchar>
					ret = M2M_ERR_BUS_FAIL;
 800a336:	23fa      	movs	r3, #250	@ 0xfa
 800a338:	73fb      	strb	r3, [r7, #15]
					goto ERR1;
 800a33a:	e064      	b.n	800a406 <hif_isr+0x3a6>
 800a33c:	20000bc4 	.word	0x20000bc4
 800a340:	080100e4 	.word	0x080100e4
 800a344:	0800f050 	.word	0x0800f050
 800a348:	0800f0b8 	.word	0x0800f0b8
 800a34c:	0800f0dc 	.word	0x0800f0dc
 800a350:	0800f0f4 	.word	0x0800f0f4
 800a354:	0800f134 	.word	0x0800f134
 800a358:	0800f154 	.word	0x0800f154
 800a35c:	0800f178 	.word	0x0800f178
 800a360:	0800f198 	.word	0x0800f198
 800a364:	0800f1bc 	.word	0x0800f1bc
 800a368:	0800f1e0 	.word	0x0800f1e0
 800a36c:	0800f200 	.word	0x0800f200
				}
				if(gstrHifCxt.u8HifRXDone)
 800a370:	4b28      	ldr	r3, [pc, #160]	@ (800a414 <hif_isr+0x3b4>)
 800a372:	789b      	ldrb	r3, [r3, #2]
 800a374:	b2db      	uxtb	r3, r3
 800a376:	2b00      	cmp	r3, #0
 800a378:	d045      	beq.n	800a406 <hif_isr+0x3a6>
				{
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
 800a37a:	f240 2216 	movw	r2, #534	@ 0x216
 800a37e:	4926      	ldr	r1, [pc, #152]	@ (800a418 <hif_isr+0x3b8>)
 800a380:	4826      	ldr	r0, [pc, #152]	@ (800a41c <hif_isr+0x3bc>)
 800a382:	f003 fe6f 	bl	800e064 <iprintf>
 800a386:	793b      	ldrb	r3, [r7, #4]
 800a388:	b2db      	uxtb	r3, r3
 800a38a:	4619      	mov	r1, r3
 800a38c:	797b      	ldrb	r3, [r7, #5]
 800a38e:	b2db      	uxtb	r3, r3
 800a390:	461a      	mov	r2, r3
 800a392:	4823      	ldr	r0, [pc, #140]	@ (800a420 <hif_isr+0x3c0>)
 800a394:	f003 fe66 	bl	800e064 <iprintf>
 800a398:	200d      	movs	r0, #13
 800a39a:	f003 fe75 	bl	800e088 <putchar>
					ret = hif_set_rx_done();
 800a39e:	f7ff fc25 	bl	8009bec <hif_set_rx_done>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	73fb      	strb	r3, [r7, #15]
					if(ret != M2M_SUCCESS) goto ERR1;
 800a3a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	e02b      	b.n	800a406 <hif_isr+0x3a6>
				}
			}
			else
			{
				M2M_ERR("(hif) Wrong Size\n");
 800a3ae:	f240 221d 	movw	r2, #541	@ 0x21d
 800a3b2:	4919      	ldr	r1, [pc, #100]	@ (800a418 <hif_isr+0x3b8>)
 800a3b4:	4819      	ldr	r0, [pc, #100]	@ (800a41c <hif_isr+0x3bc>)
 800a3b6:	f003 fe55 	bl	800e064 <iprintf>
 800a3ba:	481a      	ldr	r0, [pc, #104]	@ (800a424 <hif_isr+0x3c4>)
 800a3bc:	f003 fec2 	bl	800e144 <puts>
 800a3c0:	200d      	movs	r0, #13
 800a3c2:	f003 fe61 	bl	800e088 <putchar>
				ret = M2M_ERR_RCV;
 800a3c6:	23fe      	movs	r3, #254	@ 0xfe
 800a3c8:	73fb      	strb	r3, [r7, #15]
				goto ERR1;
 800a3ca:	e01c      	b.n	800a406 <hif_isr+0x3a6>
			}
		}
		else
		{
#ifndef WIN32
			M2M_ERR("(hif) False interrupt %lx",reg);
 800a3cc:	f240 2225 	movw	r2, #549	@ 0x225
 800a3d0:	4911      	ldr	r1, [pc, #68]	@ (800a418 <hif_isr+0x3b8>)
 800a3d2:	4812      	ldr	r0, [pc, #72]	@ (800a41c <hif_isr+0x3bc>)
 800a3d4:	f003 fe46 	bl	800e064 <iprintf>
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	4619      	mov	r1, r3
 800a3dc:	4812      	ldr	r0, [pc, #72]	@ (800a428 <hif_isr+0x3c8>)
 800a3de:	f003 fe41 	bl	800e064 <iprintf>
 800a3e2:	200d      	movs	r0, #13
 800a3e4:	f003 fe50 	bl	800e088 <putchar>
			goto ERR1;
 800a3e8:	e00d      	b.n	800a406 <hif_isr+0x3a6>
#endif
		}
	}
	else
	{
		M2M_ERR("(hif) Failed to Read interrupt reg\n");
 800a3ea:	f240 222d 	movw	r2, #557	@ 0x22d
 800a3ee:	490a      	ldr	r1, [pc, #40]	@ (800a418 <hif_isr+0x3b8>)
 800a3f0:	480a      	ldr	r0, [pc, #40]	@ (800a41c <hif_isr+0x3bc>)
 800a3f2:	f003 fe37 	bl	800e064 <iprintf>
 800a3f6:	480d      	ldr	r0, [pc, #52]	@ (800a42c <hif_isr+0x3cc>)
 800a3f8:	f003 fea4 	bl	800e144 <puts>
 800a3fc:	200d      	movs	r0, #13
 800a3fe:	f003 fe43 	bl	800e088 <putchar>
		goto ERR1;
 800a402:	e000      	b.n	800a406 <hif_isr+0x3a6>
			if(ret != M2M_SUCCESS)goto ERR1;
 800a404:	bf00      	nop
	}

ERR1:
	return ret;
 800a406:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a40a:	4618      	mov	r0, r3
 800a40c:	3710      	adds	r7, #16
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}
 800a412:	bf00      	nop
 800a414:	20000bc4 	.word	0x20000bc4
 800a418:	080100e4 	.word	0x080100e4
 800a41c:	0800f050 	.word	0x0800f050
 800a420:	0800f218 	.word	0x0800f218
 800a424:	0800f244 	.word	0x0800f244
 800a428:	0800f258 	.word	0x0800f258
 800a42c:	0800f274 	.word	0x0800f274

0800a430 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b082      	sub	sp, #8
 800a434:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;	
 800a436:	2300      	movs	r3, #0
 800a438:	71fb      	strb	r3, [r7, #7]
	
	gstrHifCxt.u8Yield = 0;
 800a43a:	4b29      	ldr	r3, [pc, #164]	@ (800a4e0 <hif_handle_isr+0xb0>)
 800a43c:	2200      	movs	r2, #0
 800a43e:	711a      	strb	r2, [r3, #4]
	while(gstrHifCxt.u8Interrupt && !gstrHifCxt.u8Yield)
 800a440:	e03e      	b.n	800a4c0 <hif_handle_isr+0x90>
         * during which the ISR could fire again.
         * If LEVEL interrupt is used instead of EDGE then the atomicity isn't needed since the interrupt
         * is turned off in the ISR and back on again only after the interrupt has been serviced in hif_isr(). */

#ifndef NM_LEVEL_INTERRUPT
		nm_bsp_interrupt_ctrl(0);
 800a442:	2000      	movs	r0, #0
 800a444:	f7ff fa1e 	bl	8009884 <nm_bsp_interrupt_ctrl>
#endif

		gstrHifCxt.u8Interrupt--;
 800a448:	4b25      	ldr	r3, [pc, #148]	@ (800a4e0 <hif_handle_isr+0xb0>)
 800a44a:	78db      	ldrb	r3, [r3, #3]
 800a44c:	b2db      	uxtb	r3, r3
 800a44e:	3b01      	subs	r3, #1
 800a450:	b2da      	uxtb	r2, r3
 800a452:	4b23      	ldr	r3, [pc, #140]	@ (800a4e0 <hif_handle_isr+0xb0>)
 800a454:	70da      	strb	r2, [r3, #3]

#ifndef NM_LEVEL_INTERRUPT
		nm_bsp_interrupt_ctrl(1);
 800a456:	2001      	movs	r0, #1
 800a458:	f7ff fa14 	bl	8009884 <nm_bsp_interrupt_ctrl>
#endif

		uint8 retries = 5;
 800a45c:	2305      	movs	r3, #5
 800a45e:	71bb      	strb	r3, [r7, #6]
		while(1)
		{
			ret = hif_isr();
 800a460:	f7ff fdfe 	bl	800a060 <hif_isr>
 800a464:	4603      	mov	r3, r0
 800a466:	71fb      	strb	r3, [r7, #7]
			if(ret == M2M_SUCCESS) {
 800a468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d026      	beq.n	800a4be <hif_handle_isr+0x8e>
				/*we will try forever until we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				retries--;
 800a470:	79bb      	ldrb	r3, [r7, #6]
 800a472:	3b01      	subs	r3, #1
 800a474:	71bb      	strb	r3, [r7, #6]
				if(!retries)
 800a476:	79bb      	ldrb	r3, [r7, #6]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d10f      	bne.n	800a49c <hif_handle_isr+0x6c>
				{
					M2M_ERR("(HIF) Failed to handle interrupt %d, aborting due to too many retries\n", ret);
 800a47c:	f240 2267 	movw	r2, #615	@ 0x267
 800a480:	4918      	ldr	r1, [pc, #96]	@ (800a4e4 <hif_handle_isr+0xb4>)
 800a482:	4819      	ldr	r0, [pc, #100]	@ (800a4e8 <hif_handle_isr+0xb8>)
 800a484:	f003 fdee 	bl	800e064 <iprintf>
 800a488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a48c:	4619      	mov	r1, r3
 800a48e:	4817      	ldr	r0, [pc, #92]	@ (800a4ec <hif_handle_isr+0xbc>)
 800a490:	f003 fde8 	bl	800e064 <iprintf>
 800a494:	200d      	movs	r0, #13
 800a496:	f003 fdf7 	bl	800e088 <putchar>
					break;
 800a49a:	e011      	b.n	800a4c0 <hif_handle_isr+0x90>
				}
				else
					M2M_ERR("(HIF) Failed to handle interrupt %d try again... (%u)\n", ret, retries);
 800a49c:	f240 226b 	movw	r2, #619	@ 0x26b
 800a4a0:	4910      	ldr	r1, [pc, #64]	@ (800a4e4 <hif_handle_isr+0xb4>)
 800a4a2:	4811      	ldr	r0, [pc, #68]	@ (800a4e8 <hif_handle_isr+0xb8>)
 800a4a4:	f003 fdde 	bl	800e064 <iprintf>
 800a4a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4ac:	79ba      	ldrb	r2, [r7, #6]
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	480f      	ldr	r0, [pc, #60]	@ (800a4f0 <hif_handle_isr+0xc0>)
 800a4b2:	f003 fdd7 	bl	800e064 <iprintf>
 800a4b6:	200d      	movs	r0, #13
 800a4b8:	f003 fde6 	bl	800e088 <putchar>
			ret = hif_isr();
 800a4bc:	e7d0      	b.n	800a460 <hif_handle_isr+0x30>
				break;
 800a4be:	bf00      	nop
	while(gstrHifCxt.u8Interrupt && !gstrHifCxt.u8Yield)
 800a4c0:	4b07      	ldr	r3, [pc, #28]	@ (800a4e0 <hif_handle_isr+0xb0>)
 800a4c2:	78db      	ldrb	r3, [r3, #3]
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d004      	beq.n	800a4d4 <hif_handle_isr+0xa4>
 800a4ca:	4b05      	ldr	r3, [pc, #20]	@ (800a4e0 <hif_handle_isr+0xb0>)
 800a4cc:	791b      	ldrb	r3, [r3, #4]
 800a4ce:	b2db      	uxtb	r3, r3
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d0b6      	beq.n	800a442 <hif_handle_isr+0x12>
			}
		}
	}

	return ret;
 800a4d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3708      	adds	r7, #8
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}
 800a4e0:	20000bc4 	.word	0x20000bc4
 800a4e4:	080100ec 	.word	0x080100ec
 800a4e8:	0800f050 	.word	0x0800f050
 800a4ec:	0800f298 	.word	0x0800f298
 800a4f0:	0800f2e0 	.word	0x0800f2e0

0800a4f4 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b086      	sub	sp, #24
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	60f8      	str	r0, [r7, #12]
 800a4fc:	60b9      	str	r1, [r7, #8]
 800a4fe:	4611      	mov	r1, r2
 800a500:	461a      	mov	r2, r3
 800a502:	460b      	mov	r3, r1
 800a504:	80fb      	strh	r3, [r7, #6]
 800a506:	4613      	mov	r3, r2
 800a508:	717b      	strb	r3, [r7, #5]
	sint8 ret = M2M_SUCCESS;
 800a50a:	2300      	movs	r3, #0
 800a50c:	75fb      	strb	r3, [r7, #23]
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d005      	beq.n	800a520 <hif_receive+0x2c>
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d002      	beq.n	800a520 <hif_receive+0x2c>
 800a51a:	88fb      	ldrh	r3, [r7, #6]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d116      	bne.n	800a54e <hif_receive+0x5a>
	{
		if(isDone)
 800a520:	797b      	ldrb	r3, [r7, #5]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d004      	beq.n	800a530 <hif_receive+0x3c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
 800a526:	f7ff fb61 	bl	8009bec <hif_set_rx_done>
 800a52a:	4603      	mov	r3, r0
 800a52c:	75fb      	strb	r3, [r7, #23]
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
 800a52e:	e065      	b.n	800a5fc <hif_receive+0x108>
			ret = M2M_ERR_FAIL;
 800a530:	23f4      	movs	r3, #244	@ 0xf4
 800a532:	75fb      	strb	r3, [r7, #23]
			M2M_ERR(" hif_receive: Invalid argument\n");
 800a534:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800a538:	4933      	ldr	r1, [pc, #204]	@ (800a608 <hif_receive+0x114>)
 800a53a:	4834      	ldr	r0, [pc, #208]	@ (800a60c <hif_receive+0x118>)
 800a53c:	f003 fd92 	bl	800e064 <iprintf>
 800a540:	4833      	ldr	r0, [pc, #204]	@ (800a610 <hif_receive+0x11c>)
 800a542:	f003 fdff 	bl	800e144 <puts>
 800a546:	200d      	movs	r0, #13
 800a548:	f003 fd9e 	bl	800e088 <putchar>
		goto ERR1;
 800a54c:	e056      	b.n	800a5fc <hif_receive+0x108>
	}

	if(u16Sz > gstrHifCxt.u32RxSize)
 800a54e:	88fa      	ldrh	r2, [r7, #6]
 800a550:	4b30      	ldr	r3, [pc, #192]	@ (800a614 <hif_receive+0x120>)
 800a552:	68db      	ldr	r3, [r3, #12]
 800a554:	429a      	cmp	r2, r3
 800a556:	d912      	bls.n	800a57e <hif_receive+0x8a>
	{
		ret = M2M_ERR_FAIL;
 800a558:	23f4      	movs	r3, #244	@ 0xf4
 800a55a:	75fb      	strb	r3, [r7, #23]
		M2M_ERR("APP Requested Size is larger than the received buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
 800a55c:	f44f 7225 	mov.w	r2, #660	@ 0x294
 800a560:	4929      	ldr	r1, [pc, #164]	@ (800a608 <hif_receive+0x114>)
 800a562:	482a      	ldr	r0, [pc, #168]	@ (800a60c <hif_receive+0x118>)
 800a564:	f003 fd7e 	bl	800e064 <iprintf>
 800a568:	88fb      	ldrh	r3, [r7, #6]
 800a56a:	4a2a      	ldr	r2, [pc, #168]	@ (800a614 <hif_receive+0x120>)
 800a56c:	68d2      	ldr	r2, [r2, #12]
 800a56e:	4619      	mov	r1, r3
 800a570:	4829      	ldr	r0, [pc, #164]	@ (800a618 <hif_receive+0x124>)
 800a572:	f003 fd77 	bl	800e064 <iprintf>
 800a576:	200d      	movs	r0, #13
 800a578:	f003 fd86 	bl	800e088 <putchar>
		goto ERR1;
 800a57c:	e03e      	b.n	800a5fc <hif_receive+0x108>
	}
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
 800a57e:	4b25      	ldr	r3, [pc, #148]	@ (800a614 <hif_receive+0x120>)
 800a580:	689b      	ldr	r3, [r3, #8]
 800a582:	68fa      	ldr	r2, [r7, #12]
 800a584:	429a      	cmp	r2, r3
 800a586:	d309      	bcc.n	800a59c <hif_receive+0xa8>
 800a588:	88fa      	ldrh	r2, [r7, #6]
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	441a      	add	r2, r3
 800a58e:	4b21      	ldr	r3, [pc, #132]	@ (800a614 <hif_receive+0x120>)
 800a590:	6899      	ldr	r1, [r3, #8]
 800a592:	4b20      	ldr	r3, [pc, #128]	@ (800a614 <hif_receive+0x120>)
 800a594:	68db      	ldr	r3, [r3, #12]
 800a596:	440b      	add	r3, r1
 800a598:	429a      	cmp	r2, r3
 800a59a:	d90e      	bls.n	800a5ba <hif_receive+0xc6>
	{
		ret = M2M_ERR_FAIL;
 800a59c:	23f4      	movs	r3, #244	@ 0xf4
 800a59e:	75fb      	strb	r3, [r7, #23]
		M2M_ERR("APP Requested Address beyond the received buffer address and length\n");
 800a5a0:	f240 229a 	movw	r2, #666	@ 0x29a
 800a5a4:	4918      	ldr	r1, [pc, #96]	@ (800a608 <hif_receive+0x114>)
 800a5a6:	4819      	ldr	r0, [pc, #100]	@ (800a60c <hif_receive+0x118>)
 800a5a8:	f003 fd5c 	bl	800e064 <iprintf>
 800a5ac:	481b      	ldr	r0, [pc, #108]	@ (800a61c <hif_receive+0x128>)
 800a5ae:	f003 fdc9 	bl	800e144 <puts>
 800a5b2:	200d      	movs	r0, #13
 800a5b4:	f003 fd68 	bl	800e088 <putchar>
		goto ERR1;
 800a5b8:	e020      	b.n	800a5fc <hif_receive+0x108>
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
 800a5ba:	88fb      	ldrh	r3, [r7, #6]
 800a5bc:	461a      	mov	r2, r3
 800a5be:	68b9      	ldr	r1, [r7, #8]
 800a5c0:	68f8      	ldr	r0, [r7, #12]
 800a5c2:	f001 fa89 	bl	800bad8 <nm_read_block>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	75fb      	strb	r3, [r7, #23]
	if(ret != M2M_SUCCESS)goto ERR1;
 800a5ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d111      	bne.n	800a5f6 <hif_receive+0x102>

	/* check if this is the last packet */
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
 800a5d2:	4b10      	ldr	r3, [pc, #64]	@ (800a614 <hif_receive+0x120>)
 800a5d4:	689a      	ldr	r2, [r3, #8]
 800a5d6:	4b0f      	ldr	r3, [pc, #60]	@ (800a614 <hif_receive+0x120>)
 800a5d8:	68db      	ldr	r3, [r3, #12]
 800a5da:	441a      	add	r2, r3
 800a5dc:	88f9      	ldrh	r1, [r7, #6]
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	440b      	add	r3, r1
 800a5e2:	429a      	cmp	r2, r3
 800a5e4:	d002      	beq.n	800a5ec <hif_receive+0xf8>
 800a5e6:	797b      	ldrb	r3, [r7, #5]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d006      	beq.n	800a5fa <hif_receive+0x106>
	{
		/* set RX done */
		ret = hif_set_rx_done();
 800a5ec:	f7ff fafe 	bl	8009bec <hif_set_rx_done>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	75fb      	strb	r3, [r7, #23]
 800a5f4:	e002      	b.n	800a5fc <hif_receive+0x108>
	if(ret != M2M_SUCCESS)goto ERR1;
 800a5f6:	bf00      	nop
 800a5f8:	e000      	b.n	800a5fc <hif_receive+0x108>
	}

ERR1:
 800a5fa:	bf00      	nop
	return ret;
 800a5fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a600:	4618      	mov	r0, r3
 800a602:	3718      	adds	r7, #24
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}
 800a608:	080100fc 	.word	0x080100fc
 800a60c:	0800f050 	.word	0x0800f050
 800a610:	0800f318 	.word	0x0800f318
 800a614:	20000bc4 	.word	0x20000bc4
 800a618:	0800f338 	.word	0x0800f338
 800a61c:	0800f380 	.word	0x0800f380

0800a620 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b084      	sub	sp, #16
 800a624:	af00      	add	r7, sp, #0
 800a626:	4603      	mov	r3, r0
 800a628:	6039      	str	r1, [r7, #0]
 800a62a:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 800a62c:	2300      	movs	r3, #0
 800a62e:	73fb      	strb	r3, [r7, #15]
	switch(u8Grp)
 800a630:	79fb      	ldrb	r3, [r7, #7]
 800a632:	3b01      	subs	r3, #1
 800a634:	2b06      	cmp	r3, #6
 800a636:	d82d      	bhi.n	800a694 <hif_register_cb+0x74>
 800a638:	a201      	add	r2, pc, #4	@ (adr r2, 800a640 <hif_register_cb+0x20>)
 800a63a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a63e:	bf00      	nop
 800a640:	0800a665 	.word	0x0800a665
 800a644:	0800a65d 	.word	0x0800a65d
 800a648:	0800a675 	.word	0x0800a675
 800a64c:	0800a66d 	.word	0x0800a66d
 800a650:	0800a68d 	.word	0x0800a68d
 800a654:	0800a67d 	.word	0x0800a67d
 800a658:	0800a685 	.word	0x0800a685
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
 800a65c:	4a19      	ldr	r2, [pc, #100]	@ (800a6c4 <hif_register_cb+0xa4>)
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	6153      	str	r3, [r2, #20]
			break;
 800a662:	e028      	b.n	800a6b6 <hif_register_cb+0x96>
		case M2M_REQ_GROUP_WIFI:
			gstrHifCxt.pfWifiCb = fn;
 800a664:	4a17      	ldr	r2, [pc, #92]	@ (800a6c4 <hif_register_cb+0xa4>)
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	6113      	str	r3, [r2, #16]
			break;
 800a66a:	e024      	b.n	800a6b6 <hif_register_cb+0x96>
		case M2M_REQ_GROUP_OTA:
			gstrHifCxt.pfOtaCb = fn;
 800a66c:	4a15      	ldr	r2, [pc, #84]	@ (800a6c4 <hif_register_cb+0xa4>)
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	6193      	str	r3, [r2, #24]
			break;
 800a672:	e020      	b.n	800a6b6 <hif_register_cb+0x96>
		case M2M_REQ_GROUP_HIF:
			gstrHifCxt.pfHifCb = fn;
 800a674:	4a13      	ldr	r2, [pc, #76]	@ (800a6c4 <hif_register_cb+0xa4>)
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	6213      	str	r3, [r2, #32]
			break;
 800a67a:	e01c      	b.n	800a6b6 <hif_register_cb+0x96>
		case M2M_REQ_GROUP_CRYPTO:
			gstrHifCxt.pfCryptoCb = fn;
 800a67c:	4a11      	ldr	r2, [pc, #68]	@ (800a6c4 <hif_register_cb+0xa4>)
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	6253      	str	r3, [r2, #36]	@ 0x24
			break;
 800a682:	e018      	b.n	800a6b6 <hif_register_cb+0x96>
		case M2M_REQ_GROUP_SIGMA:
			gstrHifCxt.pfSigmaCb = fn;
 800a684:	4a0f      	ldr	r2, [pc, #60]	@ (800a6c4 <hif_register_cb+0xa4>)
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	61d3      	str	r3, [r2, #28]
			break;
 800a68a:	e014      	b.n	800a6b6 <hif_register_cb+0x96>
		case M2M_REQ_GROUP_SSL:
			gstrHifCxt.pfSslCb = fn;
 800a68c:	4a0d      	ldr	r2, [pc, #52]	@ (800a6c4 <hif_register_cb+0xa4>)
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	6293      	str	r3, [r2, #40]	@ 0x28
			break;
 800a692:	e010      	b.n	800a6b6 <hif_register_cb+0x96>
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
 800a694:	f240 22d2 	movw	r2, #722	@ 0x2d2
 800a698:	490b      	ldr	r1, [pc, #44]	@ (800a6c8 <hif_register_cb+0xa8>)
 800a69a:	480c      	ldr	r0, [pc, #48]	@ (800a6cc <hif_register_cb+0xac>)
 800a69c:	f003 fce2 	bl	800e064 <iprintf>
 800a6a0:	79fb      	ldrb	r3, [r7, #7]
 800a6a2:	4619      	mov	r1, r3
 800a6a4:	480a      	ldr	r0, [pc, #40]	@ (800a6d0 <hif_register_cb+0xb0>)
 800a6a6:	f003 fcdd 	bl	800e064 <iprintf>
 800a6aa:	200d      	movs	r0, #13
 800a6ac:	f003 fcec 	bl	800e088 <putchar>
			ret = M2M_ERR_FAIL;
 800a6b0:	23f4      	movs	r3, #244	@ 0xf4
 800a6b2:	73fb      	strb	r3, [r7, #15]
			break;
 800a6b4:	bf00      	nop
	}
	return ret;
 800a6b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3710      	adds	r7, #16
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}
 800a6c2:	bf00      	nop
 800a6c4:	20000bc4 	.word	0x20000bc4
 800a6c8:	08010108 	.word	0x08010108
 800a6cc:	0800f050 	.word	0x0800f050
 800a6d0:	0800f3c4 	.word	0x0800f3c4

0800a6d4 <m2m_wifi_cb>:
                HIF address.
@param[in]  grp
                HIF group type.
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b0ae      	sub	sp, #184	@ 0xb8
 800a6d8:	af02      	add	r7, sp, #8
 800a6da:	4603      	mov	r3, r0
 800a6dc:	603a      	str	r2, [r7, #0]
 800a6de:	71fb      	strb	r3, [r7, #7]
 800a6e0:	460b      	mov	r3, r1
 800a6e2:	80bb      	strh	r3, [r7, #4]
    uint8 rx_buf[8];
    if(u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
 800a6e4:	79fb      	ldrb	r3, [r7, #7]
 800a6e6:	2b2c      	cmp	r3, #44	@ 0x2c
 800a6e8:	d117      	bne.n	800a71a <m2m_wifi_cb+0x46>
    {
        tstrM2mWifiStateChanged strState;
        if(hif_receive(u32Addr, (uint8 *) &strState, sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
 800a6ea:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	2204      	movs	r2, #4
 800a6f2:	6838      	ldr	r0, [r7, #0]
 800a6f4:	f7ff fefe 	bl	800a4f4 <hif_receive>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	f040 81cd 	bne.w	800aa9a <m2m_wifi_cb+0x3c6>
        {
            if(gpfAppWifiCb)
 800a700:	4bae      	ldr	r3, [pc, #696]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2b00      	cmp	r3, #0
 800a706:	f000 81c8 	beq.w	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
 800a70a:	4bac      	ldr	r3, [pc, #688]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 800a712:	4611      	mov	r1, r2
 800a714:	202c      	movs	r0, #44	@ 0x2c
 800a716:	4798      	blx	r3
#endif  /* ETH_MODE */
    else
    {
        M2M_ERR("REQ Not defined %d\n", u8OpCode);
    }
}
 800a718:	e1bf      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
 800a71a:	79fb      	ldrb	r3, [r7, #7]
 800a71c:	2b1b      	cmp	r3, #27
 800a71e:	d117      	bne.n	800a750 <m2m_wifi_cb+0x7c>
        if(hif_receive(u32Addr, (uint8 *) &strSysTime, sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
 800a720:	f107 019c 	add.w	r1, r7, #156	@ 0x9c
 800a724:	2300      	movs	r3, #0
 800a726:	2208      	movs	r2, #8
 800a728:	6838      	ldr	r0, [r7, #0]
 800a72a:	f7ff fee3 	bl	800a4f4 <hif_receive>
 800a72e:	4603      	mov	r3, r0
 800a730:	2b00      	cmp	r3, #0
 800a732:	f040 81b2 	bne.w	800aa9a <m2m_wifi_cb+0x3c6>
            if(gpfAppWifiCb)
 800a736:	4ba1      	ldr	r3, [pc, #644]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	f000 81ad 	beq.w	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
 800a740:	4b9e      	ldr	r3, [pc, #632]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 800a748:	4611      	mov	r1, r2
 800a74a:	201b      	movs	r0, #27
 800a74c:	4798      	blx	r3
}
 800a74e:	e1a4      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
 800a750:	79fb      	ldrb	r3, [r7, #7]
 800a752:	2b06      	cmp	r3, #6
 800a754:	d117      	bne.n	800a786 <m2m_wifi_cb+0xb2>
        if(hif_receive(u32Addr, (uint8 *)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
 800a756:	f107 0108 	add.w	r1, r7, #8
 800a75a:	2301      	movs	r3, #1
 800a75c:	2230      	movs	r2, #48	@ 0x30
 800a75e:	6838      	ldr	r0, [r7, #0]
 800a760:	f7ff fec8 	bl	800a4f4 <hif_receive>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	f040 8197 	bne.w	800aa9a <m2m_wifi_cb+0x3c6>
            if(gpfAppWifiCb)
 800a76c:	4b93      	ldr	r3, [pc, #588]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	2b00      	cmp	r3, #0
 800a772:	f000 8192 	beq.w	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
 800a776:	4b91      	ldr	r3, [pc, #580]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f107 0208 	add.w	r2, r7, #8
 800a77e:	4611      	mov	r1, r2
 800a780:	2006      	movs	r0, #6
 800a782:	4798      	blx	r3
}
 800a784:	e189      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
 800a786:	79fb      	ldrb	r3, [r7, #7]
 800a788:	2b0e      	cmp	r3, #14
 800a78a:	f000 8186 	beq.w	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
 800a78e:	79fb      	ldrb	r3, [r7, #7]
 800a790:	2b32      	cmp	r3, #50	@ 0x32
 800a792:	d117      	bne.n	800a7c4 <m2m_wifi_cb+0xf0>
        if(hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
 800a794:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 800a798:	2300      	movs	r3, #0
 800a79a:	2218      	movs	r2, #24
 800a79c:	6838      	ldr	r0, [r7, #0]
 800a79e:	f7ff fea9 	bl	800a4f4 <hif_receive>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	f040 8178 	bne.w	800aa9a <m2m_wifi_cb+0x3c6>
            if(gpfAppWifiCb)
 800a7aa:	4b84      	ldr	r3, [pc, #528]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	f000 8173 	beq.w	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
 800a7b4:	4b81      	ldr	r3, [pc, #516]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 800a7bc:	4611      	mov	r1, r2
 800a7be:	2032      	movs	r0, #50	@ 0x32
 800a7c0:	4798      	blx	r3
}
 800a7c2:	e16a      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_REQ_DHCP_FAILURE)
 800a7c4:	79fb      	ldrb	r3, [r7, #7]
 800a7c6:	2b3d      	cmp	r3, #61	@ 0x3d
 800a7c8:	d114      	bne.n	800a7f4 <m2m_wifi_cb+0x120>
        if(hif_receive(u32Addr, NULL, 0, 1) == M2M_SUCCESS)
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	2100      	movs	r1, #0
 800a7d0:	6838      	ldr	r0, [r7, #0]
 800a7d2:	f7ff fe8f 	bl	800a4f4 <hif_receive>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	f040 815e 	bne.w	800aa9a <m2m_wifi_cb+0x3c6>
            if(gpfAppWifiCb)
 800a7de:	4b77      	ldr	r3, [pc, #476]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	f000 8159 	beq.w	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_REQ_DHCP_FAILURE, NULL);
 800a7e8:	4b74      	ldr	r3, [pc, #464]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	2100      	movs	r1, #0
 800a7ee:	203d      	movs	r0, #61	@ 0x3d
 800a7f0:	4798      	blx	r3
}
 800a7f2:	e152      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_REQ_WPS)
 800a7f4:	79fb      	ldrb	r3, [r7, #7]
 800a7f6:	2b2f      	cmp	r3, #47	@ 0x2f
 800a7f8:	d11e      	bne.n	800a838 <m2m_wifi_cb+0x164>
        m2m_memset((uint8 *)&strWps, 0, sizeof(tstrM2MWPSInfo));
 800a7fa:	f107 0308 	add.w	r3, r7, #8
 800a7fe:	2264      	movs	r2, #100	@ 0x64
 800a800:	2100      	movs	r1, #0
 800a802:	4618      	mov	r0, r3
 800a804:	f7ff f94c 	bl	8009aa0 <m2m_memset>
        if(hif_receive(u32Addr, (uint8 *)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
 800a808:	f107 0108 	add.w	r1, r7, #8
 800a80c:	2300      	movs	r3, #0
 800a80e:	2264      	movs	r2, #100	@ 0x64
 800a810:	6838      	ldr	r0, [r7, #0]
 800a812:	f7ff fe6f 	bl	800a4f4 <hif_receive>
 800a816:	4603      	mov	r3, r0
 800a818:	2b00      	cmp	r3, #0
 800a81a:	f040 813e 	bne.w	800aa9a <m2m_wifi_cb+0x3c6>
            if(gpfAppWifiCb)
 800a81e:	4b67      	ldr	r3, [pc, #412]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	2b00      	cmp	r3, #0
 800a824:	f000 8139 	beq.w	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
 800a828:	4b64      	ldr	r3, [pc, #400]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f107 0208 	add.w	r2, r7, #8
 800a830:	4611      	mov	r1, r2
 800a832:	202f      	movs	r0, #47	@ 0x2f
 800a834:	4798      	blx	r3
}
 800a836:	e130      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
 800a838:	79fb      	ldrb	r3, [r7, #7]
 800a83a:	2b34      	cmp	r3, #52	@ 0x34
 800a83c:	d132      	bne.n	800a8a4 <m2m_wifi_cb+0x1d0>
        if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
 800a83e:	f107 0180 	add.w	r1, r7, #128	@ 0x80
 800a842:	2300      	movs	r3, #0
 800a844:	2204      	movs	r2, #4
 800a846:	6838      	ldr	r0, [r7, #0]
 800a848:	f7ff fe54 	bl	800a4f4 <hif_receive>
 800a84c:	4603      	mov	r3, r0
 800a84e:	2b00      	cmp	r3, #0
 800a850:	f040 8123 	bne.w	800aa9a <m2m_wifi_cb+0x3c6>
            M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n",
 800a854:	485a      	ldr	r0, [pc, #360]	@ (800a9c0 <m2m_wifi_cb+0x2ec>)
 800a856:	f003 fc05 	bl	800e064 <iprintf>
 800a85a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a85e:	b2db      	uxtb	r3, r3
 800a860:	4619      	mov	r1, r3
 800a862:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a866:	0a1b      	lsrs	r3, r3, #8
 800a868:	b2db      	uxtb	r3, r3
 800a86a:	461a      	mov	r2, r3
 800a86c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a870:	0c1b      	lsrs	r3, r3, #16
 800a872:	b2db      	uxtb	r3, r3
 800a874:	4618      	mov	r0, r3
 800a876:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a87a:	0e1b      	lsrs	r3, r3, #24
 800a87c:	b2db      	uxtb	r3, r3
 800a87e:	9300      	str	r3, [sp, #0]
 800a880:	4603      	mov	r3, r0
 800a882:	4850      	ldr	r0, [pc, #320]	@ (800a9c4 <m2m_wifi_cb+0x2f0>)
 800a884:	f003 fbee 	bl	800e064 <iprintf>
 800a888:	200d      	movs	r0, #13
 800a88a:	f003 fbfd 	bl	800e088 <putchar>
            if(gpfAppWifiCb)
 800a88e:	4b4b      	ldr	r3, [pc, #300]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	2b00      	cmp	r3, #0
 800a894:	f000 8101 	beq.w	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
 800a898:	4b48      	ldr	r3, [pc, #288]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	2100      	movs	r1, #0
 800a89e:	2034      	movs	r0, #52	@ 0x34
 800a8a0:	4798      	blx	r3
}
 800a8a2:	e0fa      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
 800a8a4:	79fb      	ldrb	r3, [r7, #7]
 800a8a6:	2b11      	cmp	r3, #17
 800a8a8:	d11e      	bne.n	800a8e8 <m2m_wifi_cb+0x214>
        gu8scanInProgress = 0;
 800a8aa:	4b47      	ldr	r3, [pc, #284]	@ (800a9c8 <m2m_wifi_cb+0x2f4>)
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	701a      	strb	r2, [r3, #0]
        if(hif_receive(u32Addr, (uint8 *)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
 800a8b0:	f107 017c 	add.w	r1, r7, #124	@ 0x7c
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	2204      	movs	r2, #4
 800a8b8:	6838      	ldr	r0, [r7, #0]
 800a8ba:	f7ff fe1b 	bl	800a4f4 <hif_receive>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	f040 80ea 	bne.w	800aa9a <m2m_wifi_cb+0x3c6>
            gu8ChNum = strState.u8NumofCh;
 800a8c6:	f897 207c 	ldrb.w	r2, [r7, #124]	@ 0x7c
 800a8ca:	4b40      	ldr	r3, [pc, #256]	@ (800a9cc <m2m_wifi_cb+0x2f8>)
 800a8cc:	701a      	strb	r2, [r3, #0]
            if(gpfAppWifiCb)
 800a8ce:	4b3b      	ldr	r3, [pc, #236]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	f000 80e1 	beq.w	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
 800a8d8:	4b38      	ldr	r3, [pc, #224]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 800a8e0:	4611      	mov	r1, r2
 800a8e2:	2011      	movs	r0, #17
 800a8e4:	4798      	blx	r3
}
 800a8e6:	e0d8      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
 800a8e8:	79fb      	ldrb	r3, [r7, #7]
 800a8ea:	2b13      	cmp	r3, #19
 800a8ec:	d117      	bne.n	800a91e <m2m_wifi_cb+0x24a>
        if(hif_receive(u32Addr, (uint8 *)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
 800a8ee:	f107 0108 	add.w	r1, r7, #8
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	222c      	movs	r2, #44	@ 0x2c
 800a8f6:	6838      	ldr	r0, [r7, #0]
 800a8f8:	f7ff fdfc 	bl	800a4f4 <hif_receive>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	f040 80cb 	bne.w	800aa9a <m2m_wifi_cb+0x3c6>
            if(gpfAppWifiCb)
 800a904:	4b2d      	ldr	r3, [pc, #180]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	f000 80c6 	beq.w	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
 800a90e:	4b2b      	ldr	r3, [pc, #172]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f107 0208 	add.w	r2, r7, #8
 800a916:	4611      	mov	r1, r2
 800a918:	2013      	movs	r0, #19
 800a91a:	4798      	blx	r3
}
 800a91c:	e0bd      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
 800a91e:	79fb      	ldrb	r3, [r7, #7]
 800a920:	2b04      	cmp	r3, #4
 800a922:	d117      	bne.n	800a954 <m2m_wifi_cb+0x280>
        if(hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
 800a924:	f107 01a8 	add.w	r1, r7, #168	@ 0xa8
 800a928:	2300      	movs	r3, #0
 800a92a:	2204      	movs	r2, #4
 800a92c:	6838      	ldr	r0, [r7, #0]
 800a92e:	f7ff fde1 	bl	800a4f4 <hif_receive>
 800a932:	4603      	mov	r3, r0
 800a934:	2b00      	cmp	r3, #0
 800a936:	f040 80b0 	bne.w	800aa9a <m2m_wifi_cb+0x3c6>
            if(gpfAppWifiCb)
 800a93a:	4b20      	ldr	r3, [pc, #128]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	f000 80ab 	beq.w	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
 800a944:	4b1d      	ldr	r3, [pc, #116]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 800a94c:	4611      	mov	r1, r2
 800a94e:	2004      	movs	r0, #4
 800a950:	4798      	blx	r3
}
 800a952:	e0a2      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
 800a954:	79fb      	ldrb	r3, [r7, #7]
 800a956:	2b65      	cmp	r3, #101	@ 0x65
 800a958:	d117      	bne.n	800a98a <m2m_wifi_cb+0x2b6>
        if(hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
 800a95a:	f107 01a8 	add.w	r1, r7, #168	@ 0xa8
 800a95e:	2300      	movs	r3, #0
 800a960:	2204      	movs	r2, #4
 800a962:	6838      	ldr	r0, [r7, #0]
 800a964:	f7ff fdc6 	bl	800a4f4 <hif_receive>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	f040 8095 	bne.w	800aa9a <m2m_wifi_cb+0x3c6>
            if(gpfAppWifiCb)
 800a970:	4b12      	ldr	r3, [pc, #72]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	2b00      	cmp	r3, #0
 800a976:	f000 8090 	beq.w	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
 800a97a:	4b10      	ldr	r3, [pc, #64]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 800a982:	4611      	mov	r1, r2
 800a984:	2065      	movs	r0, #101	@ 0x65
 800a986:	4798      	blx	r3
}
 800a988:	e087      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
 800a98a:	79fb      	ldrb	r3, [r7, #7]
 800a98c:	2b09      	cmp	r3, #9
 800a98e:	d11f      	bne.n	800a9d0 <m2m_wifi_cb+0x2fc>
        if(hif_receive(u32Addr, (uint8 *)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
 800a990:	f107 0108 	add.w	r1, r7, #8
 800a994:	2301      	movs	r3, #1
 800a996:	2264      	movs	r2, #100	@ 0x64
 800a998:	6838      	ldr	r0, [r7, #0]
 800a99a:	f7ff fdab 	bl	800a4f4 <hif_receive>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d17a      	bne.n	800aa9a <m2m_wifi_cb+0x3c6>
            if(gpfAppWifiCb)
 800a9a4:	4b05      	ldr	r3, [pc, #20]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d076      	beq.n	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
 800a9ac:	4b03      	ldr	r3, [pc, #12]	@ (800a9bc <m2m_wifi_cb+0x2e8>)
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	f107 0208 	add.w	r2, r7, #8
 800a9b4:	4611      	mov	r1, r2
 800a9b6:	2009      	movs	r0, #9
 800a9b8:	4798      	blx	r3
}
 800a9ba:	e06e      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
 800a9bc:	20000bf4 	.word	0x20000bf4
 800a9c0:	0800f3d0 	.word	0x0800f3d0
 800a9c4:	0800f3dc 	.word	0x0800f3dc
 800a9c8:	20000bf8 	.word	0x20000bf8
 800a9cc:	20000bf0 	.word	0x20000bf0
    else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
 800a9d0:	79fb      	ldrb	r3, [r7, #7]
 800a9d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9d4:	d115      	bne.n	800aa02 <m2m_wifi_cb+0x32e>
        if(hif_receive(u32Addr, (uint8 *)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
 800a9d6:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 800a9da:	2301      	movs	r3, #1
 800a9dc:	2204      	movs	r2, #4
 800a9de:	6838      	ldr	r0, [r7, #0]
 800a9e0:	f7ff fd88 	bl	800a4f4 <hif_receive>
 800a9e4:	4603      	mov	r3, r0
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d157      	bne.n	800aa9a <m2m_wifi_cb+0x3c6>
            if(gpfAppWifiCb)
 800a9ea:	4b2e      	ldr	r3, [pc, #184]	@ (800aaa4 <m2m_wifi_cb+0x3d0>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d053      	beq.n	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
 800a9f2:	4b2c      	ldr	r3, [pc, #176]	@ (800aaa4 <m2m_wifi_cb+0x3d0>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800a9fa:	4611      	mov	r1, r2
 800a9fc:	202a      	movs	r0, #42	@ 0x2a
 800a9fe:	4798      	blx	r3
}
 800aa00:	e04b      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_REQRSP_DELETE_APID)
 800aa02:	79fb      	ldrb	r3, [r7, #7]
 800aa04:	2b27      	cmp	r3, #39	@ 0x27
 800aa06:	d115      	bne.n	800aa34 <m2m_wifi_cb+0x360>
        if(hif_receive(u32Addr, (uint8 *)&strResp, sizeof(tstrM2MGenericResp), 0) == M2M_SUCCESS)
 800aa08:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	2204      	movs	r2, #4
 800aa10:	6838      	ldr	r0, [r7, #0]
 800aa12:	f7ff fd6f 	bl	800a4f4 <hif_receive>
 800aa16:	4603      	mov	r3, r0
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d13e      	bne.n	800aa9a <m2m_wifi_cb+0x3c6>
            if(gpfAppWifiCb)
 800aa1c:	4b21      	ldr	r3, [pc, #132]	@ (800aaa4 <m2m_wifi_cb+0x3d0>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d03a      	beq.n	800aa9a <m2m_wifi_cb+0x3c6>
                gpfAppWifiCb(M2M_WIFI_REQRSP_DELETE_APID, &strResp);
 800aa24:	4b1f      	ldr	r3, [pc, #124]	@ (800aaa4 <m2m_wifi_cb+0x3d0>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 800aa2c:	4611      	mov	r1, r2
 800aa2e:	2027      	movs	r0, #39	@ 0x27
 800aa30:	4798      	blx	r3
}
 800aa32:	e032      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
    else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
 800aa34:	79fb      	ldrb	r3, [r7, #7]
 800aa36:	2b20      	cmp	r3, #32
 800aa38:	d121      	bne.n	800aa7e <m2m_wifi_cb+0x3aa>
        if(hif_receive(u32Addr, (uint8 *)&strPrng, sizeof(tstrPrng), 0) == M2M_SUCCESS)
 800aa3a:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 800aa3e:	2300      	movs	r3, #0
 800aa40:	2208      	movs	r2, #8
 800aa42:	6838      	ldr	r0, [r7, #0]
 800aa44:	f7ff fd56 	bl	800a4f4 <hif_receive>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d125      	bne.n	800aa9a <m2m_wifi_cb+0x3c6>
            if(hif_receive(u32Addr + sizeof(tstrPrng), strPrng.pu8RngBuff, strPrng.u16PrngSize, 1) == M2M_SUCCESS)
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	f103 0008 	add.w	r0, r3, #8
 800aa54:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800aa56:	f8b7 2070 	ldrh.w	r2, [r7, #112]	@ 0x70
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	f7ff fd4a 	bl	800a4f4 <hif_receive>
 800aa60:	4603      	mov	r3, r0
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d119      	bne.n	800aa9a <m2m_wifi_cb+0x3c6>
                if(gpfAppWifiCb)
 800aa66:	4b0f      	ldr	r3, [pc, #60]	@ (800aaa4 <m2m_wifi_cb+0x3d0>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d015      	beq.n	800aa9a <m2m_wifi_cb+0x3c6>
                    gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG, &strPrng);
 800aa6e:	4b0d      	ldr	r3, [pc, #52]	@ (800aaa4 <m2m_wifi_cb+0x3d0>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 800aa76:	4611      	mov	r1, r2
 800aa78:	2020      	movs	r0, #32
 800aa7a:	4798      	blx	r3
}
 800aa7c:	e00d      	b.n	800aa9a <m2m_wifi_cb+0x3c6>
        M2M_ERR("REQ Not defined %d\n", u8OpCode);
 800aa7e:	f44f 728f 	mov.w	r2, #286	@ 0x11e
 800aa82:	4909      	ldr	r1, [pc, #36]	@ (800aaa8 <m2m_wifi_cb+0x3d4>)
 800aa84:	4809      	ldr	r0, [pc, #36]	@ (800aaac <m2m_wifi_cb+0x3d8>)
 800aa86:	f003 faed 	bl	800e064 <iprintf>
 800aa8a:	79fb      	ldrb	r3, [r7, #7]
 800aa8c:	4619      	mov	r1, r3
 800aa8e:	4808      	ldr	r0, [pc, #32]	@ (800aab0 <m2m_wifi_cb+0x3dc>)
 800aa90:	f003 fae8 	bl	800e064 <iprintf>
 800aa94:	200d      	movs	r0, #13
 800aa96:	f003 faf7 	bl	800e088 <putchar>
}
 800aa9a:	bf00      	nop
 800aa9c:	37b0      	adds	r7, #176	@ 0xb0
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}
 800aaa2:	bf00      	nop
 800aaa4:	20000bf4 	.word	0x20000bf4
 800aaa8:	08010118 	.word	0x08010118
 800aaac:	0800f3fc 	.word	0x0800f3fc
 800aab0:	0800f410 	.word	0x0800f410

0800aab4 <m2m_wifi_init_hold>:
    s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8 *)pCRL, sizeof(tstrTlsCrlInfo), 0);
    return s8Ret;
}

sint8 m2m_wifi_init_hold(void)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b082      	sub	sp, #8
 800aab8:	af00      	add	r7, sp, #0
    sint8 ret = M2M_ERR_FAIL;
 800aaba:	23f4      	movs	r3, #244	@ 0xf4
 800aabc:	71fb      	strb	r3, [r7, #7]

    /* Apply device specific initialization. */
    ret = nm_drv_init_hold();
 800aabe:	f001 f949 	bl	800bd54 <nm_drv_init_hold>
 800aac2:	4603      	mov	r3, r0
 800aac4:	71fb      	strb	r3, [r7, #7]

    if(M2M_SUCCESS == ret)
 800aac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d102      	bne.n	800aad4 <m2m_wifi_init_hold+0x20>
        gu8WifiState = WIFI_STATE_INIT;
 800aace:	4b04      	ldr	r3, [pc, #16]	@ (800aae0 <m2m_wifi_init_hold+0x2c>)
 800aad0:	2201      	movs	r2, #1
 800aad2:	701a      	strb	r2, [r3, #0]

    return ret;
 800aad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800aad8:	4618      	mov	r0, r3
 800aada:	3708      	adds	r7, #8
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}
 800aae0:	20000bf1 	.word	0x20000bf1

0800aae4 <m2m_wifi_init_start>:

sint8 m2m_wifi_init_start(tstrWifiInitParam *pWifiInitParam)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b090      	sub	sp, #64	@ 0x40
 800aae8:	af02      	add	r7, sp, #8
 800aaea:	6078      	str	r0, [r7, #4]
    tstrM2mRev strtmp;
    sint8 ret = M2M_SUCCESS;
 800aaec:	2300      	movs	r3, #0
 800aaee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	72fb      	strb	r3, [r7, #11]

    if(pWifiInitParam == NULL) {
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d103      	bne.n	800ab04 <m2m_wifi_init_start+0x20>
        ret = M2M_ERR_FAIL;
 800aafc:	23f4      	movs	r3, #244	@ 0xf4
 800aafe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        goto _EXIT0;
 800ab02:	e090      	b.n	800ac26 <m2m_wifi_init_start+0x142>
    }

    gpfAppWifiCb = pWifiInitParam->pfAppWifiCb;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	4a4a      	ldr	r2, [pc, #296]	@ (800ac34 <m2m_wifi_init_start+0x150>)
 800ab0a:	6013      	str	r3, [r2, #0]
    gu16ethRcvBufSize = pWifiInitParam->strEthInitParam.u16ethRcvBufSize;
	if (pWifiInitParam->strEthInitParam.u8EthernetEnable)		
		u8WifiMode = M2M_WIFI_MODE_ETHERNET;
#endif /* ETH_MODE */

    gu8scanInProgress = 0;
 800ab0c:	4b4a      	ldr	r3, [pc, #296]	@ (800ac38 <m2m_wifi_init_start+0x154>)
 800ab0e:	2200      	movs	r2, #0
 800ab10:	701a      	strb	r2, [r3, #0]
    /* Apply device specific initialization. */
    ret = nm_drv_init_start(&u8WifiMode);
 800ab12:	f107 030b 	add.w	r3, r7, #11
 800ab16:	4618      	mov	r0, r3
 800ab18:	f001 f95a 	bl	800bdd0 <nm_drv_init_start>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if(ret != M2M_SUCCESS) goto _EXIT0;
 800ab22:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d17a      	bne.n	800ac20 <m2m_wifi_init_start+0x13c>

    gu8WifiState = WIFI_STATE_START;
 800ab2a:	4b44      	ldr	r3, [pc, #272]	@ (800ac3c <m2m_wifi_init_start+0x158>)
 800ab2c:	2202      	movs	r2, #2
 800ab2e:	701a      	strb	r2, [r3, #0]

    /* Initialize host interface module */
    ret = hif_init(NULL);
 800ab30:	2000      	movs	r0, #0
 800ab32:	f7ff f90b 	bl	8009d4c <hif_init>
 800ab36:	4603      	mov	r3, r0
 800ab38:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if(ret != M2M_SUCCESS) goto _EXIT1;
 800ab3c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d165      	bne.n	800ac10 <m2m_wifi_init_start+0x12c>

    hif_register_cb(M2M_REQ_GROUP_WIFI, m2m_wifi_cb);
 800ab44:	493e      	ldr	r1, [pc, #248]	@ (800ac40 <m2m_wifi_init_start+0x15c>)
 800ab46:	2001      	movs	r0, #1
 800ab48:	f7ff fd6a 	bl	800a620 <hif_register_cb>

    ret = nm_get_firmware_full_info(&strtmp);
 800ab4c:	f107 030c 	add.w	r3, r7, #12
 800ab50:	4618      	mov	r0, r3
 800ab52:	f001 f867 	bl	800bc24 <nm_get_firmware_full_info>
 800ab56:	4603      	mov	r3, r0
 800ab58:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
 800ab5c:	4839      	ldr	r0, [pc, #228]	@ (800ac44 <m2m_wifi_init_start+0x160>)
 800ab5e:	f003 fa81 	bl	800e064 <iprintf>
 800ab62:	7c3b      	ldrb	r3, [r7, #16]
 800ab64:	4619      	mov	r1, r3
 800ab66:	7c7b      	ldrb	r3, [r7, #17]
 800ab68:	461a      	mov	r2, r3
 800ab6a:	7cbb      	ldrb	r3, [r7, #18]
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ab70:	9300      	str	r3, [sp, #0]
 800ab72:	4603      	mov	r3, r0
 800ab74:	4834      	ldr	r0, [pc, #208]	@ (800ac48 <m2m_wifi_init_start+0x164>)
 800ab76:	f003 fa75 	bl	800e064 <iprintf>
 800ab7a:	200d      	movs	r0, #13
 800ab7c:	f003 fa84 	bl	800e088 <putchar>
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
 800ab80:	4830      	ldr	r0, [pc, #192]	@ (800ac44 <m2m_wifi_init_start+0x160>)
 800ab82:	f003 fa6f 	bl	800e064 <iprintf>
 800ab86:	f107 030c 	add.w	r3, r7, #12
 800ab8a:	f103 0216 	add.w	r2, r3, #22
 800ab8e:	f107 030c 	add.w	r3, r7, #12
 800ab92:	330a      	adds	r3, #10
 800ab94:	4619      	mov	r1, r3
 800ab96:	482d      	ldr	r0, [pc, #180]	@ (800ac4c <m2m_wifi_init_start+0x168>)
 800ab98:	f003 fa64 	bl	800e064 <iprintf>
 800ab9c:	200d      	movs	r0, #13
 800ab9e:	f003 fa73 	bl	800e088 <putchar>
	M2M_INFO("Firmware Min driver ver : %u.%u.%u \n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
 800aba2:	4828      	ldr	r0, [pc, #160]	@ (800ac44 <m2m_wifi_init_start+0x160>)
 800aba4:	f003 fa5e 	bl	800e064 <iprintf>
 800aba8:	7cfb      	ldrb	r3, [r7, #19]
 800abaa:	4619      	mov	r1, r3
 800abac:	7d3b      	ldrb	r3, [r7, #20]
 800abae:	461a      	mov	r2, r3
 800abb0:	7d7b      	ldrb	r3, [r7, #21]
 800abb2:	4827      	ldr	r0, [pc, #156]	@ (800ac50 <m2m_wifi_init_start+0x16c>)
 800abb4:	f003 fa56 	bl	800e064 <iprintf>
 800abb8:	200d      	movs	r0, #13
 800abba:	f003 fa65 	bl	800e088 <putchar>
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
 800abbe:	4821      	ldr	r0, [pc, #132]	@ (800ac44 <m2m_wifi_init_start+0x160>)
 800abc0:	f003 fa50 	bl	800e064 <iprintf>
 800abc4:	2307      	movs	r3, #7
 800abc6:	2207      	movs	r2, #7
 800abc8:	2113      	movs	r1, #19
 800abca:	4822      	ldr	r0, [pc, #136]	@ (800ac54 <m2m_wifi_init_start+0x170>)
 800abcc:	f003 fa4a 	bl	800e064 <iprintf>
 800abd0:	200d      	movs	r0, #13
 800abd2:	f003 fa59 	bl	800e088 <putchar>
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
 800abd6:	481b      	ldr	r0, [pc, #108]	@ (800ac44 <m2m_wifi_init_start+0x160>)
 800abd8:	f003 fa44 	bl	800e064 <iprintf>
 800abdc:	4a1e      	ldr	r2, [pc, #120]	@ (800ac58 <m2m_wifi_init_start+0x174>)
 800abde:	491f      	ldr	r1, [pc, #124]	@ (800ac5c <m2m_wifi_init_start+0x178>)
 800abe0:	481f      	ldr	r0, [pc, #124]	@ (800ac60 <m2m_wifi_init_start+0x17c>)
 800abe2:	f003 fa3f 	bl	800e064 <iprintf>
 800abe6:	200d      	movs	r0, #13
 800abe8:	f003 fa4e 	bl	800e088 <putchar>
	if(M2M_ERR_FW_VER_MISMATCH == ret)
 800abec:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800abf0:	f113 0f0d 	cmn.w	r3, #13
 800abf4:	d116      	bne.n	800ac24 <m2m_wifi_init_start+0x140>
	{
		M2M_ERR("Mismatch Firmware Version\n");
 800abf6:	f240 12db 	movw	r2, #475	@ 0x1db
 800abfa:	491a      	ldr	r1, [pc, #104]	@ (800ac64 <m2m_wifi_init_start+0x180>)
 800abfc:	481a      	ldr	r0, [pc, #104]	@ (800ac68 <m2m_wifi_init_start+0x184>)
 800abfe:	f003 fa31 	bl	800e064 <iprintf>
 800ac02:	481a      	ldr	r0, [pc, #104]	@ (800ac6c <m2m_wifi_init_start+0x188>)
 800ac04:	f003 fa9e 	bl	800e144 <puts>
 800ac08:	200d      	movs	r0, #13
 800ac0a:	f003 fa3d 	bl	800e088 <putchar>
	}

    goto _EXIT0;
 800ac0e:	e009      	b.n	800ac24 <m2m_wifi_init_start+0x140>
    if(ret != M2M_SUCCESS) goto _EXIT1;
 800ac10:	bf00      	nop

_EXIT1:
    gu8WifiState = WIFI_STATE_DEINIT;
 800ac12:	4b0a      	ldr	r3, [pc, #40]	@ (800ac3c <m2m_wifi_init_start+0x158>)
 800ac14:	2200      	movs	r2, #0
 800ac16:	701a      	strb	r2, [r3, #0]
    nm_drv_deinit(NULL);
 800ac18:	2000      	movs	r0, #0
 800ac1a:	f001 f937 	bl	800be8c <nm_drv_deinit>
 800ac1e:	e002      	b.n	800ac26 <m2m_wifi_init_start+0x142>
    if(ret != M2M_SUCCESS) goto _EXIT0;
 800ac20:	bf00      	nop
 800ac22:	e000      	b.n	800ac26 <m2m_wifi_init_start+0x142>
    goto _EXIT0;
 800ac24:	bf00      	nop
_EXIT0:

    return ret;
 800ac26:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	3738      	adds	r7, #56	@ 0x38
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}
 800ac32:	bf00      	nop
 800ac34:	20000bf4 	.word	0x20000bf4
 800ac38:	20000bf8 	.word	0x20000bf8
 800ac3c:	20000bf1 	.word	0x20000bf1
 800ac40:	0800a6d5 	.word	0x0800a6d5
 800ac44:	0800f3d0 	.word	0x0800f3d0
 800ac48:	0800f524 	.word	0x0800f524
 800ac4c:	0800f54c 	.word	0x0800f54c
 800ac50:	0800f568 	.word	0x0800f568
 800ac54:	0800f590 	.word	0x0800f590
 800ac58:	0800f5a8 	.word	0x0800f5a8
 800ac5c:	0800f5b4 	.word	0x0800f5b4
 800ac60:	0800f5c0 	.word	0x0800f5c0
 800ac64:	08010124 	.word	0x08010124
 800ac68:	0800f3fc 	.word	0x0800f3fc
 800ac6c:	0800f5d8 	.word	0x0800f5d8

0800ac70 <m2m_wifi_init>:

sint8 m2m_wifi_init(tstrWifiInitParam *pWifiInitParam)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b084      	sub	sp, #16
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
    sint8 ret = M2M_SUCCESS;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	73fb      	strb	r3, [r7, #15]

    ret = m2m_wifi_init_hold();
 800ac7c:	f7ff ff1a 	bl	800aab4 <m2m_wifi_init_hold>
 800ac80:	4603      	mov	r3, r0
 800ac82:	73fb      	strb	r3, [r7, #15]
    if(ret == M2M_SUCCESS)
 800ac84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d104      	bne.n	800ac96 <m2m_wifi_init+0x26>
    {
        ret = m2m_wifi_init_start(pWifiInitParam);
 800ac8c:	6878      	ldr	r0, [r7, #4]
 800ac8e:	f7ff ff29 	bl	800aae4 <m2m_wifi_init_start>
 800ac92:	4603      	mov	r3, r0
 800ac94:	73fb      	strb	r3, [r7, #15]
    }
    return ret;
 800ac96:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	3710      	adds	r7, #16
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bd80      	pop	{r7, pc}

0800aca2 <m2m_wifi_handle_events>:
{
    hif_yield();
}

sint8 m2m_wifi_handle_events(void *arg)
{
 800aca2:	b580      	push	{r7, lr}
 800aca4:	b082      	sub	sp, #8
 800aca6:	af00      	add	r7, sp, #0
 800aca8:	6078      	str	r0, [r7, #4]
    return hif_handle_isr();
 800acaa:	f7ff fbc1 	bl	800a430 <hif_handle_isr>
 800acae:	4603      	mov	r3, r0
}
 800acb0:	4618      	mov	r0, r3
 800acb2:	3708      	adds	r7, #8
 800acb4:	46bd      	mov	sp, r7
 800acb6:	bd80      	pop	{r7, pc}

0800acb8 <m2m_wifi_connect_prepare_msg>:
    tenuM2mSecType      enuAuthType,
    uint16              u16AuthSize,
    tstrNetworkId       *pstrNetworkId,
    tstrM2mWifiConnHdr  *pstrWifiConn
)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b086      	sub	sp, #24
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	603b      	str	r3, [r7, #0]
 800acc0:	4603      	mov	r3, r0
 800acc2:	71fb      	strb	r3, [r7, #7]
 800acc4:	460b      	mov	r3, r1
 800acc6:	71bb      	strb	r3, [r7, #6]
 800acc8:	4613      	mov	r3, r2
 800acca:	80bb      	strh	r3, [r7, #4]
    sint8   ret = M2M_ERR_FAIL;
 800accc:	23f4      	movs	r3, #244	@ 0xf4
 800acce:	75fb      	strb	r3, [r7, #23]
    uint16  u16CredSize = sizeof(tstrM2mConnCredCmn) + u16AuthSize;
 800acd0:	88bb      	ldrh	r3, [r7, #4]
 800acd2:	332c      	adds	r3, #44	@ 0x2c
 800acd4:	82bb      	strh	r3, [r7, #20]

    /* Check application params. */
    if(
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d074      	beq.n	800adc6 <m2m_wifi_connect_prepare_msg+0x10e>
        (pstrNetworkId == NULL)
        || (pstrNetworkId->pu8Ssid == NULL)
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	685b      	ldr	r3, [r3, #4]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d070      	beq.n	800adc6 <m2m_wifi_connect_prepare_msg+0x10e>
        || (pstrNetworkId->u8SsidLen >= M2M_MAX_SSID_LEN)
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	7a1b      	ldrb	r3, [r3, #8]
 800ace8:	2b20      	cmp	r3, #32
 800acea:	d86c      	bhi.n	800adc6 <m2m_wifi_connect_prepare_msg+0x10e>
    )
        goto INVALID_ARG;

    if(pstrWifiConn != NULL)
 800acec:	6a3b      	ldr	r3, [r7, #32]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d066      	beq.n	800adc0 <m2m_wifi_connect_prepare_msg+0x108>
    {
        tstrM2mConnCredHdr  *pstrHdr = &pstrWifiConn->strConnCredHdr;
 800acf2:	6a3b      	ldr	r3, [r7, #32]
 800acf4:	613b      	str	r3, [r7, #16]
        tstrM2mConnCredCmn  *pstrCmn = &pstrWifiConn->strConnCredCmn;
 800acf6:	6a3b      	ldr	r3, [r7, #32]
 800acf8:	3304      	adds	r3, #4
 800acfa:	60fb      	str	r3, [r7, #12]

        m2m_memset((uint8 *)pstrWifiConn, 0, sizeof(tstrM2mWifiConnHdr));
 800acfc:	2230      	movs	r2, #48	@ 0x30
 800acfe:	2100      	movs	r1, #0
 800ad00:	6a38      	ldr	r0, [r7, #32]
 800ad02:	f7fe fecd 	bl	8009aa0 <m2m_memset>

        pstrHdr->u16CredSize = u16CredSize;
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	8aba      	ldrh	r2, [r7, #20]
 800ad0a:	801a      	strh	r2, [r3, #0]
        switch(enuCredStoreOption)
 800ad0c:	79fb      	ldrb	r3, [r7, #7]
 800ad0e:	2b02      	cmp	r3, #2
 800ad10:	d006      	beq.n	800ad20 <m2m_wifi_connect_prepare_msg+0x68>
 800ad12:	2b02      	cmp	r3, #2
 800ad14:	dc59      	bgt.n	800adca <m2m_wifi_connect_prepare_msg+0x112>
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d010      	beq.n	800ad3c <m2m_wifi_connect_prepare_msg+0x84>
 800ad1a:	2b01      	cmp	r3, #1
 800ad1c:	d007      	beq.n	800ad2e <m2m_wifi_connect_prepare_msg+0x76>
            pstrHdr->u8CredStoreFlags |= M2M_CRED_STORE_FLAG;
        // intentional fall through...
        case WIFI_CRED_DONTSAVE:
            break;
        default:
            goto INVALID_ARG;
 800ad1e:	e054      	b.n	800adca <m2m_wifi_connect_prepare_msg+0x112>
            pstrHdr->u8CredStoreFlags |= M2M_CRED_ENCRYPT_FLAG;
 800ad20:	693b      	ldr	r3, [r7, #16]
 800ad22:	789b      	ldrb	r3, [r3, #2]
 800ad24:	f043 0302 	orr.w	r3, r3, #2
 800ad28:	b2da      	uxtb	r2, r3
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	709a      	strb	r2, [r3, #2]
            pstrHdr->u8CredStoreFlags |= M2M_CRED_STORE_FLAG;
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	789b      	ldrb	r3, [r3, #2]
 800ad32:	f043 0301 	orr.w	r3, r3, #1
 800ad36:	b2da      	uxtb	r2, r3
 800ad38:	693b      	ldr	r3, [r7, #16]
 800ad3a:	709a      	strb	r2, [r3, #2]
            break;
 800ad3c:	bf00      	nop
        }

        if(pstrNetworkId->enuChannel == M2M_WIFI_CH_ALL)
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	7a5b      	ldrb	r3, [r3, #9]
 800ad42:	2bff      	cmp	r3, #255	@ 0xff
 800ad44:	d104      	bne.n	800ad50 <m2m_wifi_connect_prepare_msg+0x98>
            pstrHdr->u8Channel = (uint8)(pstrNetworkId->enuChannel);
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	7a5a      	ldrb	r2, [r3, #9]
 800ad4a:	693b      	ldr	r3, [r7, #16]
 800ad4c:	70da      	strb	r2, [r3, #3]
 800ad4e:	e00d      	b.n	800ad6c <m2m_wifi_connect_prepare_msg+0xb4>
        else if((pstrNetworkId->enuChannel <= M2M_WIFI_CH_14) && (pstrNetworkId->enuChannel >= M2M_WIFI_CH_1))
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	7a5b      	ldrb	r3, [r3, #9]
 800ad54:	2b0e      	cmp	r3, #14
 800ad56:	d83a      	bhi.n	800adce <m2m_wifi_connect_prepare_msg+0x116>
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	7a5b      	ldrb	r3, [r3, #9]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d036      	beq.n	800adce <m2m_wifi_connect_prepare_msg+0x116>
            pstrHdr->u8Channel = (uint8)(pstrNetworkId->enuChannel) - 1;
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	7a5b      	ldrb	r3, [r3, #9]
 800ad64:	3b01      	subs	r3, #1
 800ad66:	b2da      	uxtb	r2, r3
 800ad68:	693b      	ldr	r3, [r7, #16]
 800ad6a:	70da      	strb	r2, [r3, #3]
        else
            goto INVALID_ARG;

        if((enuAuthType == M2M_WIFI_SEC_INVALID) || (enuAuthType >= M2M_WIFI_NUM_AUTH_TYPES))
 800ad6c:	79bb      	ldrb	r3, [r7, #6]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d02f      	beq.n	800add2 <m2m_wifi_connect_prepare_msg+0x11a>
 800ad72:	79bb      	ldrb	r3, [r7, #6]
 800ad74:	2b04      	cmp	r3, #4
 800ad76:	d82c      	bhi.n	800add2 <m2m_wifi_connect_prepare_msg+0x11a>
            goto INVALID_ARG;
        pstrCmn->u8AuthType = (uint8)enuAuthType;
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	79ba      	ldrb	r2, [r7, #6]
 800ad7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

        pstrCmn->u8SsidLen = pstrNetworkId->u8SsidLen;
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	7a1a      	ldrb	r2, [r3, #8]
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	701a      	strb	r2, [r3, #0]
        m2m_memcpy(pstrCmn->au8Ssid, pstrNetworkId->pu8Ssid, pstrNetworkId->u8SsidLen);
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	1c58      	adds	r0, r3, #1
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	6859      	ldr	r1, [r3, #4]
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	7a1b      	ldrb	r3, [r3, #8]
 800ad94:	461a      	mov	r2, r3
 800ad96:	f7fe fe63 	bl	8009a60 <m2m_memcpy>
        if(pstrNetworkId->pu8Bssid != NULL)
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d00c      	beq.n	800adbc <m2m_wifi_connect_prepare_msg+0x104>
        {
            pstrCmn->u8Options = M2M_WIFI_CONN_BSSID_FLAG;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	2201      	movs	r2, #1
 800ada6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            m2m_memcpy(pstrCmn->au8Bssid, pstrNetworkId->pu8Bssid, M2M_MAC_ADDRES_LEN);
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	f103 0022 	add.w	r0, r3, #34	@ 0x22
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	2206      	movs	r2, #6
 800adb6:	4619      	mov	r1, r3
 800adb8:	f7fe fe52 	bl	8009a60 <m2m_memcpy>
        }
        /* Everything is ok, set return value. */
        ret = M2M_SUCCESS;
 800adbc:	2300      	movs	r3, #0
 800adbe:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 800adc0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800adc4:	e008      	b.n	800add8 <m2m_wifi_connect_prepare_msg+0x120>
        goto INVALID_ARG;
 800adc6:	bf00      	nop
 800adc8:	e004      	b.n	800add4 <m2m_wifi_connect_prepare_msg+0x11c>
            goto INVALID_ARG;
 800adca:	bf00      	nop
 800adcc:	e002      	b.n	800add4 <m2m_wifi_connect_prepare_msg+0x11c>
            goto INVALID_ARG;
 800adce:	bf00      	nop
 800add0:	e000      	b.n	800add4 <m2m_wifi_connect_prepare_msg+0x11c>
            goto INVALID_ARG;
 800add2:	bf00      	nop
INVALID_ARG:
    return M2M_ERR_INVALID_ARG;
 800add4:	f06f 030e 	mvn.w	r3, #14
}
 800add8:	4618      	mov	r0, r3
 800adda:	3718      	adds	r7, #24
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}

0800ade0 <m2m_wifi_connect_open>:
/*************************************************************************************************/
sint8 m2m_wifi_connect_open(
    tenuCredStoreOption enuCredStoreOption,
    tstrNetworkId      *pstrNetworkId
)
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b094      	sub	sp, #80	@ 0x50
 800ade4:	af04      	add	r7, sp, #16
 800ade6:	4603      	mov	r3, r0
 800ade8:	6039      	str	r1, [r7, #0]
 800adea:	71fb      	strb	r3, [r7, #7]
    sint8               ret = M2M_ERR_INVALID_ARG;
 800adec:	23f1      	movs	r3, #241	@ 0xf1
 800adee:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    tstrM2mWifiConnHdr  strConnHdr;

    ret = m2m_wifi_connect_prepare_msg(enuCredStoreOption, M2M_WIFI_SEC_OPEN, 0, pstrNetworkId, &strConnHdr);
 800adf2:	79f8      	ldrb	r0, [r7, #7]
 800adf4:	f107 030c 	add.w	r3, r7, #12
 800adf8:	9300      	str	r3, [sp, #0]
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	2200      	movs	r2, #0
 800adfe:	2101      	movs	r1, #1
 800ae00:	f7ff ff5a 	bl	800acb8 <m2m_wifi_connect_prepare_msg>
 800ae04:	4603      	mov	r3, r0
 800ae06:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if(ret == M2M_SUCCESS)
 800ae0a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d10f      	bne.n	800ae32 <m2m_wifi_connect_open+0x52>
    {
        ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONN,
 800ae12:	f107 020c 	add.w	r2, r7, #12
 800ae16:	2300      	movs	r3, #0
 800ae18:	9302      	str	r3, [sp, #8]
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	9301      	str	r3, [sp, #4]
 800ae1e:	2300      	movs	r3, #0
 800ae20:	9300      	str	r3, [sp, #0]
 800ae22:	2330      	movs	r3, #48	@ 0x30
 800ae24:	213b      	movs	r1, #59	@ 0x3b
 800ae26:	2001      	movs	r0, #1
 800ae28:	f7fe ffac 	bl	8009d84 <hif_send>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                       (uint8 *)&strConnHdr, sizeof(strConnHdr),
                       NULL, 0, 0);
    }
    return ret;
 800ae32:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800ae36:	4618      	mov	r0, r3
 800ae38:	3740      	adds	r7, #64	@ 0x40
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	bd80      	pop	{r7, pc}

0800ae3e <m2m_wifi_connect_wep>:
sint8 m2m_wifi_connect_wep(
    tenuCredStoreOption enuCredStoreOption,
    tstrNetworkId       *pstrNetworkId,
    tstrAuthWep         *pstrAuthWep
)
{
 800ae3e:	b480      	push	{r7}
 800ae40:	b085      	sub	sp, #20
 800ae42:	af00      	add	r7, sp, #0
 800ae44:	4603      	mov	r3, r0
 800ae46:	60b9      	str	r1, [r7, #8]
 800ae48:	607a      	str	r2, [r7, #4]
 800ae4a:	73fb      	strb	r3, [r7, #15]
    /* As of 19.7.5 the WEP protocol is deprecated */
    return M2M_ERR_INVALID;
 800ae4c:	f06f 030f 	mvn.w	r3, #15
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3714      	adds	r7, #20
 800ae54:	46bd      	mov	sp, r7
 800ae56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5a:	4770      	bx	lr

0800ae5c <m2m_wifi_connect_psk>:
sint8 m2m_wifi_connect_psk(
    tenuCredStoreOption enuCredStoreOption,
    tstrNetworkId       *pstrNetworkId,
    tstrAuthPsk         *pstrAuthPsk
)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b096      	sub	sp, #88	@ 0x58
 800ae60:	af04      	add	r7, sp, #16
 800ae62:	4603      	mov	r3, r0
 800ae64:	60b9      	str	r1, [r7, #8]
 800ae66:	607a      	str	r2, [r7, #4]
 800ae68:	73fb      	strb	r3, [r7, #15]
    sint8   ret = M2M_ERR_INVALID_ARG;
 800ae6a:	23f1      	movs	r3, #241	@ 0xf1
 800ae6c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if(pstrAuthPsk != NULL)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d07e      	beq.n	800af74 <m2m_wifi_connect_psk+0x118>
    {
        tstrM2mWifiConnHdr  strConnHdr;

        ret = m2m_wifi_connect_prepare_msg(enuCredStoreOption,
 800ae76:	7bf8      	ldrb	r0, [r7, #15]
 800ae78:	f107 0310 	add.w	r3, r7, #16
 800ae7c:	9300      	str	r3, [sp, #0]
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	226c      	movs	r2, #108	@ 0x6c
 800ae82:	2102      	movs	r1, #2
 800ae84:	f7ff ff18 	bl	800acb8 <m2m_wifi_connect_prepare_msg>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                           M2M_WIFI_SEC_WPA_PSK,
                                           sizeof(tstrM2mWifiPsk),
                                           pstrNetworkId,
                                           &strConnHdr);

        if(ret == M2M_SUCCESS)
 800ae8e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d16e      	bne.n	800af74 <m2m_wifi_connect_psk+0x118>
        {
            tstrM2mWifiPsk  *pstrPsk = (tstrM2mWifiPsk *)malloc(sizeof(tstrM2mWifiPsk));
 800ae96:	206c      	movs	r0, #108	@ 0x6c
 800ae98:	f002 ff64 	bl	800dd64 <malloc>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	643b      	str	r3, [r7, #64]	@ 0x40
            if(pstrPsk != NULL)
 800aea0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d063      	beq.n	800af6e <m2m_wifi_connect_psk+0x112>
            {
                m2m_memset((uint8 *)pstrPsk, 0, sizeof(tstrM2mWifiPsk));
 800aea6:	226c      	movs	r2, #108	@ 0x6c
 800aea8:	2100      	movs	r1, #0
 800aeaa:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800aeac:	f7fe fdf8 	bl	8009aa0 <m2m_memset>
                if(pstrAuthPsk->pu8Psk != NULL)
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d025      	beq.n	800af04 <m2m_wifi_connect_psk+0xa8>
                {
                    if(pstrAuthPsk->pu8Passphrase != NULL)
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	685b      	ldr	r3, [r3, #4]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d003      	beq.n	800aec8 <m2m_wifi_connect_psk+0x6c>
                        ret = M2M_ERR_INVALID_ARG;
 800aec0:	23f1      	movs	r3, #241	@ 0xf1
 800aec2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800aec6:	e03a      	b.n	800af3e <m2m_wifi_connect_psk+0xe2>
                    else
                    {
                        pstrPsk->u8PassphraseLen = M2M_MAX_PSK_LEN-1;
 800aec8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aeca:	2240      	movs	r2, #64	@ 0x40
 800aecc:	701a      	strb	r2, [r3, #0]
                        /* Use hexstr_2_bytes to verify pu8Psk input. */
                        if(M2M_SUCCESS != hexstr_2_bytes(pstrPsk->au8Passphrase, pstrAuthPsk->pu8Psk, pstrPsk->u8PassphraseLen/2))
 800aece:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aed0:	1c58      	adds	r0, r3, #1
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	6819      	ldr	r1, [r3, #0]
 800aed6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aed8:	781b      	ldrb	r3, [r3, #0]
 800aeda:	085b      	lsrs	r3, r3, #1
 800aedc:	b2db      	uxtb	r3, r3
 800aede:	461a      	mov	r2, r3
 800aee0:	f7fe fe35 	bl	8009b4e <hexstr_2_bytes>
 800aee4:	4603      	mov	r3, r0
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d002      	beq.n	800aef0 <m2m_wifi_connect_psk+0x94>
                            ret = M2M_ERR_INVALID_ARG;
 800aeea:	23f1      	movs	r3, #241	@ 0xf1
 800aeec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                        m2m_memcpy(pstrPsk->au8Passphrase, pstrAuthPsk->pu8Psk, pstrPsk->u8PassphraseLen);
 800aef0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aef2:	1c58      	adds	r0, r3, #1
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	6819      	ldr	r1, [r3, #0]
 800aef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aefa:	781b      	ldrb	r3, [r3, #0]
 800aefc:	461a      	mov	r2, r3
 800aefe:	f7fe fdaf 	bl	8009a60 <m2m_memcpy>
 800af02:	e01c      	b.n	800af3e <m2m_wifi_connect_psk+0xe2>
                    }
                }
                else if(pstrAuthPsk->pu8Passphrase != NULL)
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	685b      	ldr	r3, [r3, #4]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d015      	beq.n	800af38 <m2m_wifi_connect_psk+0xdc>
                {
                    if(pstrAuthPsk->u8PassphraseLen > M2M_MAX_PSK_LEN-1)
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	7a1b      	ldrb	r3, [r3, #8]
 800af10:	2b40      	cmp	r3, #64	@ 0x40
 800af12:	d903      	bls.n	800af1c <m2m_wifi_connect_psk+0xc0>
                        ret = M2M_ERR_INVALID_ARG;
 800af14:	23f1      	movs	r3, #241	@ 0xf1
 800af16:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800af1a:	e010      	b.n	800af3e <m2m_wifi_connect_psk+0xe2>
                    else
                    {
                        pstrPsk->u8PassphraseLen = pstrAuthPsk->u8PassphraseLen;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	7a1a      	ldrb	r2, [r3, #8]
 800af20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af22:	701a      	strb	r2, [r3, #0]
                        m2m_memcpy(pstrPsk->au8Passphrase, pstrAuthPsk->pu8Passphrase, pstrPsk->u8PassphraseLen);
 800af24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af26:	1c58      	adds	r0, r3, #1
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	6859      	ldr	r1, [r3, #4]
 800af2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af2e:	781b      	ldrb	r3, [r3, #0]
 800af30:	461a      	mov	r2, r3
 800af32:	f7fe fd95 	bl	8009a60 <m2m_memcpy>
 800af36:	e002      	b.n	800af3e <m2m_wifi_connect_psk+0xe2>
                    }
                }
                else
                    ret = M2M_ERR_INVALID_ARG;
 800af38:	23f1      	movs	r3, #241	@ 0xf1
 800af3a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                if(ret == M2M_SUCCESS)
 800af3e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800af42:	2b00      	cmp	r3, #0
 800af44:	d10f      	bne.n	800af66 <m2m_wifi_connect_psk+0x10a>
                {
                    ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONN | M2M_REQ_DATA_PKT,
 800af46:	f107 0210 	add.w	r2, r7, #16
 800af4a:	2330      	movs	r3, #48	@ 0x30
 800af4c:	9302      	str	r3, [sp, #8]
 800af4e:	236c      	movs	r3, #108	@ 0x6c
 800af50:	9301      	str	r3, [sp, #4]
 800af52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af54:	9300      	str	r3, [sp, #0]
 800af56:	2330      	movs	r3, #48	@ 0x30
 800af58:	21bb      	movs	r1, #187	@ 0xbb
 800af5a:	2001      	movs	r0, #1
 800af5c:	f7fe ff12 	bl	8009d84 <hif_send>
 800af60:	4603      	mov	r3, r0
 800af62:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                   (uint8 *)&strConnHdr, sizeof(tstrM2mWifiConnHdr),
                                   (uint8 *)pstrPsk, sizeof(tstrM2mWifiPsk), sizeof(tstrM2mWifiConnHdr));
                }
                free(pstrPsk);
 800af66:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800af68:	f002 ff04 	bl	800dd74 <free>
 800af6c:	e002      	b.n	800af74 <m2m_wifi_connect_psk+0x118>
            }
            else
                ret = M2M_ERR_MEM_ALLOC;
 800af6e:	23fd      	movs	r3, #253	@ 0xfd
 800af70:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }
    return ret;
 800af74:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800af78:	4618      	mov	r0, r3
 800af7a:	3748      	adds	r7, #72	@ 0x48
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}

0800af80 <m2m_wifi_connect_1x_mschap2>:
sint8 m2m_wifi_connect_1x_mschap2(
    tenuCredStoreOption enuCredStoreOption,
    tstrNetworkId       *pstrNetworkId,
    tstrAuth1xMschap2   *pstrAuth1xMschap2
)
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b098      	sub	sp, #96	@ 0x60
 800af84:	af04      	add	r7, sp, #16
 800af86:	4603      	mov	r3, r0
 800af88:	60b9      	str	r1, [r7, #8]
 800af8a:	607a      	str	r2, [r7, #4]
 800af8c:	73fb      	strb	r3, [r7, #15]
    sint8 ret = M2M_ERR_INVALID_ARG;
 800af8e:	23f1      	movs	r3, #241	@ 0xf1
 800af90:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    if(pstrAuth1xMschap2 != NULL)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2b00      	cmp	r3, #0
 800af98:	f000 80d3 	beq.w	800b142 <m2m_wifi_connect_1x_mschap2+0x1c2>
    {
        if(pstrAuth1xMschap2->pu8Domain == NULL)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d102      	bne.n	800afaa <m2m_wifi_connect_1x_mschap2+0x2a>
            pstrAuth1xMschap2->u16DomainLen = 0;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	819a      	strh	r2, [r3, #12]
        if(
            (pstrAuth1xMschap2->pu8UserName != NULL)
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	685b      	ldr	r3, [r3, #4]
        if(
 800afae:	2b00      	cmp	r3, #0
 800afb0:	f000 80c7 	beq.w	800b142 <m2m_wifi_connect_1x_mschap2+0x1c2>
            && (pstrAuth1xMschap2->pu8Password != NULL)
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	689b      	ldr	r3, [r3, #8]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	f000 80c2 	beq.w	800b142 <m2m_wifi_connect_1x_mschap2+0x1c2>
            && ((uint32)(pstrAuth1xMschap2->u16DomainLen) + pstrAuth1xMschap2->u16UserNameLen <= M2M_AUTH_1X_USER_LEN_MAX)
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	899b      	ldrh	r3, [r3, #12]
 800afc2:	461a      	mov	r2, r3
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	89db      	ldrh	r3, [r3, #14]
 800afc8:	4413      	add	r3, r2
 800afca:	2b64      	cmp	r3, #100	@ 0x64
 800afcc:	f200 80b9 	bhi.w	800b142 <m2m_wifi_connect_1x_mschap2+0x1c2>
            && (pstrAuth1xMschap2->u16PasswordLen <= M2M_AUTH_1X_PASSWORD_LEN_MAX)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	8a1b      	ldrh	r3, [r3, #16]
 800afd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afd8:	f200 80b3 	bhi.w	800b142 <m2m_wifi_connect_1x_mschap2+0x1c2>
        )
        {
            tstrM2mWifiConnHdr  strConnHdr;
            uint16              u16AuthSize =   sizeof(tstrM2mWifi1xHdr) +
                                                pstrAuth1xMschap2->u16DomainLen +
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	899a      	ldrh	r2, [r3, #12]
                                                pstrAuth1xMschap2->u16UserNameLen +
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	89db      	ldrh	r3, [r3, #14]
                                                pstrAuth1xMschap2->u16DomainLen +
 800afe4:	4413      	add	r3, r2
 800afe6:	b29a      	uxth	r2, r3
                                                pstrAuth1xMschap2->u16PasswordLen;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	8a1b      	ldrh	r3, [r3, #16]
                                                pstrAuth1xMschap2->u16UserNameLen +
 800afec:	4413      	add	r3, r2
 800afee:	b29b      	uxth	r3, r3
            uint16              u16AuthSize =   sizeof(tstrM2mWifi1xHdr) +
 800aff0:	332c      	adds	r3, #44	@ 0x2c
 800aff2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

            ret = m2m_wifi_connect_prepare_msg(enuCredStoreOption,
 800aff6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800affa:	7bf8      	ldrb	r0, [r7, #15]
 800affc:	f107 0310 	add.w	r3, r7, #16
 800b000:	9300      	str	r3, [sp, #0]
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	2104      	movs	r1, #4
 800b006:	f7ff fe57 	bl	800acb8 <m2m_wifi_connect_prepare_msg>
 800b00a:	4603      	mov	r3, r0
 800b00c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                                               M2M_WIFI_SEC_802_1X,
                                               u16AuthSize,
                                               pstrNetworkId,
                                               &strConnHdr);

            if(ret == M2M_SUCCESS)
 800b010:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800b014:	2b00      	cmp	r3, #0
 800b016:	f040 8094 	bne.w	800b142 <m2m_wifi_connect_1x_mschap2+0x1c2>
            {
                tstrM2mWifi1xHdr    *pstr1xHdr = (tstrM2mWifi1xHdr *)malloc(u16AuthSize);
 800b01a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b01e:	4618      	mov	r0, r3
 800b020:	f002 fea0 	bl	800dd64 <malloc>
 800b024:	4603      	mov	r3, r0
 800b026:	643b      	str	r3, [r7, #64]	@ 0x40
                if(pstr1xHdr != NULL)
 800b028:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	f000 8086 	beq.w	800b13c <m2m_wifi_connect_1x_mschap2+0x1bc>
                {
                    uint8   *pu8AuthPtr = pstr1xHdr->au81xAuthDetails;
 800b030:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b032:	332c      	adds	r3, #44	@ 0x2c
 800b034:	64bb      	str	r3, [r7, #72]	@ 0x48
                    m2m_memset((uint8 *)pstr1xHdr, 0, u16AuthSize);
 800b036:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b03a:	461a      	mov	r2, r3
 800b03c:	2100      	movs	r1, #0
 800b03e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800b040:	f7fe fd2e 	bl	8009aa0 <m2m_memset>

                    pstr1xHdr->u8Flags = M2M_802_1X_MSCHAP2_FLAG;
 800b044:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b046:	2201      	movs	r2, #1
 800b048:	701a      	strb	r2, [r3, #0]
                    if(pstrAuth1xMschap2->bUnencryptedUserName == true)
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	7c9b      	ldrb	r3, [r3, #18]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d006      	beq.n	800b060 <m2m_wifi_connect_1x_mschap2+0xe0>
                        pstr1xHdr->u8Flags |= M2M_802_1X_UNENCRYPTED_USERNAME_FLAG;
 800b052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b054:	781b      	ldrb	r3, [r3, #0]
 800b056:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b05a:	b2da      	uxtb	r2, r3
 800b05c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b05e:	701a      	strb	r2, [r3, #0]
                    if(pstrAuth1xMschap2->bPrependDomain == true)
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	7cdb      	ldrb	r3, [r3, #19]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d006      	beq.n	800b076 <m2m_wifi_connect_1x_mschap2+0xf6>
                        pstr1xHdr->u8Flags |= M2M_802_1X_PREPEND_DOMAIN_FLAG;
 800b068:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b06a:	781b      	ldrb	r3, [r3, #0]
 800b06c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b070:	b2da      	uxtb	r2, r3
 800b072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b074:	701a      	strb	r2, [r3, #0]

                    pstr1xHdr->u8HdrLength = sizeof(tstrM2mWifi1xHdr);
 800b076:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b078:	222c      	movs	r2, #44	@ 0x2c
 800b07a:	70da      	strb	r2, [r3, #3]
                    pstr1xHdr->u32TlsHsFlags = gu321xTlsHsFlags;
 800b07c:	4b34      	ldr	r3, [pc, #208]	@ (800b150 <m2m_wifi_connect_1x_mschap2+0x1d0>)
 800b07e:	681a      	ldr	r2, [r3, #0]
 800b080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b082:	625a      	str	r2, [r3, #36]	@ 0x24
                    m2m_memcpy(pstr1xHdr->au8TlsSpecificRootNameSha1, gau81xRootSha1, sizeof(gau81xRootSha1));
 800b084:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b086:	330c      	adds	r3, #12
 800b088:	2214      	movs	r2, #20
 800b08a:	4932      	ldr	r1, [pc, #200]	@ (800b154 <m2m_wifi_connect_1x_mschap2+0x1d4>)
 800b08c:	4618      	mov	r0, r3
 800b08e:	f7fe fce7 	bl	8009a60 <m2m_memcpy>

                    pstr1xHdr->u8DomainLength = 0;
 800b092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b094:	2200      	movs	r2, #0
 800b096:	705a      	strb	r2, [r3, #1]
                    if(pstrAuth1xMschap2->pu8Domain != NULL)
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d012      	beq.n	800b0c6 <m2m_wifi_connect_1x_mschap2+0x146>
                    {
                        pstr1xHdr->u8DomainLength = (uint8)(pstrAuth1xMschap2->u16DomainLen);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	899b      	ldrh	r3, [r3, #12]
 800b0a4:	b2da      	uxtb	r2, r3
 800b0a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0a8:	705a      	strb	r2, [r3, #1]
                        m2m_memcpy(pu8AuthPtr, pstrAuth1xMschap2->pu8Domain, pstr1xHdr->u8DomainLength);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	6819      	ldr	r1, [r3, #0]
 800b0ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0b0:	785b      	ldrb	r3, [r3, #1]
 800b0b2:	461a      	mov	r2, r3
 800b0b4:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800b0b6:	f7fe fcd3 	bl	8009a60 <m2m_memcpy>
                        pu8AuthPtr += pstr1xHdr->u8DomainLength;
 800b0ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0bc:	785b      	ldrb	r3, [r3, #1]
 800b0be:	461a      	mov	r2, r3
 800b0c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0c2:	4413      	add	r3, r2
 800b0c4:	64bb      	str	r3, [r7, #72]	@ 0x48
                    }

                    pstr1xHdr->u8UserNameLength = (pstrAuth1xMschap2->u16UserNameLen);
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	89db      	ldrh	r3, [r3, #14]
 800b0ca:	b2da      	uxtb	r2, r3
 800b0cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0ce:	709a      	strb	r2, [r3, #2]
                    m2m_memcpy(pu8AuthPtr, pstrAuth1xMschap2->pu8UserName, pstr1xHdr->u8UserNameLength);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	6859      	ldr	r1, [r3, #4]
 800b0d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0d6:	789b      	ldrb	r3, [r3, #2]
 800b0d8:	461a      	mov	r2, r3
 800b0da:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800b0dc:	f7fe fcc0 	bl	8009a60 <m2m_memcpy>
                    pu8AuthPtr += pstr1xHdr->u8UserNameLength;
 800b0e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0e2:	789b      	ldrb	r3, [r3, #2]
 800b0e4:	461a      	mov	r2, r3
 800b0e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0e8:	4413      	add	r3, r2
 800b0ea:	64bb      	str	r3, [r7, #72]	@ 0x48

                    pstr1xHdr->u16PrivateKeyOffset = pu8AuthPtr - pstr1xHdr->au81xAuthDetails;
 800b0ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0ee:	332c      	adds	r3, #44	@ 0x2c
 800b0f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b0f2:	1ad3      	subs	r3, r2, r3
 800b0f4:	b29a      	uxth	r2, r3
 800b0f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0f8:	809a      	strh	r2, [r3, #4]
                    pstr1xHdr->u16PrivateKeyLength = pstrAuth1xMschap2->u16PasswordLen;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	8a1a      	ldrh	r2, [r3, #16]
 800b0fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b100:	80da      	strh	r2, [r3, #6]
                    m2m_memcpy(pu8AuthPtr, pstrAuth1xMschap2->pu8Password, pstr1xHdr->u16PrivateKeyLength);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6899      	ldr	r1, [r3, #8]
 800b106:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b108:	88db      	ldrh	r3, [r3, #6]
 800b10a:	461a      	mov	r2, r3
 800b10c:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800b10e:	f7fe fca7 	bl	8009a60 <m2m_memcpy>

                    ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONN | M2M_REQ_DATA_PKT,
 800b112:	f107 0210 	add.w	r2, r7, #16
 800b116:	2330      	movs	r3, #48	@ 0x30
 800b118:	9302      	str	r3, [sp, #8]
 800b11a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b11e:	9301      	str	r3, [sp, #4]
 800b120:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b122:	9300      	str	r3, [sp, #0]
 800b124:	2330      	movs	r3, #48	@ 0x30
 800b126:	21bb      	movs	r1, #187	@ 0xbb
 800b128:	2001      	movs	r0, #1
 800b12a:	f7fe fe2b 	bl	8009d84 <hif_send>
 800b12e:	4603      	mov	r3, r0
 800b130:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                                   (uint8 *)&strConnHdr, sizeof(tstrM2mWifiConnHdr),
                                   (uint8 *)pstr1xHdr, u16AuthSize,
                                   sizeof(tstrM2mWifiConnHdr));
                    free(pstr1xHdr);
 800b134:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800b136:	f002 fe1d 	bl	800dd74 <free>
 800b13a:	e002      	b.n	800b142 <m2m_wifi_connect_1x_mschap2+0x1c2>
                }
                else
                    ret = M2M_ERR_MEM_ALLOC;
 800b13c:	23fd      	movs	r3, #253	@ 0xfd
 800b13e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            }
        }
    }
    return ret;
 800b142:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800b146:	4618      	mov	r0, r3
 800b148:	3750      	adds	r7, #80	@ 0x50
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd80      	pop	{r7, pc}
 800b14e:	bf00      	nop
 800b150:	20000018 	.word	0x20000018
 800b154:	20000bfc 	.word	0x20000bfc

0800b158 <m2m_wifi_connect>:
    }
    return ret;
}

sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b086      	sub	sp, #24
 800b15c:	af02      	add	r7, sp, #8
 800b15e:	60f8      	str	r0, [r7, #12]
 800b160:	607b      	str	r3, [r7, #4]
 800b162:	460b      	mov	r3, r1
 800b164:	72fb      	strb	r3, [r7, #11]
 800b166:	4613      	mov	r3, r2
 800b168:	72bb      	strb	r3, [r7, #10]
    return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch, 0);
 800b16a:	7aba      	ldrb	r2, [r7, #10]
 800b16c:	7af9      	ldrb	r1, [r7, #11]
 800b16e:	2300      	movs	r3, #0
 800b170:	9301      	str	r3, [sp, #4]
 800b172:	8b3b      	ldrh	r3, [r7, #24]
 800b174:	9300      	str	r3, [sp, #0]
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	68f8      	ldr	r0, [r7, #12]
 800b17a:	f000 f805 	bl	800b188 <m2m_wifi_connect_sc>
 800b17e:	4603      	mov	r3, r0
}
 800b180:	4618      	mov	r0, r3
 800b182:	3710      	adds	r7, #16
 800b184:	46bd      	mov	sp, r7
 800b186:	bd80      	pop	{r7, pc}

0800b188 <m2m_wifi_connect_sc>:

sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b096      	sub	sp, #88	@ 0x58
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	60f8      	str	r0, [r7, #12]
 800b190:	607b      	str	r3, [r7, #4]
 800b192:	460b      	mov	r3, r1
 800b194:	72fb      	strb	r3, [r7, #11]
 800b196:	4613      	mov	r3, r2
 800b198:	72bb      	strb	r3, [r7, #10]
    sint8               s8Ret              = M2M_ERR_INVALID_ARG;
 800b19a:	23f1      	movs	r3, #241	@ 0xf1
 800b19c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    tstrNetworkId       strNetworkId       = {NULL, (uint8 *)pcSsid, u8SsidLen, (tenuM2mScanCh)u16Ch};
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800b1a8:	7afb      	ldrb	r3, [r7, #11]
 800b1aa:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800b1ae:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800b1b2:	b2db      	uxtb	r3, r3
 800b1b4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    tenuCredStoreOption enuCredStoreOption = u8NoSaveCred ? WIFI_CRED_DONTSAVE : WIFI_CRED_SAVE_ENCRYPTED;
 800b1b8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d001      	beq.n	800b1c4 <m2m_wifi_connect_sc+0x3c>
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	e000      	b.n	800b1c6 <m2m_wifi_connect_sc+0x3e>
 800b1c4:	2302      	movs	r3, #2
 800b1c6:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    /* This API does not support SSIDs which contain '\0'. If there is a '\0' character within the
     * first u8SsidLen characters, then assume that the input u8SsidLen was incorrect - set length
     * to strlen(pcSsid) and continue. This is to avoid a change from the behaviour of previously
     * released drivers. */
    if(u8SsidLen < M2M_MAX_SSID_LEN)
 800b1ca:	7afb      	ldrb	r3, [r7, #11]
 800b1cc:	2b20      	cmp	r3, #32
 800b1ce:	d80e      	bhi.n	800b1ee <m2m_wifi_connect_sc+0x66>
        while(u8SsidLen--)
 800b1d0:	e008      	b.n	800b1e4 <m2m_wifi_connect_sc+0x5c>
            if(strNetworkId.pu8Ssid[u8SsidLen] == 0)
 800b1d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b1d4:	7afb      	ldrb	r3, [r7, #11]
 800b1d6:	4413      	add	r3, r2
 800b1d8:	781b      	ldrb	r3, [r3, #0]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d102      	bne.n	800b1e4 <m2m_wifi_connect_sc+0x5c>
                strNetworkId.u8SsidLen = u8SsidLen;
 800b1de:	7afb      	ldrb	r3, [r7, #11]
 800b1e0:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        while(u8SsidLen--)
 800b1e4:	7afb      	ldrb	r3, [r7, #11]
 800b1e6:	1e5a      	subs	r2, r3, #1
 800b1e8:	72fa      	strb	r2, [r7, #11]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d1f1      	bne.n	800b1d2 <m2m_wifi_connect_sc+0x4a>

    switch((tenuM2mSecType)u8SecType)
 800b1ee:	7abb      	ldrb	r3, [r7, #10]
 800b1f0:	3b01      	subs	r3, #1
 800b1f2:	2b03      	cmp	r3, #3
 800b1f4:	f200 808e 	bhi.w	800b314 <m2m_wifi_connect_sc+0x18c>
 800b1f8:	a201      	add	r2, pc, #4	@ (adr r2, 800b200 <m2m_wifi_connect_sc+0x78>)
 800b1fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1fe:	bf00      	nop
 800b200:	0800b211 	.word	0x0800b211
 800b204:	0800b229 	.word	0x0800b229
 800b208:	0800b27f 	.word	0x0800b27f
 800b20c:	0800b2bd 	.word	0x0800b2bd
    {
    case M2M_WIFI_SEC_OPEN:
        s8Ret = m2m_wifi_connect_open(enuCredStoreOption, &strNetworkId);
 800b210:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800b214:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800b218:	4611      	mov	r1, r2
 800b21a:	4618      	mov	r0, r3
 800b21c:	f7ff fde0 	bl	800ade0 <m2m_wifi_connect_open>
 800b220:	4603      	mov	r3, r0
 800b222:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        break;
 800b226:	e07c      	b.n	800b322 <m2m_wifi_connect_sc+0x19a>
    case M2M_WIFI_SEC_WPA_PSK:
        if(pvAuthInfo != NULL)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d074      	beq.n	800b318 <m2m_wifi_connect_sc+0x190>
        {
            tstrAuthPsk strAuthPsk = {NULL, NULL, 0};
 800b22e:	2300      	movs	r3, #0
 800b230:	633b      	str	r3, [r7, #48]	@ 0x30
 800b232:	2300      	movs	r3, #0
 800b234:	637b      	str	r3, [r7, #52]	@ 0x34
 800b236:	2300      	movs	r3, #0
 800b238:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            uint16      len        = m2m_strlen((uint8 *)pvAuthInfo);
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f7fe fc4c 	bl	8009ada <m2m_strlen>
 800b242:	4603      	mov	r3, r0
 800b244:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

            if(len == M2M_MAX_PSK_LEN-1)
 800b248:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800b24c:	2b40      	cmp	r3, #64	@ 0x40
 800b24e:	d102      	bne.n	800b256 <m2m_wifi_connect_sc+0xce>
            {
                strAuthPsk.pu8Psk = (uint8 *)pvAuthInfo;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	633b      	str	r3, [r7, #48]	@ 0x30
 800b254:	e006      	b.n	800b264 <m2m_wifi_connect_sc+0xdc>
            }
            else
            {
                strAuthPsk.pu8Passphrase   = (uint8 *)pvAuthInfo;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	637b      	str	r3, [r7, #52]	@ 0x34
                strAuthPsk.u8PassphraseLen = len;
 800b25a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800b25e:	b2db      	uxtb	r3, r3
 800b260:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            }
            s8Ret = m2m_wifi_connect_psk(enuCredStoreOption, &strNetworkId, &strAuthPsk);
 800b264:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800b268:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800b26c:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800b270:	4618      	mov	r0, r3
 800b272:	f7ff fdf3 	bl	800ae5c <m2m_wifi_connect_psk>
 800b276:	4603      	mov	r3, r0
 800b278:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        }
        break;
 800b27c:	e04c      	b.n	800b318 <m2m_wifi_connect_sc+0x190>
    case M2M_WIFI_SEC_WEP:
        if(pvAuthInfo != NULL)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d04b      	beq.n	800b31c <m2m_wifi_connect_sc+0x194>
        {
            tstrM2mWifiWepParams    *pstrWepParams = (tstrM2mWifiWepParams *)pvAuthInfo;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	64fb      	str	r3, [r7, #76]	@ 0x4c
            tstrAuthWep             strAuthWep     = {pstrWepParams->au8WepKey, pstrWepParams->u8KeySz-1, pstrWepParams->u8KeyIndx};
 800b288:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b28a:	3302      	adds	r3, #2
 800b28c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b28e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b290:	785b      	ldrb	r3, [r3, #1]
 800b292:	3b01      	subs	r3, #1
 800b294:	b2db      	uxtb	r3, r3
 800b296:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800b29a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b29c:	781b      	ldrb	r3, [r3, #0]
 800b29e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

            s8Ret = m2m_wifi_connect_wep(enuCredStoreOption, &strNetworkId, &strAuthWep);
 800b2a2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800b2a6:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800b2aa:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7ff fdc5 	bl	800ae3e <m2m_wifi_connect_wep>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        }
        break;
 800b2ba:	e02f      	b.n	800b31c <m2m_wifi_connect_sc+0x194>
    case M2M_WIFI_SEC_802_1X:
        if(pvAuthInfo != NULL)
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d02e      	beq.n	800b320 <m2m_wifi_connect_sc+0x198>
        {
            tstr1xAuthCredentials   *pstr1xParams    = (tstr1xAuthCredentials *)pvAuthInfo;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	653b      	str	r3, [r7, #80]	@ 0x50
            tstrAuth1xMschap2       strAuth1xMschap2 = {NULL,
 800b2c6:	f107 0314 	add.w	r3, r7, #20
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	601a      	str	r2, [r3, #0]
 800b2ce:	605a      	str	r2, [r3, #4]
 800b2d0:	609a      	str	r2, [r3, #8]
 800b2d2:	60da      	str	r2, [r3, #12]
 800b2d4:	611a      	str	r2, [r3, #16]
                                                        pstr1xParams->au8UserName,
 800b2d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
            tstrAuth1xMschap2       strAuth1xMschap2 = {NULL,
 800b2d8:	61bb      	str	r3, [r7, #24]
                                                        pstr1xParams->au8Passwd,
 800b2da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2dc:	3315      	adds	r3, #21
            tstrAuth1xMschap2       strAuth1xMschap2 = {NULL,
 800b2de:	61fb      	str	r3, [r7, #28]
                                                        0,
                                                        m2m_strlen(pstr1xParams->au8UserName),
 800b2e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	f7fe fbf9 	bl	8009ada <m2m_strlen>
 800b2e8:	4603      	mov	r3, r0
            tstrAuth1xMschap2       strAuth1xMschap2 = {NULL,
 800b2ea:	847b      	strh	r3, [r7, #34]	@ 0x22
                                                        m2m_strlen(pstr1xParams->au8Passwd),
 800b2ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2ee:	3315      	adds	r3, #21
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	f7fe fbf2 	bl	8009ada <m2m_strlen>
 800b2f6:	4603      	mov	r3, r0
            tstrAuth1xMschap2       strAuth1xMschap2 = {NULL,
 800b2f8:	84bb      	strh	r3, [r7, #36]	@ 0x24
                                                        false};

            s8Ret = m2m_wifi_connect_1x_mschap2(enuCredStoreOption, &strNetworkId, &strAuth1xMschap2);
 800b2fa:	f107 0214 	add.w	r2, r7, #20
 800b2fe:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800b302:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800b306:	4618      	mov	r0, r3
 800b308:	f7ff fe3a 	bl	800af80 <m2m_wifi_connect_1x_mschap2>
 800b30c:	4603      	mov	r3, r0
 800b30e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        }
        break;
 800b312:	e005      	b.n	800b320 <m2m_wifi_connect_sc+0x198>
    default:
        break;
 800b314:	bf00      	nop
 800b316:	e004      	b.n	800b322 <m2m_wifi_connect_sc+0x19a>
        break;
 800b318:	bf00      	nop
 800b31a:	e002      	b.n	800b322 <m2m_wifi_connect_sc+0x19a>
        break;
 800b31c:	bf00      	nop
 800b31e:	e000      	b.n	800b322 <m2m_wifi_connect_sc+0x19a>
        break;
 800b320:	bf00      	nop
    }
    return s8Ret;
 800b322:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800b326:	4618      	mov	r0, r3
 800b328:	3758      	adds	r7, #88	@ 0x58
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bd80      	pop	{r7, pc}
 800b32e:	bf00      	nop

0800b330 <m2m_wifi_request_dhcp_client>:
    return hif_send(M2M_REQ_GROUP_IP, M2M_IP_REQ_STATIC_IP_CONF,
                    (uint8 *) pstrStaticIPConf, sizeof(tstrM2MIPConfig), NULL, 0, 0);
}

sint8 m2m_wifi_request_dhcp_client(void)
{
 800b330:	b480      	push	{r7}
 800b332:	af00      	add	r7, sp, #0
    /*legacy API should be removed */
    return 0;
 800b334:	2300      	movs	r3, #0
}
 800b336:	4618      	mov	r0, r3
 800b338:	46bd      	mov	sp, r7
 800b33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33e:	4770      	bx	lr

0800b340 <chip_apply_conf>:

#define TIMEOUT						(20000) // ITCO: replace (0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b086      	sub	sp, #24
 800b344:	af00      	add	r7, sp, #0
 800b346:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
 800b348:	2300      	movs	r3, #0
 800b34a:	75fb      	strb	r3, [r7, #23]
	uint32 val32 = u32Conf;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	613b      	str	r3, [r7, #16]
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
 800b350:	693b      	ldr	r3, [r7, #16]
 800b352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b356:	613b      	str	r3, [r7, #16]
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
 800b358:	6939      	ldr	r1, [r7, #16]
 800b35a:	f44f 50a5 	mov.w	r0, #5280	@ 0x14a0
 800b35e:	f000 fb9b 	bl	800ba98 <nm_write_reg>
		if(val32 != 0) {
 800b362:	693b      	ldr	r3, [r7, #16]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d013      	beq.n	800b390 <chip_apply_conf+0x50>
			uint32 reg = 0;
 800b368:	2300      	movs	r3, #0
 800b36a:	60fb      	str	r3, [r7, #12]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
 800b36c:	f107 030c 	add.w	r3, r7, #12
 800b370:	4619      	mov	r1, r3
 800b372:	f44f 50a5 	mov.w	r0, #5280	@ 0x14a0
 800b376:	f000 fb81 	bl	800ba7c <nm_read_reg_with_ret>
 800b37a:	4603      	mov	r3, r0
 800b37c:	75fb      	strb	r3, [r7, #23]
			if(ret == M2M_SUCCESS) {
 800b37e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d1e8      	bne.n	800b358 <chip_apply_conf+0x18>
				if(reg == val32)
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	693a      	ldr	r2, [r7, #16]
 800b38a:	429a      	cmp	r2, r3
 800b38c:	d002      	beq.n	800b394 <chip_apply_conf+0x54>
		nm_write_reg(rNMI_GP_REG_1, val32);
 800b38e:	e7e3      	b.n	800b358 <chip_apply_conf+0x18>
					break;
			}
		} else {
			break;
 800b390:	bf00      	nop
 800b392:	e000      	b.n	800b396 <chip_apply_conf+0x56>
					break;
 800b394:	bf00      	nop
		}
	} while(1);

	return M2M_SUCCESS;
 800b396:	2300      	movs	r3, #0
}
 800b398:	4618      	mov	r0, r3
 800b39a:	3718      	adds	r7, #24
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b082      	sub	sp, #8
 800b3a4:	af00      	add	r7, sp, #0
	uint32 reg = 0;
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	603b      	str	r3, [r7, #0]
	sint8 ret = M2M_SUCCESS;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	71fb      	strb	r3, [r7, #7]
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
 800b3ae:	463b      	mov	r3, r7
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	f241 4008 	movw	r0, #5128	@ 0x1408
 800b3b6:	f000 fb61 	bl	800ba7c <nm_read_reg_with_ret>
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 800b3be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d12b      	bne.n	800b41e <enable_interrupts+0x7e>

	reg |= ((uint32) 1 << 8);
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b3cc:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	4619      	mov	r1, r3
 800b3d2:	f241 4008 	movw	r0, #5128	@ 0x1408
 800b3d6:	f000 fb5f 	bl	800ba98 <nm_write_reg>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 800b3de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d11d      	bne.n	800b422 <enable_interrupts+0x82>

	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
 800b3e6:	463b      	mov	r3, r7
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 800b3ee:	f000 fb45 	bl	800ba7c <nm_read_reg_with_ret>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 800b3f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d113      	bne.n	800b426 <enable_interrupts+0x86>

	reg |= ((uint32) 1 << 16);
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b404:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	4619      	mov	r1, r3
 800b40a:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 800b40e:	f000 fb43 	bl	800ba98 <nm_write_reg>
 800b412:	4603      	mov	r3, r0
 800b414:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 800b416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b41a:	2b00      	cmp	r3, #0
ERR1:
 800b41c:	e004      	b.n	800b428 <enable_interrupts+0x88>
	if (M2M_SUCCESS != ret) goto ERR1;
 800b41e:	bf00      	nop
 800b420:	e002      	b.n	800b428 <enable_interrupts+0x88>
	if (M2M_SUCCESS != ret) goto ERR1;
 800b422:	bf00      	nop
 800b424:	e000      	b.n	800b428 <enable_interrupts+0x88>
	if (M2M_SUCCESS != ret) goto ERR1;
 800b426:	bf00      	nop
	return ret;
 800b428:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800b42c:	4618      	mov	r0, r3
 800b42e:	3708      	adds	r7, #8
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}

0800b434 <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b082      	sub	sp, #8
 800b438:	af00      	add	r7, sp, #0
	static uint32 chipid = 0;

	if (chipid == 0) {
 800b43a:	4b31      	ldr	r3, [pc, #196]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d157      	bne.n	800b4f2 <nmi_get_chipid+0xbe>
		uint32 rfrevid;

		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
 800b442:	492f      	ldr	r1, [pc, #188]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b444:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800b448:	f000 fb18 	bl	800ba7c <nm_read_reg_with_ret>
 800b44c:	4603      	mov	r3, r0
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d004      	beq.n	800b45c <nmi_get_chipid+0x28>
			chipid = 0;
 800b452:	4b2b      	ldr	r3, [pc, #172]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b454:	2200      	movs	r2, #0
 800b456:	601a      	str	r2, [r3, #0]
			return 0;
 800b458:	2300      	movs	r3, #0
 800b45a:	e04c      	b.n	800b4f6 <nmi_get_chipid+0xc2>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
 800b45c:	1d3b      	adds	r3, r7, #4
 800b45e:	4619      	mov	r1, r3
 800b460:	f241 30f4 	movw	r0, #5108	@ 0x13f4
 800b464:	f000 fb0a 	bl	800ba7c <nm_read_reg_with_ret>
 800b468:	4603      	mov	r3, r0
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d004      	beq.n	800b478 <nmi_get_chipid+0x44>
			chipid = 0;
 800b46e:	4b24      	ldr	r3, [pc, #144]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b470:	2200      	movs	r2, #0
 800b472:	601a      	str	r2, [r3, #0]
			return 0;
 800b474:	2300      	movs	r3, #0
 800b476:	e03e      	b.n	800b4f6 <nmi_get_chipid+0xc2>
		}

		if (chipid == 0x1002a0)  {
 800b478:	4b21      	ldr	r3, [pc, #132]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	4a21      	ldr	r2, [pc, #132]	@ (800b504 <nmi_get_chipid+0xd0>)
 800b47e:	4293      	cmp	r3, r2
 800b480:	d106      	bne.n	800b490 <nmi_get_chipid+0x5c>
			if (rfrevid == 0x1) { /* 1002A0 */
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2b01      	cmp	r3, #1
 800b486:	d028      	beq.n	800b4da <nmi_get_chipid+0xa6>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
 800b488:	4b1d      	ldr	r3, [pc, #116]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b48a:	4a1f      	ldr	r2, [pc, #124]	@ (800b508 <nmi_get_chipid+0xd4>)
 800b48c:	601a      	str	r2, [r3, #0]
 800b48e:	e024      	b.n	800b4da <nmi_get_chipid+0xa6>
			}
		} else if(chipid == 0x1002b0) {
 800b490:	4b1b      	ldr	r3, [pc, #108]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	4a1d      	ldr	r2, [pc, #116]	@ (800b50c <nmi_get_chipid+0xd8>)
 800b496:	4293      	cmp	r3, r2
 800b498:	d10d      	bne.n	800b4b6 <nmi_get_chipid+0x82>
			if(rfrevid == 3) { /* 1002B0 */
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2b03      	cmp	r3, #3
 800b49e:	d01c      	beq.n	800b4da <nmi_get_chipid+0xa6>
			} else if(rfrevid == 4) { /* 1002B1 */
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2b04      	cmp	r3, #4
 800b4a4:	d103      	bne.n	800b4ae <nmi_get_chipid+0x7a>
				chipid = 0x1002b1;
 800b4a6:	4b16      	ldr	r3, [pc, #88]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b4a8:	4a19      	ldr	r2, [pc, #100]	@ (800b510 <nmi_get_chipid+0xdc>)
 800b4aa:	601a      	str	r2, [r3, #0]
 800b4ac:	e015      	b.n	800b4da <nmi_get_chipid+0xa6>
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
 800b4ae:	4b14      	ldr	r3, [pc, #80]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b4b0:	4a18      	ldr	r2, [pc, #96]	@ (800b514 <nmi_get_chipid+0xe0>)
 800b4b2:	601a      	str	r2, [r3, #0]
 800b4b4:	e011      	b.n	800b4da <nmi_get_chipid+0xa6>
			}
		}else if(chipid == 0x1000F0) {
 800b4b6:	4b12      	ldr	r3, [pc, #72]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	4a17      	ldr	r2, [pc, #92]	@ (800b518 <nmi_get_chipid+0xe4>)
 800b4bc:	4293      	cmp	r3, r2
 800b4be:	d10c      	bne.n	800b4da <nmi_get_chipid+0xa6>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
 800b4c0:	490f      	ldr	r1, [pc, #60]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b4c2:	f44f 106c 	mov.w	r0, #3866624	@ 0x3b0000
 800b4c6:	f000 fad9 	bl	800ba7c <nm_read_reg_with_ret>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d004      	beq.n	800b4da <nmi_get_chipid+0xa6>
			chipid = 0;
 800b4d0:	4b0b      	ldr	r3, [pc, #44]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	601a      	str	r2, [r3, #0]
			return 0;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	e00d      	b.n	800b4f6 <nmi_get_chipid+0xc2>
				chipid |= 0x050000;
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
 800b4da:	4b09      	ldr	r3, [pc, #36]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 800b4e2:	4a07      	ldr	r2, [pc, #28]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b4e4:	6013      	str	r3, [r2, #0]
		chipid |= 0x050000;
 800b4e6:	4b06      	ldr	r3, [pc, #24]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 800b4ee:	4a04      	ldr	r2, [pc, #16]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b4f0:	6013      	str	r3, [r2, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
 800b4f2:	4b03      	ldr	r3, [pc, #12]	@ (800b500 <nmi_get_chipid+0xcc>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3708      	adds	r7, #8
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}
 800b4fe:	bf00      	nop
 800b500:	20000c10 	.word	0x20000c10
 800b504:	001002a0 	.word	0x001002a0
 800b508:	001002a1 	.word	0x001002a1
 800b50c:	001002b0 	.word	0x001002b0
 800b510:	001002b1 	.word	0x001002b1
 800b514:	001002b2 	.word	0x001002b2
 800b518:	001000f0 	.word	0x001000f0

0800b51c <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b082      	sub	sp, #8
 800b520:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
 800b522:	2300      	movs	r3, #0
 800b524:	71fb      	strb	r3, [r7, #7]

	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
 800b526:	463b      	mov	r3, r7
 800b528:	4619      	mov	r1, r3
 800b52a:	2010      	movs	r0, #16
 800b52c:	f000 faa6 	bl	800ba7c <nm_read_reg_with_ret>
 800b530:	4603      	mov	r3, r0
 800b532:	71fb      	strb	r3, [r7, #7]
		if(ret != M2M_SUCCESS) goto ERR1;
 800b534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d144      	bne.n	800b5c6 <chip_sleep+0xaa>
		if((reg & NBIT0) == 0) break;
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	f003 0301 	and.w	r3, r3, #1
 800b542:	2b00      	cmp	r3, #0
 800b544:	d000      	beq.n	800b548 <chip_sleep+0x2c>
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
 800b546:	e7ee      	b.n	800b526 <chip_sleep+0xa>
		if((reg & NBIT0) == 0) break;
 800b548:	bf00      	nop
	}

	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
 800b54a:	463b      	mov	r3, r7
 800b54c:	4619      	mov	r1, r3
 800b54e:	2001      	movs	r0, #1
 800b550:	f000 fa94 	bl	800ba7c <nm_read_reg_with_ret>
 800b554:	4603      	mov	r3, r0
 800b556:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 800b558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d134      	bne.n	800b5ca <chip_sleep+0xae>
	if(reg & NBIT1)
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	f003 0302 	and.w	r3, r3, #2
 800b566:	2b00      	cmp	r3, #0
 800b568:	d00e      	beq.n	800b588 <chip_sleep+0x6c>
	{
		reg &=~NBIT1;
 800b56a:	683b      	ldr	r3, [r7, #0]
 800b56c:	f023 0302 	bic.w	r3, r3, #2
 800b570:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	4619      	mov	r1, r3
 800b576:	2001      	movs	r0, #1
 800b578:	f000 fa8e 	bl	800ba98 <nm_write_reg>
 800b57c:	4603      	mov	r3, r0
 800b57e:	71fb      	strb	r3, [r7, #7]
		if(ret != M2M_SUCCESS)goto ERR1;
 800b580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d122      	bne.n	800b5ce <chip_sleep+0xb2>
	}

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
 800b588:	463b      	mov	r3, r7
 800b58a:	4619      	mov	r1, r3
 800b58c:	200b      	movs	r0, #11
 800b58e:	f000 fa75 	bl	800ba7c <nm_read_reg_with_ret>
 800b592:	4603      	mov	r3, r0
 800b594:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 800b596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d119      	bne.n	800b5d2 <chip_sleep+0xb6>
	if(reg & NBIT0)
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	f003 0301 	and.w	r3, r3, #1
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d016      	beq.n	800b5d6 <chip_sleep+0xba>
	{
		reg &= ~NBIT0;
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	f023 0301 	bic.w	r3, r3, #1
 800b5ae:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
 800b5b0:	683b      	ldr	r3, [r7, #0]
 800b5b2:	4619      	mov	r1, r3
 800b5b4:	200b      	movs	r0, #11
 800b5b6:	f000 fa6f 	bl	800ba98 <nm_write_reg>
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	71fb      	strb	r3, [r7, #7]
		if(ret != M2M_SUCCESS)goto ERR1;
 800b5be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5c2:	2b00      	cmp	r3, #0
	}

ERR1:
 800b5c4:	e007      	b.n	800b5d6 <chip_sleep+0xba>
		if(ret != M2M_SUCCESS) goto ERR1;
 800b5c6:	bf00      	nop
 800b5c8:	e006      	b.n	800b5d8 <chip_sleep+0xbc>
	if(ret != M2M_SUCCESS)goto ERR1;
 800b5ca:	bf00      	nop
 800b5cc:	e004      	b.n	800b5d8 <chip_sleep+0xbc>
		if(ret != M2M_SUCCESS)goto ERR1;
 800b5ce:	bf00      	nop
 800b5d0:	e002      	b.n	800b5d8 <chip_sleep+0xbc>
	if(ret != M2M_SUCCESS)goto ERR1;
 800b5d2:	bf00      	nop
 800b5d4:	e000      	b.n	800b5d8 <chip_sleep+0xbc>
ERR1:
 800b5d6:	bf00      	nop
	return ret;
 800b5d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3708      	adds	r7, #8
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bd80      	pop	{r7, pc}

0800b5e4 <chip_wake>:
sint8 chip_wake(void)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b084      	sub	sp, #16
 800b5e8:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	73fb      	strb	r3, [r7, #15]
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	607b      	str	r3, [r7, #4]
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	603b      	str	r3, [r7, #0]
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	60bb      	str	r3, [r7, #8]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
 800b5fa:	1d3b      	adds	r3, r7, #4
 800b5fc:	4619      	mov	r1, r3
 800b5fe:	200b      	movs	r0, #11
 800b600:	f000 fa3c 	bl	800ba7c <nm_read_reg_with_ret>
 800b604:	4603      	mov	r3, r0
 800b606:	73fb      	strb	r3, [r7, #15]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800b608:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d16d      	bne.n	800b6ec <chip_wake+0x108>

	if(!(reg & NBIT0))
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f003 0301 	and.w	r3, r3, #1
 800b616:	2b00      	cmp	r3, #0
 800b618:	d10c      	bne.n	800b634 <chip_wake+0x50>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	f043 0301 	orr.w	r3, r3, #1
 800b620:	4619      	mov	r1, r3
 800b622:	200b      	movs	r0, #11
 800b624:	f000 fa38 	bl	800ba98 <nm_write_reg>
 800b628:	4603      	mov	r3, r0
 800b62a:	73fb      	strb	r3, [r7, #15]
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800b62c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d15d      	bne.n	800b6f0 <chip_wake+0x10c>
	}

	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
 800b634:	1d3b      	adds	r3, r7, #4
 800b636:	4619      	mov	r1, r3
 800b638:	2001      	movs	r0, #1
 800b63a:	f000 fa1f 	bl	800ba7c <nm_read_reg_with_ret>
 800b63e:	4603      	mov	r3, r0
 800b640:	73fb      	strb	r3, [r7, #15]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800b642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d154      	bne.n	800b6f4 <chip_wake+0x110>
	/* Set bit 1 */
	if(!(reg & NBIT1))
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f003 0302 	and.w	r3, r3, #2
 800b650:	2b00      	cmp	r3, #0
 800b652:	d000      	beq.n	800b656 <chip_wake+0x72>
 800b654:	e00d      	b.n	800b672 <chip_wake+0x8e>
	{
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f043 0302 	orr.w	r3, r3, #2
 800b65c:	4619      	mov	r1, r3
 800b65e:	2001      	movs	r0, #1
 800b660:	f000 fa1a 	bl	800ba98 <nm_write_reg>
 800b664:	4603      	mov	r3, r0
 800b666:	73fb      	strb	r3, [r7, #15]
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;
 800b668:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d000      	beq.n	800b672 <chip_wake+0x8e>
 800b670:	e041      	b.n	800b6f6 <chip_wake+0x112>
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
 800b672:	463b      	mov	r3, r7
 800b674:	4619      	mov	r1, r3
 800b676:	200f      	movs	r0, #15
 800b678:	f000 fa00 	bl	800ba7c <nm_read_reg_with_ret>
 800b67c:	4603      	mov	r3, r0
 800b67e:	73fb      	strb	r3, [r7, #15]
		if(ret != M2M_SUCCESS) {
 800b680:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d010      	beq.n	800b6aa <chip_wake+0xc6>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
 800b688:	f44f 72aa 	mov.w	r2, #340	@ 0x154
 800b68c:	491d      	ldr	r1, [pc, #116]	@ (800b704 <chip_wake+0x120>)
 800b68e:	481e      	ldr	r0, [pc, #120]	@ (800b708 <chip_wake+0x124>)
 800b690:	f002 fce8 	bl	800e064 <iprintf>
 800b694:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b698:	683a      	ldr	r2, [r7, #0]
 800b69a:	4619      	mov	r1, r3
 800b69c:	481b      	ldr	r0, [pc, #108]	@ (800b70c <chip_wake+0x128>)
 800b69e:	f002 fce1 	bl	800e064 <iprintf>
 800b6a2:	200d      	movs	r0, #13
 800b6a4:	f002 fcf0 	bl	800e088 <putchar>
			goto _WAKE_EXIT;
 800b6a8:	e025      	b.n	800b6f6 <chip_wake+0x112>
		}
		if(clk_status_reg & NBIT2) {
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	f003 0304 	and.w	r3, r3, #4
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d117      	bne.n	800b6e4 <chip_wake+0x100>
			break;
		}
		nm_bsp_sleep(2);
 800b6b4:	2002      	movs	r0, #2
 800b6b6:	f7fe f8a7 	bl	8009808 <nm_bsp_sleep>
		trials++;
 800b6ba:	68bb      	ldr	r3, [r7, #8]
 800b6bc:	3301      	adds	r3, #1
 800b6be:	60bb      	str	r3, [r7, #8]
		if(trials > WAKUP_TRAILS_TIMEOUT)
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	2b04      	cmp	r3, #4
 800b6c4:	d9d5      	bls.n	800b672 <chip_wake+0x8e>
		{
			M2M_ERR("Failed to wakup the chip\n");
 800b6c6:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800b6ca:	490e      	ldr	r1, [pc, #56]	@ (800b704 <chip_wake+0x120>)
 800b6cc:	480e      	ldr	r0, [pc, #56]	@ (800b708 <chip_wake+0x124>)
 800b6ce:	f002 fcc9 	bl	800e064 <iprintf>
 800b6d2:	480f      	ldr	r0, [pc, #60]	@ (800b710 <chip_wake+0x12c>)
 800b6d4:	f002 fd36 	bl	800e144 <puts>
 800b6d8:	200d      	movs	r0, #13
 800b6da:	f002 fcd5 	bl	800e088 <putchar>
			ret = M2M_ERR_TIME_OUT;
 800b6de:	23fc      	movs	r3, #252	@ 0xfc
 800b6e0:	73fb      	strb	r3, [r7, #15]
			goto _WAKE_EXIT;
 800b6e2:	e008      	b.n	800b6f6 <chip_wake+0x112>
			break;
 800b6e4:	bf00      	nop
		}
	}while(1);

	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
 800b6e6:	f000 f9b1 	bl	800ba4c <nm_bus_reset>
 800b6ea:	e004      	b.n	800b6f6 <chip_wake+0x112>
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800b6ec:	bf00      	nop
 800b6ee:	e002      	b.n	800b6f6 <chip_wake+0x112>
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800b6f0:	bf00      	nop
 800b6f2:	e000      	b.n	800b6f6 <chip_wake+0x112>
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800b6f4:	bf00      	nop

_WAKE_EXIT:
	return ret;
 800b6f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	3710      	adds	r7, #16
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}
 800b702:	bf00      	nop
 800b704:	08010138 	.word	0x08010138
 800b708:	0800f6cc 	.word	0x0800f6cc
 800b70c:	0800f6e0 	.word	0x0800f6e0
 800b710:	0800f6f8 	.word	0x0800f6f8

0800b714 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b088      	sub	sp, #32
 800b718:	af00      	add	r7, sp, #0
 800b71a:	4603      	mov	r3, r0
 800b71c:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 800b71e:	2300      	movs	r3, #0
 800b720:	77fb      	strb	r3, [r7, #31]
	uint32 reg = 0, cnt = 0;
 800b722:	2300      	movs	r3, #0
 800b724:	61bb      	str	r3, [r7, #24]
 800b726:	2300      	movs	r3, #0
 800b728:	617b      	str	r3, [r7, #20]
	uint32 u32GpReg1 = 0;
 800b72a:	2300      	movs	r3, #0
 800b72c:	613b      	str	r3, [r7, #16]
	uint32 u32DriverVerInfo = M2M_MAKE_VERSION_INFO(M2M_RELEASE_VERSION_MAJOR_NO,\
 800b72e:	4b4a      	ldr	r3, [pc, #296]	@ (800b858 <wait_for_bootrom+0x144>)
 800b730:	60fb      	str	r3, [r7, #12]
				M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO,\
				M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO,\
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
 800b732:	2300      	movs	r3, #0
 800b734:	61bb      	str	r3, [r7, #24]
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
 800b736:	f241 0014 	movw	r0, #4116	@ 0x1014
 800b73a:	f000 f993 	bl	800ba64 <nm_read_reg>
 800b73e:	61b8      	str	r0, [r7, #24]
		if (reg & 0x80000000) {
 800b740:	69bb      	ldr	r3, [r7, #24]
 800b742:	2b00      	cmp	r3, #0
 800b744:	db03      	blt.n	800b74e <wait_for_bootrom+0x3a>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
 800b746:	2001      	movs	r0, #1
 800b748:	f7fe f85e 	bl	8009808 <nm_bsp_sleep>
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
 800b74c:	e7f3      	b.n	800b736 <wait_for_bootrom+0x22>
			break;
 800b74e:	bf00      	nop
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
 800b750:	4842      	ldr	r0, [pc, #264]	@ (800b85c <wait_for_bootrom+0x148>)
 800b752:	f000 f987 	bl	800ba64 <nm_read_reg>
 800b756:	61b8      	str	r0, [r7, #24]
	reg &= 0x1;
 800b758:	69bb      	ldr	r3, [r7, #24]
 800b75a:	f003 0301 	and.w	r3, r3, #1
 800b75e:	61bb      	str	r3, [r7, #24]

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
 800b760:	69bb      	ldr	r3, [r7, #24]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d125      	bne.n	800b7b2 <wait_for_bootrom+0x9e>
	{
		reg = 0;
 800b766:	2300      	movs	r3, #0
 800b768:	61bb      	str	r3, [r7, #24]
		while(reg != M2M_FINISH_BOOT_ROM)
 800b76a:	e01e      	b.n	800b7aa <wait_for_bootrom+0x96>
		{
			nm_bsp_sleep(1);
 800b76c:	2001      	movs	r0, #1
 800b76e:	f7fe f84b 	bl	8009808 <nm_bsp_sleep>
			reg = nm_read_reg(BOOTROM_REG);
 800b772:	f04f 100c 	mov.w	r0, #786444	@ 0xc000c
 800b776:	f000 f975 	bl	800ba64 <nm_read_reg>
 800b77a:	61b8      	str	r0, [r7, #24]

			if(++cnt > (uint32)TIMEOUT)
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	3301      	adds	r3, #1
 800b780:	617b      	str	r3, [r7, #20]
 800b782:	697b      	ldr	r3, [r7, #20]
 800b784:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800b788:	4293      	cmp	r3, r2
 800b78a:	d90e      	bls.n	800b7aa <wait_for_bootrom+0x96>
			{
				M2M_DBG("failed to load firmware from flash.\n");
 800b78c:	f240 12b1 	movw	r2, #433	@ 0x1b1
 800b790:	4933      	ldr	r1, [pc, #204]	@ (800b860 <wait_for_bootrom+0x14c>)
 800b792:	4834      	ldr	r0, [pc, #208]	@ (800b864 <wait_for_bootrom+0x150>)
 800b794:	f002 fc66 	bl	800e064 <iprintf>
 800b798:	4833      	ldr	r0, [pc, #204]	@ (800b868 <wait_for_bootrom+0x154>)
 800b79a:	f002 fcd3 	bl	800e144 <puts>
 800b79e:	200d      	movs	r0, #13
 800b7a0:	f002 fc72 	bl	800e088 <putchar>
				ret = M2M_ERR_INIT;
 800b7a4:	23fb      	movs	r3, #251	@ 0xfb
 800b7a6:	77fb      	strb	r3, [r7, #31]
				goto ERR2;
 800b7a8:	e04f      	b.n	800b84a <wait_for_bootrom+0x136>
		while(reg != M2M_FINISH_BOOT_ROM)
 800b7aa:	69bb      	ldr	r3, [r7, #24]
 800b7ac:	4a2f      	ldr	r2, [pc, #188]	@ (800b86c <wait_for_bootrom+0x158>)
 800b7ae:	4293      	cmp	r3, r2
 800b7b0:	d1dc      	bne.n	800b76c <wait_for_bootrom+0x58>
			}
		}
	}

	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
 800b7b2:	79fb      	ldrb	r3, [r7, #7]
 800b7b4:	2b02      	cmp	r3, #2
 800b7b6:	d10a      	bne.n	800b7ce <wait_for_bootrom+0xba>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
 800b7b8:	492d      	ldr	r1, [pc, #180]	@ (800b870 <wait_for_bootrom+0x15c>)
 800b7ba:	482e      	ldr	r0, [pc, #184]	@ (800b874 <wait_for_bootrom+0x160>)
 800b7bc:	f000 f96c 	bl	800ba98 <nm_write_reg>
		nm_write_reg(NMI_STATE_REG, NBIT20);
 800b7c0:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 800b7c4:	f241 008c 	movw	r0, #4236	@ 0x108c
 800b7c8:	f000 f966 	bl	800ba98 <nm_write_reg>
 800b7cc:	e01c      	b.n	800b808 <wait_for_bootrom+0xf4>
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
 800b7ce:	79fb      	ldrb	r3, [r7, #7]
 800b7d0:	2b03      	cmp	r3, #3
 800b7d2:	d109      	bne.n	800b7e8 <wait_for_bootrom+0xd4>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
 800b7d4:	4926      	ldr	r1, [pc, #152]	@ (800b870 <wait_for_bootrom+0x15c>)
 800b7d6:	4827      	ldr	r0, [pc, #156]	@ (800b874 <wait_for_bootrom+0x160>)
 800b7d8:	f000 f95e 	bl	800ba98 <nm_write_reg>
		nm_write_reg(NMI_STATE_REG, 0);
 800b7dc:	2100      	movs	r1, #0
 800b7de:	f241 008c 	movw	r0, #4236	@ 0x108c
 800b7e2:	f000 f959 	bl	800ba98 <nm_write_reg>
 800b7e6:	e00f      	b.n	800b808 <wait_for_bootrom+0xf4>
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
 800b7e8:	79fb      	ldrb	r3, [r7, #7]
 800b7ea:	2b04      	cmp	r3, #4
 800b7ec:	d107      	bne.n	800b7fe <wait_for_bootrom+0xea>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
 800b7ee:	2380      	movs	r3, #128	@ 0x80
 800b7f0:	613b      	str	r3, [r7, #16]
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
 800b7f2:	68f9      	ldr	r1, [r7, #12]
 800b7f4:	f241 008c 	movw	r0, #4236	@ 0x108c
 800b7f8:	f000 f94e 	bl	800ba98 <nm_write_reg>
 800b7fc:	e004      	b.n	800b808 <wait_for_bootrom+0xf4>
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
 800b7fe:	68f9      	ldr	r1, [r7, #12]
 800b800:	f241 008c 	movw	r0, #4236	@ 0x108c
 800b804:	f000 f948 	bl	800ba98 <nm_write_reg>
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
 800b808:	f7ff fe14 	bl	800b434 <nmi_get_chipid>
 800b80c:	4603      	mov	r3, r0
 800b80e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b812:	f5b3 7f68 	cmp.w	r3, #928	@ 0x3a0
 800b816:	d306      	bcc.n	800b826 <wait_for_bootrom+0x112>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
 800b818:	693b      	ldr	r3, [r7, #16]
 800b81a:	f043 0302 	orr.w	r3, r3, #2
 800b81e:	4618      	mov	r0, r3
 800b820:	f7ff fd8e 	bl	800b340 <chip_apply_conf>
 800b824:	e002      	b.n	800b82c <wait_for_bootrom+0x118>
	} else {
		chip_apply_conf(u32GpReg1);
 800b826:	6938      	ldr	r0, [r7, #16]
 800b828:	f7ff fd8a 	bl	800b340 <chip_apply_conf>
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
 800b82c:	4812      	ldr	r0, [pc, #72]	@ (800b878 <wait_for_bootrom+0x164>)
 800b82e:	f002 fc19 	bl	800e064 <iprintf>
 800b832:	68f9      	ldr	r1, [r7, #12]
 800b834:	4811      	ldr	r0, [pc, #68]	@ (800b87c <wait_for_bootrom+0x168>)
 800b836:	f002 fc15 	bl	800e064 <iprintf>
 800b83a:	200d      	movs	r0, #13
 800b83c:	f002 fc24 	bl	800e088 <putchar>

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
 800b840:	490f      	ldr	r1, [pc, #60]	@ (800b880 <wait_for_bootrom+0x16c>)
 800b842:	f04f 100c 	mov.w	r0, #786444	@ 0xc000c
 800b846:	f000 f927 	bl	800ba98 <nm_write_reg>
#ifdef __ROM_TEST__
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
 800b84a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b84e:	4618      	mov	r0, r3
 800b850:	3720      	adds	r7, #32
 800b852:	46bd      	mov	sp, r7
 800b854:	bd80      	pop	{r7, pc}
 800b856:	bf00      	nop
 800b858:	13771377 	.word	0x13771377
 800b85c:	000207bc 	.word	0x000207bc
 800b860:	08010144 	.word	0x08010144
 800b864:	0800f714 	.word	0x0800f714
 800b868:	0800f728 	.word	0x0800f728
 800b86c:	10add09e 	.word	0x10add09e
 800b870:	3c1cd57d 	.word	0x3c1cd57d
 800b874:	000207ac 	.word	0x000207ac
 800b878:	0800f74c 	.word	0x0800f74c
 800b87c:	0800f758 	.word	0x0800f758
 800b880:	ef522f61 	.word	0xef522f61

0800b884 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
 800b884:	b5b0      	push	{r4, r5, r7, lr}
 800b886:	b088      	sub	sp, #32
 800b888:	af00      	add	r7, sp, #0
 800b88a:	4603      	mov	r3, r0
 800b88c:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 800b88e:	2300      	movs	r3, #0
 800b890:	77fb      	strb	r3, [r7, #31]
	uint32 reg = 0, cnt = 0;
 800b892:	2300      	movs	r3, #0
 800b894:	61bb      	str	r3, [r7, #24]
 800b896:	2300      	movs	r3, #0
 800b898:	617b      	str	r3, [r7, #20]
	uint32 u32Timeout = TIMEOUT;
 800b89a:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800b89e:	613b      	str	r3, [r7, #16]
	volatile uint32 regAddress = NMI_STATE_REG;
 800b8a0:	f241 038c 	movw	r3, #4236	@ 0x108c
 800b8a4:	60fb      	str	r3, [r7, #12]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
 800b8a6:	4b2e      	ldr	r3, [pc, #184]	@ (800b960 <wait_for_firmware_start+0xdc>)
 800b8a8:	60bb      	str	r3, [r7, #8]

	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
 800b8aa:	79fb      	ldrb	r3, [r7, #7]
 800b8ac:	2b02      	cmp	r3, #2
 800b8ae:	d002      	beq.n	800b8b6 <wait_for_firmware_start+0x32>
 800b8b0:	79fb      	ldrb	r3, [r7, #7]
 800b8b2:	2b03      	cmp	r3, #3
 800b8b4:	d13f      	bne.n	800b936 <wait_for_firmware_start+0xb2>
		regAddress = NMI_REV_REG;
 800b8b6:	4b2b      	ldr	r3, [pc, #172]	@ (800b964 <wait_for_firmware_start+0xe0>)
 800b8b8:	60fb      	str	r3, [r7, #12]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
 800b8ba:	4b2b      	ldr	r3, [pc, #172]	@ (800b968 <wait_for_firmware_start+0xe4>)
 800b8bc:	60bb      	str	r3, [r7, #8]
	} else {
		/*bypass this step*/
	}


	while (checkValue != reg)
 800b8be:	e03a      	b.n	800b936 <wait_for_firmware_start+0xb2>
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
 800b8c0:	2002      	movs	r0, #2
 800b8c2:	f7fd ffa1 	bl	8009808 <nm_bsp_sleep>
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
 800b8c6:	f44f 72f5 	mov.w	r2, #490	@ 0x1ea
 800b8ca:	4928      	ldr	r1, [pc, #160]	@ (800b96c <wait_for_firmware_start+0xe8>)
 800b8cc:	4828      	ldr	r0, [pc, #160]	@ (800b970 <wait_for_firmware_start+0xec>)
 800b8ce:	f002 fbc9 	bl	800e064 <iprintf>
 800b8d2:	f241 008c 	movw	r0, #4236	@ 0x108c
 800b8d6:	f000 f8c5 	bl	800ba64 <nm_read_reg>
 800b8da:	4604      	mov	r4, r0
 800b8dc:	f241 008c 	movw	r0, #4236	@ 0x108c
 800b8e0:	f000 f8c0 	bl	800ba64 <nm_read_reg>
 800b8e4:	4605      	mov	r5, r0
 800b8e6:	f44f 50a5 	mov.w	r0, #5280	@ 0x14a0
 800b8ea:	f000 f8bb 	bl	800ba64 <nm_read_reg>
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	462a      	mov	r2, r5
 800b8f2:	4621      	mov	r1, r4
 800b8f4:	481f      	ldr	r0, [pc, #124]	@ (800b974 <wait_for_firmware_start+0xf0>)
 800b8f6:	f002 fbb5 	bl	800e064 <iprintf>
 800b8fa:	200d      	movs	r0, #13
 800b8fc:	f002 fbc4 	bl	800e088 <putchar>
		reg = nm_read_reg(regAddress);
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	4618      	mov	r0, r3
 800b904:	f000 f8ae 	bl	800ba64 <nm_read_reg>
 800b908:	61b8      	str	r0, [r7, #24]
		if(++cnt >= u32Timeout)
 800b90a:	697b      	ldr	r3, [r7, #20]
 800b90c:	3301      	adds	r3, #1
 800b90e:	617b      	str	r3, [r7, #20]
 800b910:	697a      	ldr	r2, [r7, #20]
 800b912:	693b      	ldr	r3, [r7, #16]
 800b914:	429a      	cmp	r2, r3
 800b916:	d30e      	bcc.n	800b936 <wait_for_firmware_start+0xb2>
		{
			M2M_DBG("Time out for wait firmware Run\n");
 800b918:	f44f 72f7 	mov.w	r2, #494	@ 0x1ee
 800b91c:	4913      	ldr	r1, [pc, #76]	@ (800b96c <wait_for_firmware_start+0xe8>)
 800b91e:	4814      	ldr	r0, [pc, #80]	@ (800b970 <wait_for_firmware_start+0xec>)
 800b920:	f002 fba0 	bl	800e064 <iprintf>
 800b924:	4814      	ldr	r0, [pc, #80]	@ (800b978 <wait_for_firmware_start+0xf4>)
 800b926:	f002 fc0d 	bl	800e144 <puts>
 800b92a:	200d      	movs	r0, #13
 800b92c:	f002 fbac 	bl	800e088 <putchar>
			ret = M2M_ERR_INIT;
 800b930:	23fb      	movs	r3, #251	@ 0xfb
 800b932:	77fb      	strb	r3, [r7, #31]
			goto ERR;
 800b934:	e00e      	b.n	800b954 <wait_for_firmware_start+0xd0>
	while (checkValue != reg)
 800b936:	68bb      	ldr	r3, [r7, #8]
 800b938:	69ba      	ldr	r2, [r7, #24]
 800b93a:	429a      	cmp	r2, r3
 800b93c:	d1c0      	bne.n	800b8c0 <wait_for_firmware_start+0x3c>
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	4a07      	ldr	r2, [pc, #28]	@ (800b960 <wait_for_firmware_start+0xdc>)
 800b942:	4293      	cmp	r3, r2
 800b944:	d105      	bne.n	800b952 <wait_for_firmware_start+0xce>
	{
		nm_write_reg(NMI_STATE_REG, 0);
 800b946:	2100      	movs	r1, #0
 800b948:	f241 008c 	movw	r0, #4236	@ 0x108c
 800b94c:	f000 f8a4 	bl	800ba98 <nm_write_reg>
 800b950:	e000      	b.n	800b954 <wait_for_firmware_start+0xd0>
	}
ERR:
 800b952:	bf00      	nop
	return ret;
 800b954:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b958:	4618      	mov	r0, r3
 800b95a:	3720      	adds	r7, #32
 800b95c:	46bd      	mov	sp, r7
 800b95e:	bdb0      	pop	{r4, r5, r7, pc}
 800b960:	02532636 	.word	0x02532636
 800b964:	000207ac 	.word	0x000207ac
 800b968:	d75dc1c3 	.word	0xd75dc1c3
 800b96c:	08010158 	.word	0x08010158
 800b970:	0800f714 	.word	0x0800f714
 800b974:	0800f770 	.word	0x0800f770
 800b978:	0800f77c 	.word	0x0800f77c

0800b97c <chip_deinit>:

sint8 chip_deinit(void)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b082      	sub	sp, #8
 800b980:	af00      	add	r7, sp, #0
	uint32 reg = 0;
 800b982:	2300      	movs	r3, #0
 800b984:	603b      	str	r3, [r7, #0]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
 800b986:	463b      	mov	r3, r7
 800b988:	4619      	mov	r1, r3
 800b98a:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 800b98e:	f000 f875 	bl	800ba7c <nm_read_reg_with_ret>
 800b992:	4603      	mov	r3, r0
 800b994:	71fb      	strb	r3, [r7, #7]
	if (ret != M2M_SUCCESS) {
 800b996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d00c      	beq.n	800b9b8 <chip_deinit+0x3c>
		M2M_ERR("failed to de-initialize\n");
 800b99e:	f240 2205 	movw	r2, #517	@ 0x205
 800b9a2:	4917      	ldr	r1, [pc, #92]	@ (800ba00 <chip_deinit+0x84>)
 800b9a4:	4817      	ldr	r0, [pc, #92]	@ (800ba04 <chip_deinit+0x88>)
 800b9a6:	f002 fb5d 	bl	800e064 <iprintf>
 800b9aa:	4817      	ldr	r0, [pc, #92]	@ (800ba08 <chip_deinit+0x8c>)
 800b9ac:	f002 fbca 	bl	800e144 <puts>
 800b9b0:	200d      	movs	r0, #13
 800b9b2:	f002 fb69 	bl	800e088 <putchar>
		goto ERR1;
 800b9b6:	e01d      	b.n	800b9f4 <chip_deinit+0x78>
	}
	reg &= ~(1 << 10);
 800b9b8:	683b      	ldr	r3, [r7, #0]
 800b9ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b9be:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	4619      	mov	r1, r3
 800b9c4:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 800b9c8:	f000 f866 	bl	800ba98 <nm_write_reg>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	71fb      	strb	r3, [r7, #7]
	if (ret != M2M_SUCCESS) {
 800b9d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d00c      	beq.n	800b9f2 <chip_deinit+0x76>
		M2M_ERR("failed to de-initialize\n");
 800b9d8:	f240 220b 	movw	r2, #523	@ 0x20b
 800b9dc:	4908      	ldr	r1, [pc, #32]	@ (800ba00 <chip_deinit+0x84>)
 800b9de:	4809      	ldr	r0, [pc, #36]	@ (800ba04 <chip_deinit+0x88>)
 800b9e0:	f002 fb40 	bl	800e064 <iprintf>
 800b9e4:	4808      	ldr	r0, [pc, #32]	@ (800ba08 <chip_deinit+0x8c>)
 800b9e6:	f002 fbad 	bl	800e144 <puts>
 800b9ea:	200d      	movs	r0, #13
 800b9ec:	f002 fb4c 	bl	800e088 <putchar>
		goto ERR1;
 800b9f0:	e000      	b.n	800b9f4 <chip_deinit+0x78>
	}

ERR1:
 800b9f2:	bf00      	nop
	return ret;
 800b9f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	3708      	adds	r7, #8
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	bd80      	pop	{r7, pc}
 800ba00:	08010170 	.word	0x08010170
 800ba04:	0800f6cc 	.word	0x0800f6cc
 800ba08:	0800f79c 	.word	0x0800f79c

0800ba0c <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b084      	sub	sp, #16
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
 800ba14:	2300      	movs	r3, #0
 800ba16:	73fb      	strb	r3, [r7, #15]
	ret = nm_bus_init(pvInitVal);
 800ba18:	6878      	ldr	r0, [r7, #4]
 800ba1a:	f7fd ffc7 	bl	80099ac <nm_bus_init>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	73fb      	strb	r3, [r7, #15]
	return ret;
 800ba22:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ba26:	4618      	mov	r0, r3
 800ba28:	3710      	adds	r7, #16
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	bd80      	pop	{r7, pc}

0800ba2e <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
 800ba2e:	b580      	push	{r7, lr}
 800ba30:	b082      	sub	sp, #8
 800ba32:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800ba34:	2300      	movs	r3, #0
 800ba36:	71fb      	strb	r3, [r7, #7]
	ret = nm_bus_deinit();
 800ba38:	f7fe f80a 	bl	8009a50 <nm_bus_deinit>
 800ba3c:	4603      	mov	r3, r0
 800ba3e:	71fb      	strb	r3, [r7, #7]

	return ret;
 800ba40:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800ba44:	4618      	mov	r0, r3
 800ba46:	3708      	adds	r7, #8
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bd80      	pop	{r7, pc}

0800ba4c <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b082      	sub	sp, #8
 800ba50:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800ba52:	2300      	movs	r3, #0
 800ba54:	71fb      	strb	r3, [r7, #7]
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
 800ba56:	f000 fcdd 	bl	800c414 <nm_spi_reset>
 800ba5a:	4603      	mov	r3, r0
#else
#error "Please define bus usage"
#endif

	return ret;
}
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	3708      	adds	r7, #8
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}

0800ba64 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b082      	sub	sp, #8
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
 800ba6c:	6878      	ldr	r0, [r7, #4]
 800ba6e:	f001 f9cd 	bl	800ce0c <nm_spi_read_reg>
 800ba72:	4603      	mov	r3, r0
	return nm_i2c_read_reg(u32Addr);
#else
#error "Please define bus usage"
#endif

}
 800ba74:	4618      	mov	r0, r3
 800ba76:	3708      	adds	r7, #8
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}

0800ba7c <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b082      	sub	sp, #8
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
 800ba84:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
 800ba86:	6839      	ldr	r1, [r7, #0]
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f000 ff99 	bl	800c9c0 <nm_spi_read_reg_with_ret>
 800ba8e:	4603      	mov	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Please define bus usage"
#endif
}
 800ba90:	4618      	mov	r0, r3
 800ba92:	3708      	adds	r7, #8
 800ba94:	46bd      	mov	sp, r7
 800ba96:	bd80      	pop	{r7, pc}

0800ba98 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b082      	sub	sp, #8
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
 800baa0:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
 800baa2:	6839      	ldr	r1, [r7, #0]
 800baa4:	6878      	ldr	r0, [r7, #4]
 800baa6:	f000 fe55 	bl	800c754 <nm_spi_write_reg>
 800baaa:	4603      	mov	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Please define bus usage"
#endif
}
 800baac:	4618      	mov	r0, r3
 800baae:	3708      	adds	r7, #8
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}

0800bab4 <p_nm_read_block>:

static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b084      	sub	sp, #16
 800bab8:	af00      	add	r7, sp, #0
 800baba:	60f8      	str	r0, [r7, #12]
 800babc:	60b9      	str	r1, [r7, #8]
 800babe:	4613      	mov	r3, r2
 800bac0:	80fb      	strh	r3, [r7, #6]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
 800bac2:	88fb      	ldrh	r3, [r7, #6]
 800bac4:	461a      	mov	r2, r3
 800bac6:	68b9      	ldr	r1, [r7, #8]
 800bac8:	68f8      	ldr	r0, [r7, #12]
 800baca:	f001 f9ae 	bl	800ce2a <nm_spi_read_block>
 800bace:	4603      	mov	r3, r0
	return nm_i2c_read_block(u32Addr,puBuf,u16Sz);
#else
#error "Please define bus usage"
#endif

}
 800bad0:	4618      	mov	r0, r3
 800bad2:	3710      	adds	r7, #16
 800bad4:	46bd      	mov	sp, r7
 800bad6:	bd80      	pop	{r7, pc}

0800bad8 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
 800bad8:	b580      	push	{r7, lr}
 800bada:	b086      	sub	sp, #24
 800badc:	af00      	add	r7, sp, #0
 800bade:	60f8      	str	r0, [r7, #12]
 800bae0:	60b9      	str	r1, [r7, #8]
 800bae2:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
 800bae4:	4b20      	ldr	r3, [pc, #128]	@ (800bb68 <nm_read_block+0x90>)
 800bae6:	881b      	ldrh	r3, [r3, #0]
 800bae8:	3b08      	subs	r3, #8
 800baea:	823b      	strh	r3, [r7, #16]
	uint32 off = 0;
 800baec:	2300      	movs	r3, #0
 800baee:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
 800baf0:	2300      	movs	r3, #0
 800baf2:	74fb      	strb	r3, [r7, #19]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
 800baf4:	8a3b      	ldrh	r3, [r7, #16]
 800baf6:	687a      	ldr	r2, [r7, #4]
 800baf8:	429a      	cmp	r2, r3
 800bafa:	d80f      	bhi.n	800bb1c <nm_read_block+0x44>
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
 800bafc:	68ba      	ldr	r2, [r7, #8]
 800bafe:	697b      	ldr	r3, [r7, #20]
 800bb00:	4413      	add	r3, r2
 800bb02:	687a      	ldr	r2, [r7, #4]
 800bb04:	b292      	uxth	r2, r2
 800bb06:	4619      	mov	r1, r3
 800bb08:	68f8      	ldr	r0, [r7, #12]
 800bb0a:	f7ff ffd3 	bl	800bab4 <p_nm_read_block>
 800bb0e:	4603      	mov	r3, r0
 800bb10:	b2da      	uxtb	r2, r3
 800bb12:	7cfb      	ldrb	r3, [r7, #19]
 800bb14:	4413      	add	r3, r2
 800bb16:	b2db      	uxtb	r3, r3
 800bb18:	74fb      	strb	r3, [r7, #19]
			break;
 800bb1a:	e01f      	b.n	800bb5c <nm_read_block+0x84>
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
 800bb1c:	68ba      	ldr	r2, [r7, #8]
 800bb1e:	697b      	ldr	r3, [r7, #20]
 800bb20:	4413      	add	r3, r2
 800bb22:	8a3a      	ldrh	r2, [r7, #16]
 800bb24:	4619      	mov	r1, r3
 800bb26:	68f8      	ldr	r0, [r7, #12]
 800bb28:	f7ff ffc4 	bl	800bab4 <p_nm_read_block>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	b2da      	uxtb	r2, r3
 800bb30:	7cfb      	ldrb	r3, [r7, #19]
 800bb32:	4413      	add	r3, r2
 800bb34:	b2db      	uxtb	r3, r3
 800bb36:	74fb      	strb	r3, [r7, #19]
			if(M2M_SUCCESS != s8Ret) break;
 800bb38:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d10c      	bne.n	800bb5a <nm_read_block+0x82>
			u32Sz -= u16MaxTrxSz;
 800bb40:	8a3b      	ldrh	r3, [r7, #16]
 800bb42:	687a      	ldr	r2, [r7, #4]
 800bb44:	1ad3      	subs	r3, r2, r3
 800bb46:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
 800bb48:	8a3b      	ldrh	r3, [r7, #16]
 800bb4a:	697a      	ldr	r2, [r7, #20]
 800bb4c:	4413      	add	r3, r2
 800bb4e:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
 800bb50:	8a3b      	ldrh	r3, [r7, #16]
 800bb52:	68fa      	ldr	r2, [r7, #12]
 800bb54:	4413      	add	r3, r2
 800bb56:	60fb      	str	r3, [r7, #12]
		if(u32Sz <= u16MaxTrxSz)
 800bb58:	e7cc      	b.n	800baf4 <nm_read_block+0x1c>
			if(M2M_SUCCESS != s8Ret) break;
 800bb5a:	bf00      	nop
		}
	}

	return s8Ret;
 800bb5c:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800bb60:	4618      	mov	r0, r3
 800bb62:	3718      	adds	r7, #24
 800bb64:	46bd      	mov	sp, r7
 800bb66:	bd80      	pop	{r7, pc}
 800bb68:	20000014 	.word	0x20000014

0800bb6c <p_nm_write_block>:

static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b084      	sub	sp, #16
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	60f8      	str	r0, [r7, #12]
 800bb74:	60b9      	str	r1, [r7, #8]
 800bb76:	4613      	mov	r3, r2
 800bb78:	80fb      	strh	r3, [r7, #6]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
 800bb7a:	88fb      	ldrh	r3, [r7, #6]
 800bb7c:	461a      	mov	r2, r3
 800bb7e:	68b9      	ldr	r1, [r7, #8]
 800bb80:	68f8      	ldr	r0, [r7, #12]
 800bb82:	f001 f970 	bl	800ce66 <nm_spi_write_block>
 800bb86:	4603      	mov	r3, r0
	return nm_i2c_write_block(u32Addr,puBuf,u16Sz);
#else
#error "Please define bus usage"
#endif

}
 800bb88:	4618      	mov	r0, r3
 800bb8a:	3710      	adds	r7, #16
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bd80      	pop	{r7, pc}

0800bb90 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b086      	sub	sp, #24
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	60f8      	str	r0, [r7, #12]
 800bb98:	60b9      	str	r1, [r7, #8]
 800bb9a:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
 800bb9c:	4b20      	ldr	r3, [pc, #128]	@ (800bc20 <nm_write_block+0x90>)
 800bb9e:	881b      	ldrh	r3, [r3, #0]
 800bba0:	3b08      	subs	r3, #8
 800bba2:	823b      	strh	r3, [r7, #16]
	uint32 off = 0;
 800bba4:	2300      	movs	r3, #0
 800bba6:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
 800bba8:	2300      	movs	r3, #0
 800bbaa:	74fb      	strb	r3, [r7, #19]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
 800bbac:	8a3b      	ldrh	r3, [r7, #16]
 800bbae:	687a      	ldr	r2, [r7, #4]
 800bbb0:	429a      	cmp	r2, r3
 800bbb2:	d80f      	bhi.n	800bbd4 <nm_write_block+0x44>
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
 800bbb4:	68ba      	ldr	r2, [r7, #8]
 800bbb6:	697b      	ldr	r3, [r7, #20]
 800bbb8:	4413      	add	r3, r2
 800bbba:	687a      	ldr	r2, [r7, #4]
 800bbbc:	b292      	uxth	r2, r2
 800bbbe:	4619      	mov	r1, r3
 800bbc0:	68f8      	ldr	r0, [r7, #12]
 800bbc2:	f7ff ffd3 	bl	800bb6c <p_nm_write_block>
 800bbc6:	4603      	mov	r3, r0
 800bbc8:	b2da      	uxtb	r2, r3
 800bbca:	7cfb      	ldrb	r3, [r7, #19]
 800bbcc:	4413      	add	r3, r2
 800bbce:	b2db      	uxtb	r3, r3
 800bbd0:	74fb      	strb	r3, [r7, #19]
			break;
 800bbd2:	e01f      	b.n	800bc14 <nm_write_block+0x84>
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
 800bbd4:	68ba      	ldr	r2, [r7, #8]
 800bbd6:	697b      	ldr	r3, [r7, #20]
 800bbd8:	4413      	add	r3, r2
 800bbda:	8a3a      	ldrh	r2, [r7, #16]
 800bbdc:	4619      	mov	r1, r3
 800bbde:	68f8      	ldr	r0, [r7, #12]
 800bbe0:	f7ff ffc4 	bl	800bb6c <p_nm_write_block>
 800bbe4:	4603      	mov	r3, r0
 800bbe6:	b2da      	uxtb	r2, r3
 800bbe8:	7cfb      	ldrb	r3, [r7, #19]
 800bbea:	4413      	add	r3, r2
 800bbec:	b2db      	uxtb	r3, r3
 800bbee:	74fb      	strb	r3, [r7, #19]
			if(M2M_SUCCESS != s8Ret) break;
 800bbf0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d10c      	bne.n	800bc12 <nm_write_block+0x82>
			u32Sz -= u16MaxTrxSz;
 800bbf8:	8a3b      	ldrh	r3, [r7, #16]
 800bbfa:	687a      	ldr	r2, [r7, #4]
 800bbfc:	1ad3      	subs	r3, r2, r3
 800bbfe:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
 800bc00:	8a3b      	ldrh	r3, [r7, #16]
 800bc02:	697a      	ldr	r2, [r7, #20]
 800bc04:	4413      	add	r3, r2
 800bc06:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
 800bc08:	8a3b      	ldrh	r3, [r7, #16]
 800bc0a:	68fa      	ldr	r2, [r7, #12]
 800bc0c:	4413      	add	r3, r2
 800bc0e:	60fb      	str	r3, [r7, #12]
		if(u32Sz <= u16MaxTrxSz)
 800bc10:	e7cc      	b.n	800bbac <nm_write_block+0x1c>
			if(M2M_SUCCESS != s8Ret) break;
 800bc12:	bf00      	nop
		}
	}

	return s8Ret;
 800bc14:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	3718      	adds	r7, #24
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}
 800bc20:	20000014 	.word	0x20000014

0800bc24 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b088      	sub	sp, #32
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	617b      	str	r3, [r7, #20]
	sint8	ret = M2M_SUCCESS;
 800bc30:	2300      	movs	r3, #0
 800bc32:	77fb      	strb	r3, [r7, #31]
	tstrGpRegs strgp = {0};
 800bc34:	f107 030c 	add.w	r3, r7, #12
 800bc38:	2200      	movs	r2, #0
 800bc3a:	601a      	str	r2, [r3, #0]
 800bc3c:	605a      	str	r2, [r3, #4]
	if (pstrRev != NULL)
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d07e      	beq.n	800bd42 <nm_get_firmware_full_info+0x11e>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
 800bc44:	2228      	movs	r2, #40	@ 0x28
 800bc46:	2100      	movs	r1, #0
 800bc48:	6878      	ldr	r0, [r7, #4]
 800bc4a:	f7fd ff29 	bl	8009aa0 <m2m_memset>
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
 800bc4e:	f107 0314 	add.w	r3, r7, #20
 800bc52:	4619      	mov	r1, r3
 800bc54:	483e      	ldr	r0, [pc, #248]	@ (800bd50 <nm_get_firmware_full_info+0x12c>)
 800bc56:	f7ff ff11 	bl	800ba7c <nm_read_reg_with_ret>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	77fb      	strb	r3, [r7, #31]
		if(ret == M2M_SUCCESS)
 800bc5e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d16d      	bne.n	800bd42 <nm_get_firmware_full_info+0x11e>
		{
			if(reg != 0)
 800bc66:	697b      	ldr	r3, [r7, #20]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d067      	beq.n	800bd3c <nm_get_firmware_full_info+0x118>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
 800bc6c:	697b      	ldr	r3, [r7, #20]
 800bc6e:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 800bc72:	f107 010c 	add.w	r1, r7, #12
 800bc76:	2208      	movs	r2, #8
 800bc78:	4618      	mov	r0, r3
 800bc7a:	f7ff ff2d 	bl	800bad8 <nm_read_block>
 800bc7e:	4603      	mov	r3, r0
 800bc80:	77fb      	strb	r3, [r7, #31]
				if(ret == M2M_SUCCESS)
 800bc82:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d15c      	bne.n	800bd44 <nm_get_firmware_full_info+0x120>
				{
					reg = strgp.u32Firmware_Ota_rev;
 800bc8a:	693b      	ldr	r3, [r7, #16]
 800bc8c:	617b      	str	r3, [r7, #20]
					reg &= 0x0000ffff;
 800bc8e:	697b      	ldr	r3, [r7, #20]
 800bc90:	b29b      	uxth	r3, r3
 800bc92:	617b      	str	r3, [r7, #20]
					if(reg != 0)
 800bc94:	697b      	ldr	r3, [r7, #20]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d04d      	beq.n	800bd36 <nm_get_firmware_full_info+0x112>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
 800bc9a:	697b      	ldr	r3, [r7, #20]
 800bc9c:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 800bca0:	2228      	movs	r2, #40	@ 0x28
 800bca2:	6879      	ldr	r1, [r7, #4]
 800bca4:	4618      	mov	r0, r3
 800bca6:	f7ff ff17 	bl	800bad8 <nm_read_block>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	77fb      	strb	r3, [r7, #31]
						if(ret == M2M_SUCCESS)
 800bcae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d146      	bne.n	800bd44 <nm_get_firmware_full_info+0x120>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	791b      	ldrb	r3, [r3, #4]
 800bcba:	021b      	lsls	r3, r3, #8
 800bcbc:	b21a      	sxth	r2, r3
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	795b      	ldrb	r3, [r3, #5]
 800bcc2:	011b      	lsls	r3, r3, #4
 800bcc4:	b21b      	sxth	r3, r3
 800bcc6:	b2db      	uxtb	r3, r3
 800bcc8:	b21b      	sxth	r3, r3
 800bcca:	4313      	orrs	r3, r2
 800bccc:	b21a      	sxth	r2, r3
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	799b      	ldrb	r3, [r3, #6]
 800bcd2:	b21b      	sxth	r3, r3
 800bcd4:	f003 030f 	and.w	r3, r3, #15
 800bcd8:	b21b      	sxth	r3, r3
 800bcda:	4313      	orrs	r3, r2
 800bcdc:	b21b      	sxth	r3, r3
 800bcde:	83bb      	strh	r3, [r7, #28]
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
 800bce0:	f241 3377 	movw	r3, #4983	@ 0x1377
 800bce4:	837b      	strh	r3, [r7, #26]
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	79db      	ldrb	r3, [r3, #7]
 800bcea:	021b      	lsls	r3, r3, #8
 800bcec:	b21a      	sxth	r2, r3
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	7a1b      	ldrb	r3, [r3, #8]
 800bcf2:	011b      	lsls	r3, r3, #4
 800bcf4:	b21b      	sxth	r3, r3
 800bcf6:	b2db      	uxtb	r3, r3
 800bcf8:	b21b      	sxth	r3, r3
 800bcfa:	4313      	orrs	r3, r2
 800bcfc:	b21a      	sxth	r2, r3
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	7a5b      	ldrb	r3, [r3, #9]
 800bd02:	b21b      	sxth	r3, r3
 800bd04:	f003 030f 	and.w	r3, r3, #15
 800bd08:	b21b      	sxth	r3, r3
 800bd0a:	4313      	orrs	r3, r2
 800bd0c:	b21b      	sxth	r3, r3
 800bd0e:	833b      	strh	r3, [r7, #24]
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
 800bd10:	8bbb      	ldrh	r3, [r7, #28]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d005      	beq.n	800bd22 <nm_get_firmware_full_info+0xfe>
 800bd16:	8b3b      	ldrh	r3, [r7, #24]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d002      	beq.n	800bd22 <nm_get_firmware_full_info+0xfe>
 800bd1c:	8b3b      	ldrh	r3, [r7, #24]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d102      	bne.n	800bd28 <nm_get_firmware_full_info+0x104>
								ret = M2M_ERR_FAIL;
 800bd22:	23f4      	movs	r3, #244	@ 0xf4
 800bd24:	77fb      	strb	r3, [r7, #31]
								goto EXIT;
 800bd26:	e00d      	b.n	800bd44 <nm_get_firmware_full_info+0x120>
							}
							if(curr_drv_ver <  min_req_drv_ver) {
 800bd28:	8b7a      	ldrh	r2, [r7, #26]
 800bd2a:	8b3b      	ldrh	r3, [r7, #24]
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d209      	bcs.n	800bd44 <nm_get_firmware_full_info+0x120>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
 800bd30:	23f3      	movs	r3, #243	@ 0xf3
 800bd32:	77fb      	strb	r3, [r7, #31]
								goto EXIT;
 800bd34:	e006      	b.n	800bd44 <nm_get_firmware_full_info+0x120>
								//ret = M2M_ERR_FW_VER_MISMATCH;
								//goto EXIT;
							}
						}
					}else {
						ret = M2M_ERR_FAIL;
 800bd36:	23f4      	movs	r3, #244	@ 0xf4
 800bd38:	77fb      	strb	r3, [r7, #31]
 800bd3a:	e003      	b.n	800bd44 <nm_get_firmware_full_info+0x120>
					}
				}
			}else{
				ret = M2M_ERR_FAIL;
 800bd3c:	23f4      	movs	r3, #244	@ 0xf4
 800bd3e:	77fb      	strb	r3, [r7, #31]
 800bd40:	e000      	b.n	800bd44 <nm_get_firmware_full_info+0x120>
			}
		}
	}
EXIT:
 800bd42:	bf00      	nop
	return ret;
 800bd44:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	3720      	adds	r7, #32
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	bd80      	pop	{r7, pc}
 800bd50:	000c0008 	.word	0x000c0008

0800bd54 <nm_drv_init_hold>:
ERR1:
	return ret;
}

sint8 nm_drv_init_hold(void)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b082      	sub	sp, #8
 800bd58:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	71fb      	strb	r3, [r7, #7]

	ret = nm_bus_iface_init(NULL);
 800bd5e:	2000      	movs	r0, #0
 800bd60:	f7ff fe54 	bl	800ba0c <nm_bus_iface_init>
 800bd64:	4603      	mov	r3, r0
 800bd66:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) {
 800bd68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d00f      	beq.n	800bd90 <nm_drv_init_hold+0x3c>
		M2M_ERR("[nmi start]: fail init bus\n");
 800bd70:	f44f 7287 	mov.w	r2, #270	@ 0x10e
 800bd74:	4911      	ldr	r1, [pc, #68]	@ (800bdbc <nm_drv_init_hold+0x68>)
 800bd76:	4812      	ldr	r0, [pc, #72]	@ (800bdc0 <nm_drv_init_hold+0x6c>)
 800bd78:	f002 f974 	bl	800e064 <iprintf>
 800bd7c:	4811      	ldr	r0, [pc, #68]	@ (800bdc4 <nm_drv_init_hold+0x70>)
 800bd7e:	f002 f9e1 	bl	800e144 <puts>
 800bd82:	200d      	movs	r0, #13
 800bd84:	f002 f980 	bl	800e088 <putchar>
		goto ERR1;
 800bd88:	bf00      	nop

	return ret;
ERR2:
	nm_bus_iface_deinit();
ERR1:
	return ret;
 800bd8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bd8e:	e010      	b.n	800bdb2 <nm_drv_init_hold+0x5e>
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
 800bd90:	480d      	ldr	r0, [pc, #52]	@ (800bdc8 <nm_drv_init_hold+0x74>)
 800bd92:	f002 f967 	bl	800e064 <iprintf>
 800bd96:	f7ff fb4d 	bl	800b434 <nmi_get_chipid>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	4619      	mov	r1, r3
 800bd9e:	480b      	ldr	r0, [pc, #44]	@ (800bdcc <nm_drv_init_hold+0x78>)
 800bda0:	f002 f960 	bl	800e064 <iprintf>
 800bda4:	200d      	movs	r0, #13
 800bda6:	f002 f96f 	bl	800e088 <putchar>
	nm_spi_init();
 800bdaa:	f000 ff7f 	bl	800ccac <nm_spi_init>
	return ret;
 800bdae:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	3708      	adds	r7, #8
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	bd80      	pop	{r7, pc}
 800bdba:	bf00      	nop
 800bdbc:	0801017c 	.word	0x0801017c
 800bdc0:	0800f7c8 	.word	0x0800f7c8
 800bdc4:	0800f7dc 	.word	0x0800f7dc
 800bdc8:	0800f7f8 	.word	0x0800f7f8
 800bdcc:	0800f804 	.word	0x0800f804

0800bdd0 <nm_drv_init_start>:

sint8 nm_drv_init_start(void * arg)
{
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b084      	sub	sp, #16
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
 800bdd8:	2300      	movs	r3, #0
 800bdda:	73fb      	strb	r3, [r7, #15]
	uint8 u8Mode = M2M_WIFI_MODE_NORMAL;
 800bddc:	2301      	movs	r3, #1
 800bdde:	73bb      	strb	r3, [r7, #14]

	if(NULL != arg) {
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d00a      	beq.n	800bdfc <nm_drv_init_start+0x2c>
		u8Mode = *((uint8 *)arg);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	781b      	ldrb	r3, [r3, #0]
 800bdea:	73bb      	strb	r3, [r7, #14]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
 800bdec:	7bbb      	ldrb	r3, [r7, #14]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d002      	beq.n	800bdf8 <nm_drv_init_start+0x28>
 800bdf2:	7bbb      	ldrb	r3, [r7, #14]
 800bdf4:	2b04      	cmp	r3, #4
 800bdf6:	d901      	bls.n	800bdfc <nm_drv_init_start+0x2c>
			u8Mode = M2M_WIFI_MODE_NORMAL;
 800bdf8:	2301      	movs	r3, #1
 800bdfa:	73bb      	strb	r3, [r7, #14]
		}
	}

	ret = wait_for_bootrom(u8Mode);
 800bdfc:	7bbb      	ldrb	r3, [r7, #14]
 800bdfe:	4618      	mov	r0, r3
 800be00:	f7ff fc88 	bl	800b714 <wait_for_bootrom>
 800be04:	4603      	mov	r3, r0
 800be06:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800be08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d127      	bne.n	800be60 <nm_drv_init_start+0x90>
		goto ERR2;
	}

	ret = wait_for_firmware_start(u8Mode);
 800be10:	7bbb      	ldrb	r3, [r7, #14]
 800be12:	4618      	mov	r0, r3
 800be14:	f7ff fd36 	bl	800b884 <wait_for_firmware_start>
 800be18:	4603      	mov	r3, r0
 800be1a:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800be1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d11f      	bne.n	800be64 <nm_drv_init_start+0x94>
		goto ERR2;
	}

	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
 800be24:	7bbb      	ldrb	r3, [r7, #14]
 800be26:	2b02      	cmp	r3, #2
 800be28:	d022      	beq.n	800be70 <nm_drv_init_start+0xa0>
 800be2a:	7bbb      	ldrb	r3, [r7, #14]
 800be2c:	2b03      	cmp	r3, #3
 800be2e:	d01f      	beq.n	800be70 <nm_drv_init_start+0xa0>
		goto ERR1;
	} else {
		/*continue running*/
	}

	ret = enable_interrupts();
 800be30:	f7ff fab6 	bl	800b3a0 <enable_interrupts>
 800be34:	4603      	mov	r3, r0
 800be36:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800be38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d00c      	beq.n	800be5a <nm_drv_init_start+0x8a>
		M2M_ERR("failed to enable interrupts..\n");
 800be40:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 800be44:	490e      	ldr	r1, [pc, #56]	@ (800be80 <nm_drv_init_start+0xb0>)
 800be46:	480f      	ldr	r0, [pc, #60]	@ (800be84 <nm_drv_init_start+0xb4>)
 800be48:	f002 f90c 	bl	800e064 <iprintf>
 800be4c:	480e      	ldr	r0, [pc, #56]	@ (800be88 <nm_drv_init_start+0xb8>)
 800be4e:	f002 f979 	bl	800e144 <puts>
 800be52:	200d      	movs	r0, #13
 800be54:	f002 f918 	bl	800e088 <putchar>
		goto ERR2;
 800be58:	e005      	b.n	800be66 <nm_drv_init_start+0x96>
	}

	return ret;
 800be5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be5e:	e00a      	b.n	800be76 <nm_drv_init_start+0xa6>
		goto ERR2;
 800be60:	bf00      	nop
 800be62:	e000      	b.n	800be66 <nm_drv_init_start+0x96>
		goto ERR2;
 800be64:	bf00      	nop
ERR2:
	nm_bus_iface_deinit();
 800be66:	f7ff fde2 	bl	800ba2e <nm_bus_iface_deinit>
#ifdef CONF_WINC_USE_SPI
	nm_spi_deinit();
 800be6a:	f000 ffc1 	bl	800cdf0 <nm_spi_deinit>
 800be6e:	e000      	b.n	800be72 <nm_drv_init_start+0xa2>
		goto ERR1;
 800be70:	bf00      	nop
#endif
ERR1:
	return ret;
 800be72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800be76:	4618      	mov	r0, r3
 800be78:	3710      	adds	r7, #16
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}
 800be7e:	bf00      	nop
 800be80:	08010190 	.word	0x08010190
 800be84:	0800f7c8 	.word	0x0800f7c8
 800be88:	0800f814 	.word	0x0800f814

0800be8c <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
	sint8 ret;

	ret = chip_deinit();
 800be94:	f7ff fd72 	bl	800b97c <chip_deinit>
 800be98:	4603      	mov	r3, r0
 800be9a:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800be9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d00c      	beq.n	800bebe <nm_drv_deinit+0x32>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
 800bea4:	f240 1281 	movw	r2, #385	@ 0x181
 800bea8:	491e      	ldr	r1, [pc, #120]	@ (800bf24 <nm_drv_deinit+0x98>)
 800beaa:	481f      	ldr	r0, [pc, #124]	@ (800bf28 <nm_drv_deinit+0x9c>)
 800beac:	f002 f8da 	bl	800e064 <iprintf>
 800beb0:	481e      	ldr	r0, [pc, #120]	@ (800bf2c <nm_drv_deinit+0xa0>)
 800beb2:	f002 f947 	bl	800e144 <puts>
 800beb6:	200d      	movs	r0, #13
 800beb8:	f002 f8e6 	bl	800e088 <putchar>
		goto ERR1;
 800bebc:	e02c      	b.n	800bf18 <nm_drv_deinit+0x8c>
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
 800bebe:	2000      	movs	r0, #0
 800bec0:	f001 ff06 	bl	800dcd0 <spi_flash_enable>
 800bec4:	4603      	mov	r3, r0
 800bec6:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800bec8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d00c      	beq.n	800beea <nm_drv_deinit+0x5e>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
 800bed0:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 800bed4:	4913      	ldr	r1, [pc, #76]	@ (800bf24 <nm_drv_deinit+0x98>)
 800bed6:	4814      	ldr	r0, [pc, #80]	@ (800bf28 <nm_drv_deinit+0x9c>)
 800bed8:	f002 f8c4 	bl	800e064 <iprintf>
 800bedc:	4814      	ldr	r0, [pc, #80]	@ (800bf30 <nm_drv_deinit+0xa4>)
 800bede:	f002 f931 	bl	800e144 <puts>
 800bee2:	200d      	movs	r0, #13
 800bee4:	f002 f8d0 	bl	800e088 <putchar>
		goto ERR1;
 800bee8:	e016      	b.n	800bf18 <nm_drv_deinit+0x8c>
	}

	ret = nm_bus_iface_deinit();
 800beea:	f7ff fda0 	bl	800ba2e <nm_bus_iface_deinit>
 800beee:	4603      	mov	r3, r0
 800bef0:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800bef2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d00c      	beq.n	800bf14 <nm_drv_deinit+0x88>
		M2M_ERR("[nmi stop]: fail init bus\n");
 800befa:	f44f 72c7 	mov.w	r2, #398	@ 0x18e
 800befe:	4909      	ldr	r1, [pc, #36]	@ (800bf24 <nm_drv_deinit+0x98>)
 800bf00:	4809      	ldr	r0, [pc, #36]	@ (800bf28 <nm_drv_deinit+0x9c>)
 800bf02:	f002 f8af 	bl	800e064 <iprintf>
 800bf06:	480b      	ldr	r0, [pc, #44]	@ (800bf34 <nm_drv_deinit+0xa8>)
 800bf08:	f002 f91c 	bl	800e144 <puts>
 800bf0c:	200d      	movs	r0, #13
 800bf0e:	f002 f8bb 	bl	800e088 <putchar>
		goto ERR1;
 800bf12:	e001      	b.n	800bf18 <nm_drv_deinit+0x8c>
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
 800bf14:	f000 ff6c 	bl	800cdf0 <nm_spi_deinit>
#endif

ERR1:
	return ret;
 800bf18:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	3710      	adds	r7, #16
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}
 800bf24:	080101a4 	.word	0x080101a4
 800bf28:	0800f7c8 	.word	0x0800f7c8
 800bf2c:	0800f834 	.word	0x0800f834
 800bf30:	0800f854 	.word	0x0800f854
 800bf34:	0800f878 	.word	0x0800f878

0800bf38 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static inline sint8 nmi_spi_read(uint8 *b, uint16 sz)
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b082      	sub	sp, #8
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	6078      	str	r0, [r7, #4]
 800bf40:	460b      	mov	r3, r1
 800bf42:	807b      	strh	r3, [r7, #2]
    return nm_spi_rw(NULL, b, sz);
 800bf44:	887b      	ldrh	r3, [r7, #2]
 800bf46:	461a      	mov	r2, r3
 800bf48:	6879      	ldr	r1, [r7, #4]
 800bf4a:	2000      	movs	r0, #0
 800bf4c:	f7fd fcce 	bl	80098ec <nm_spi_rw>
 800bf50:	4603      	mov	r3, r0
}
 800bf52:	4618      	mov	r0, r3
 800bf54:	3708      	adds	r7, #8
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}

0800bf5a <nmi_spi_write>:
static inline sint8 nmi_spi_write(uint8 *b, uint16 sz)
{
 800bf5a:	b580      	push	{r7, lr}
 800bf5c:	b082      	sub	sp, #8
 800bf5e:	af00      	add	r7, sp, #0
 800bf60:	6078      	str	r0, [r7, #4]
 800bf62:	460b      	mov	r3, r1
 800bf64:	807b      	strh	r3, [r7, #2]
    return nm_spi_rw(b, NULL, sz);
 800bf66:	887b      	ldrh	r3, [r7, #2]
 800bf68:	461a      	mov	r2, r3
 800bf6a:	2100      	movs	r1, #0
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	f7fd fcbd 	bl	80098ec <nm_spi_rw>
 800bf72:	4603      	mov	r3, r0
}
 800bf74:	4618      	mov	r0, r3
 800bf76:	3708      	adds	r7, #8
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	bd80      	pop	{r7, pc}

0800bf7c <nmi_spi_writeread>:
static sint8 nmi_spi_writeread(uint8 *bw, uint8 *br, uint16 sz)
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	b084      	sub	sp, #16
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	60f8      	str	r0, [r7, #12]
 800bf84:	60b9      	str	r1, [r7, #8]
 800bf86:	4613      	mov	r3, r2
 800bf88:	80fb      	strh	r3, [r7, #6]
    return nm_spi_rw(bw, br, sz);
 800bf8a:	88fb      	ldrh	r3, [r7, #6]
 800bf8c:	461a      	mov	r2, r3
 800bf8e:	68b9      	ldr	r1, [r7, #8]
 800bf90:	68f8      	ldr	r0, [r7, #12]
 800bf92:	f7fd fcab 	bl	80098ec <nm_spi_rw>
 800bf96:	4603      	mov	r3, r0
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3710      	adds	r7, #16
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}

0800bfa0 <crc7_byte>:
	0x46, 0x4f, 0x54, 0x5d, 0x62, 0x6b, 0x70, 0x79
};


static inline uint8 crc7_byte(uint8 crc, uint8 data)
{
 800bfa0:	b480      	push	{r7}
 800bfa2:	b083      	sub	sp, #12
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	460a      	mov	r2, r1
 800bfaa:	71fb      	strb	r3, [r7, #7]
 800bfac:	4613      	mov	r3, r2
 800bfae:	71bb      	strb	r3, [r7, #6]
	return crc7_syndrome_table[(crc << 1) ^ data];
 800bfb0:	79fb      	ldrb	r3, [r7, #7]
 800bfb2:	005a      	lsls	r2, r3, #1
 800bfb4:	79bb      	ldrb	r3, [r7, #6]
 800bfb6:	4053      	eors	r3, r2
 800bfb8:	4a03      	ldr	r2, [pc, #12]	@ (800bfc8 <crc7_byte+0x28>)
 800bfba:	5cd3      	ldrb	r3, [r2, r3]
}
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	370c      	adds	r7, #12
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc6:	4770      	bx	lr
 800bfc8:	080101b4 	.word	0x080101b4

0800bfcc <crc7>:

static inline uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b084      	sub	sp, #16
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	60b9      	str	r1, [r7, #8]
 800bfd6:	607a      	str	r2, [r7, #4]
 800bfd8:	73fb      	strb	r3, [r7, #15]
	while (len--)
 800bfda:	e00a      	b.n	800bff2 <crc7+0x26>
		crc = crc7_byte(crc, *buffer++);
 800bfdc:	68bb      	ldr	r3, [r7, #8]
 800bfde:	1c5a      	adds	r2, r3, #1
 800bfe0:	60ba      	str	r2, [r7, #8]
 800bfe2:	781a      	ldrb	r2, [r3, #0]
 800bfe4:	7bfb      	ldrb	r3, [r7, #15]
 800bfe6:	4611      	mov	r1, r2
 800bfe8:	4618      	mov	r0, r3
 800bfea:	f7ff ffd9 	bl	800bfa0 <crc7_byte>
 800bfee:	4603      	mov	r3, r0
 800bff0:	73fb      	strb	r3, [r7, #15]
	while (len--)
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	1e5a      	subs	r2, r3, #1
 800bff6:	607a      	str	r2, [r7, #4]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d1ef      	bne.n	800bfdc <crc7+0x10>
	return crc;
 800bffc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bffe:	4618      	mov	r0, r3
 800c000:	3710      	adds	r7, #16
 800c002:	46bd      	mov	sp, r7
 800c004:	bd80      	pop	{r7, pc}
	...

0800c008 <spi_cmd>:
	Spi protocol Function

********************************************/

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b088      	sub	sp, #32
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	60b9      	str	r1, [r7, #8]
 800c010:	607a      	str	r2, [r7, #4]
 800c012:	603b      	str	r3, [r7, #0]
 800c014:	4603      	mov	r3, r0
 800c016:	73fb      	strb	r3, [r7, #15]
	uint8 bc[9];
	uint8 len = 5;
 800c018:	2305      	movs	r3, #5
 800c01a:	77fb      	strb	r3, [r7, #31]
	sint8 result = N_OK;
 800c01c:	2300      	movs	r3, #0
 800c01e:	77bb      	strb	r3, [r7, #30]

	bc[0] = cmd;
 800c020:	7bfb      	ldrb	r3, [r7, #15]
 800c022:	753b      	strb	r3, [r7, #20]
	switch (cmd) {
 800c024:	7bfb      	ldrb	r3, [r7, #15]
 800c026:	3bc1      	subs	r3, #193	@ 0xc1
 800c028:	2b0e      	cmp	r3, #14
 800c02a:	f200 80cc 	bhi.w	800c1c6 <spi_cmd+0x1be>
 800c02e:	a201      	add	r2, pc, #4	@ (adr r2, 800c034 <spi_cmd+0x2c>)
 800c030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c034:	0800c0ed 	.word	0x0800c0ed
 800c038:	0800c0ed 	.word	0x0800c0ed
 800c03c:	0800c149 	.word	0x0800c149
 800c040:	0800c08d 	.word	0x0800c08d
 800c044:	0800c0b7 	.word	0x0800c0b7
 800c048:	0800c0c9 	.word	0x0800c0c9
 800c04c:	0800c117 	.word	0x0800c117
 800c050:	0800c117 	.word	0x0800c117
 800c054:	0800c18d 	.word	0x0800c18d
 800c058:	0800c071 	.word	0x0800c071
 800c05c:	0800c1c7 	.word	0x0800c1c7
 800c060:	0800c1c7 	.word	0x0800c1c7
 800c064:	0800c1c7 	.word	0x0800c1c7
 800c068:	0800c1c7 	.word	0x0800c1c7
 800c06c:	0800c0db 	.word	0x0800c0db
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	0c1b      	lsrs	r3, r3, #16
 800c074:	b2db      	uxtb	r3, r3
 800c076:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 800c078:	68bb      	ldr	r3, [r7, #8]
 800c07a:	0a1b      	lsrs	r3, r3, #8
 800c07c:	b2db      	uxtb	r3, r3
 800c07e:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)adr;
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	b2db      	uxtb	r3, r3
 800c084:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800c086:	2305      	movs	r3, #5
 800c088:	77fb      	strb	r3, [r7, #31]
		break;
 800c08a:	e09f      	b.n	800c1cc <spi_cmd+0x1c4>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
 800c08c:	68bb      	ldr	r3, [r7, #8]
 800c08e:	0a1b      	lsrs	r3, r3, #8
 800c090:	b2db      	uxtb	r3, r3
 800c092:	757b      	strb	r3, [r7, #21]
		if(clockless)  bc[1] |= (1 << 7);
 800c094:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d004      	beq.n	800c0a6 <spi_cmd+0x9e>
 800c09c:	7d7b      	ldrb	r3, [r7, #21]
 800c09e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c0a2:	b2db      	uxtb	r3, r3
 800c0a4:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)adr;
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	b2db      	uxtb	r3, r3
 800c0aa:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0x00;
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800c0b0:	2305      	movs	r3, #5
 800c0b2:	77fb      	strb	r3, [r7, #31]
		break;
 800c0b4:	e08a      	b.n	800c1cc <spi_cmd+0x1c4>
#if defined(CMD_TERMINATE)
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	757b      	strb	r3, [r7, #21]
		bc[2] = 0x00;
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0x00;
 800c0be:	2300      	movs	r3, #0
 800c0c0:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800c0c2:	2305      	movs	r3, #5
 800c0c4:	77fb      	strb	r3, [r7, #31]
		break;
 800c0c6:	e081      	b.n	800c1cc <spi_cmd+0x1c4>
#endif
#if defined(CMD_REPEAT)
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	757b      	strb	r3, [r7, #21]
		bc[2] = 0x00;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0x00;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800c0d4:	2305      	movs	r3, #5
 800c0d6:	77fb      	strb	r3, [r7, #31]
		break;
 800c0d8:	e078      	b.n	800c1cc <spi_cmd+0x1c4>
#endif
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
 800c0da:	23ff      	movs	r3, #255	@ 0xff
 800c0dc:	757b      	strb	r3, [r7, #21]
		bc[2] = 0xff;
 800c0de:	23ff      	movs	r3, #255	@ 0xff
 800c0e0:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0xff;
 800c0e2:	23ff      	movs	r3, #255	@ 0xff
 800c0e4:	75fb      	strb	r3, [r7, #23]
		len = 5;
 800c0e6:	2305      	movs	r3, #5
 800c0e8:	77fb      	strb	r3, [r7, #31]
		break;
 800c0ea:	e06f      	b.n	800c1cc <spi_cmd+0x1c4>
#if defined(CMD_DMA_WRITE) || defined(CMD_DMA_READ)
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	0c1b      	lsrs	r3, r3, #16
 800c0f0:	b2db      	uxtb	r3, r3
 800c0f2:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 800c0f4:	68bb      	ldr	r3, [r7, #8]
 800c0f6:	0a1b      	lsrs	r3, r3, #8
 800c0f8:	b2db      	uxtb	r3, r3
 800c0fa:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)adr;
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	b2db      	uxtb	r3, r3
 800c100:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(sz >> 8);
 800c102:	683b      	ldr	r3, [r7, #0]
 800c104:	0a1b      	lsrs	r3, r3, #8
 800c106:	b2db      	uxtb	r3, r3
 800c108:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(sz);
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	b2db      	uxtb	r3, r3
 800c10e:	767b      	strb	r3, [r7, #25]
		len = 7;
 800c110:	2307      	movs	r3, #7
 800c112:	77fb      	strb	r3, [r7, #31]
		break;
 800c114:	e05a      	b.n	800c1cc <spi_cmd+0x1c4>
#endif
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
 800c116:	68bb      	ldr	r3, [r7, #8]
 800c118:	0c1b      	lsrs	r3, r3, #16
 800c11a:	b2db      	uxtb	r3, r3
 800c11c:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 800c11e:	68bb      	ldr	r3, [r7, #8]
 800c120:	0a1b      	lsrs	r3, r3, #8
 800c122:	b2db      	uxtb	r3, r3
 800c124:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)adr;
 800c126:	68bb      	ldr	r3, [r7, #8]
 800c128:	b2db      	uxtb	r3, r3
 800c12a:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(sz >> 16);
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	0c1b      	lsrs	r3, r3, #16
 800c130:	b2db      	uxtb	r3, r3
 800c132:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(sz >> 8);
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	0a1b      	lsrs	r3, r3, #8
 800c138:	b2db      	uxtb	r3, r3
 800c13a:	767b      	strb	r3, [r7, #25]
		bc[6] = (uint8)(sz);
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	b2db      	uxtb	r3, r3
 800c140:	76bb      	strb	r3, [r7, #26]
		len = 8;
 800c142:	2308      	movs	r3, #8
 800c144:	77fb      	strb	r3, [r7, #31]
		break;
 800c146:	e041      	b.n	800c1cc <spi_cmd+0x1c4>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	0a1b      	lsrs	r3, r3, #8
 800c14c:	b2db      	uxtb	r3, r3
 800c14e:	757b      	strb	r3, [r7, #21]
		if(clockless)  bc[1] |= (1 << 7);
 800c150:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c154:	2b00      	cmp	r3, #0
 800c156:	d004      	beq.n	800c162 <spi_cmd+0x15a>
 800c158:	7d7b      	ldrb	r3, [r7, #21]
 800c15a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c15e:	b2db      	uxtb	r3, r3
 800c160:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr);
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	b2db      	uxtb	r3, r3
 800c166:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)(u32data >> 24);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	0e1b      	lsrs	r3, r3, #24
 800c16c:	b2db      	uxtb	r3, r3
 800c16e:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(u32data >> 16);
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	0c1b      	lsrs	r3, r3, #16
 800c174:	b2db      	uxtb	r3, r3
 800c176:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(u32data >> 8);
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	0a1b      	lsrs	r3, r3, #8
 800c17c:	b2db      	uxtb	r3, r3
 800c17e:	767b      	strb	r3, [r7, #25]
		bc[6] = (uint8)(u32data);
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	b2db      	uxtb	r3, r3
 800c184:	76bb      	strb	r3, [r7, #26]
		len = 8;
 800c186:	2308      	movs	r3, #8
 800c188:	77fb      	strb	r3, [r7, #31]
		break;
 800c18a:	e01f      	b.n	800c1cc <spi_cmd+0x1c4>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
 800c18c:	68bb      	ldr	r3, [r7, #8]
 800c18e:	0c1b      	lsrs	r3, r3, #16
 800c190:	b2db      	uxtb	r3, r3
 800c192:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	0a1b      	lsrs	r3, r3, #8
 800c198:	b2db      	uxtb	r3, r3
 800c19a:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)(adr);
 800c19c:	68bb      	ldr	r3, [r7, #8]
 800c19e:	b2db      	uxtb	r3, r3
 800c1a0:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(u32data >> 24);
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	0e1b      	lsrs	r3, r3, #24
 800c1a6:	b2db      	uxtb	r3, r3
 800c1a8:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(u32data >> 16);
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	0c1b      	lsrs	r3, r3, #16
 800c1ae:	b2db      	uxtb	r3, r3
 800c1b0:	767b      	strb	r3, [r7, #25]
		bc[6] = (uint8)(u32data >> 8);
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	0a1b      	lsrs	r3, r3, #8
 800c1b6:	b2db      	uxtb	r3, r3
 800c1b8:	76bb      	strb	r3, [r7, #26]
		bc[7] = (uint8)(u32data);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	b2db      	uxtb	r3, r3
 800c1be:	76fb      	strb	r3, [r7, #27]
		len = 9;
 800c1c0:	2309      	movs	r3, #9
 800c1c2:	77fb      	strb	r3, [r7, #31]
		break;
 800c1c4:	e002      	b.n	800c1cc <spi_cmd+0x1c4>
	default:
		result = N_FAIL;
 800c1c6:	23ff      	movs	r3, #255	@ 0xff
 800c1c8:	77bb      	strb	r3, [r7, #30]
		break;
 800c1ca:	bf00      	nop
	}

    if(result == N_OK) {
 800c1cc:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d133      	bne.n	800c23c <spi_cmd+0x234>
		if (!gu8Crc_off)
 800c1d4:	4b1c      	ldr	r3, [pc, #112]	@ (800c248 <spi_cmd+0x240>)
 800c1d6:	781b      	ldrb	r3, [r3, #0]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d113      	bne.n	800c204 <spi_cmd+0x1fc>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
 800c1dc:	7ffb      	ldrb	r3, [r7, #31]
 800c1de:	3b01      	subs	r3, #1
 800c1e0:	461a      	mov	r2, r3
 800c1e2:	f107 0314 	add.w	r3, r7, #20
 800c1e6:	4619      	mov	r1, r3
 800c1e8:	207f      	movs	r0, #127	@ 0x7f
 800c1ea:	f7ff feef 	bl	800bfcc <crc7>
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	461a      	mov	r2, r3
 800c1f2:	7ffb      	ldrb	r3, [r7, #31]
 800c1f4:	3b01      	subs	r3, #1
 800c1f6:	0052      	lsls	r2, r2, #1
 800c1f8:	b2d2      	uxtb	r2, r2
 800c1fa:	3320      	adds	r3, #32
 800c1fc:	443b      	add	r3, r7
 800c1fe:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800c202:	e002      	b.n	800c20a <spi_cmd+0x202>
		else
			len-=1;
 800c204:	7ffb      	ldrb	r3, [r7, #31]
 800c206:	3b01      	subs	r3, #1
 800c208:	77fb      	strb	r3, [r7, #31]

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
 800c20a:	7ffb      	ldrb	r3, [r7, #31]
 800c20c:	b29a      	uxth	r2, r3
 800c20e:	f107 0314 	add.w	r3, r7, #20
 800c212:	4611      	mov	r1, r2
 800c214:	4618      	mov	r0, r3
 800c216:	f7ff fea0 	bl	800bf5a <nmi_spi_write>
 800c21a:	4603      	mov	r3, r0
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d00d      	beq.n	800c23c <spi_cmd+0x234>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
 800c220:	f240 1203 	movw	r2, #259	@ 0x103
 800c224:	4909      	ldr	r1, [pc, #36]	@ (800c24c <spi_cmd+0x244>)
 800c226:	480a      	ldr	r0, [pc, #40]	@ (800c250 <spi_cmd+0x248>)
 800c228:	f001 ff1c 	bl	800e064 <iprintf>
 800c22c:	4809      	ldr	r0, [pc, #36]	@ (800c254 <spi_cmd+0x24c>)
 800c22e:	f001 ff89 	bl	800e144 <puts>
 800c232:	200d      	movs	r0, #13
 800c234:	f001 ff28 	bl	800e088 <putchar>
			result = N_FAIL;
 800c238:	23ff      	movs	r3, #255	@ 0xff
 800c23a:	77bb      	strb	r3, [r7, #30]
		}
	}

	return result;
 800c23c:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 800c240:	4618      	mov	r0, r3
 800c242:	3720      	adds	r7, #32
 800c244:	46bd      	mov	sp, r7
 800c246:	bd80      	pop	{r7, pc}
 800c248:	20000c14 	.word	0x20000c14
 800c24c:	080102b4 	.word	0x080102b4
 800c250:	0800f894 	.word	0x0800f894
 800c254:	0800f8a8 	.word	0x0800f8a8

0800c258 <spi_data_rsp>:

static sint8 spi_data_rsp(uint8 cmd)
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b084      	sub	sp, #16
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	4603      	mov	r3, r0
 800c260:	71fb      	strb	r3, [r7, #7]
	uint8 len;
	uint8 rsp[3];
	sint8 result = N_OK;
 800c262:	2300      	movs	r3, #0
 800c264:	73bb      	strb	r3, [r7, #14]

    if (!gu8Crc_off)
 800c266:	4b27      	ldr	r3, [pc, #156]	@ (800c304 <spi_data_rsp+0xac>)
 800c268:	781b      	ldrb	r3, [r3, #0]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d102      	bne.n	800c274 <spi_data_rsp+0x1c>
		len = 2;
 800c26e:	2302      	movs	r3, #2
 800c270:	73fb      	strb	r3, [r7, #15]
 800c272:	e001      	b.n	800c278 <spi_data_rsp+0x20>
	else
		len = 3;
 800c274:	2303      	movs	r3, #3
 800c276:	73fb      	strb	r3, [r7, #15]

	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
 800c278:	7bfb      	ldrb	r3, [r7, #15]
 800c27a:	b29a      	uxth	r2, r3
 800c27c:	f107 0308 	add.w	r3, r7, #8
 800c280:	4611      	mov	r1, r2
 800c282:	4618      	mov	r0, r3
 800c284:	f7ff fe58 	bl	800bf38 <nmi_spi_read>
 800c288:	4603      	mov	r3, r0
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d00e      	beq.n	800c2ac <spi_data_rsp+0x54>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
 800c28e:	f240 1217 	movw	r2, #279	@ 0x117
 800c292:	491d      	ldr	r1, [pc, #116]	@ (800c308 <spi_data_rsp+0xb0>)
 800c294:	481d      	ldr	r0, [pc, #116]	@ (800c30c <spi_data_rsp+0xb4>)
 800c296:	f001 fee5 	bl	800e064 <iprintf>
 800c29a:	481d      	ldr	r0, [pc, #116]	@ (800c310 <spi_data_rsp+0xb8>)
 800c29c:	f001 ff52 	bl	800e144 <puts>
 800c2a0:	200d      	movs	r0, #13
 800c2a2:	f001 fef1 	bl	800e088 <putchar>
		result = N_FAIL;
 800c2a6:	23ff      	movs	r3, #255	@ 0xff
 800c2a8:	73bb      	strb	r3, [r7, #14]
		goto _fail_;
 800c2aa:	e024      	b.n	800c2f6 <spi_data_rsp+0x9e>
	}
		
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
 800c2ac:	7bfb      	ldrb	r3, [r7, #15]
 800c2ae:	3b01      	subs	r3, #1
 800c2b0:	3310      	adds	r3, #16
 800c2b2:	443b      	add	r3, r7
 800c2b4:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d107      	bne.n	800c2cc <spi_data_rsp+0x74>
 800c2bc:	7bfb      	ldrb	r3, [r7, #15]
 800c2be:	3b02      	subs	r3, #2
 800c2c0:	3310      	adds	r3, #16
 800c2c2:	443b      	add	r3, r7
 800c2c4:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800c2c8:	2bc3      	cmp	r3, #195	@ 0xc3
 800c2ca:	d013      	beq.n	800c2f4 <spi_data_rsp+0x9c>
	{
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
 800c2cc:	f44f 728f 	mov.w	r2, #286	@ 0x11e
 800c2d0:	490d      	ldr	r1, [pc, #52]	@ (800c308 <spi_data_rsp+0xb0>)
 800c2d2:	480e      	ldr	r0, [pc, #56]	@ (800c30c <spi_data_rsp+0xb4>)
 800c2d4:	f001 fec6 	bl	800e064 <iprintf>
 800c2d8:	7a3b      	ldrb	r3, [r7, #8]
 800c2da:	4619      	mov	r1, r3
 800c2dc:	7a7b      	ldrb	r3, [r7, #9]
 800c2de:	461a      	mov	r2, r3
 800c2e0:	7abb      	ldrb	r3, [r7, #10]
 800c2e2:	480c      	ldr	r0, [pc, #48]	@ (800c314 <spi_data_rsp+0xbc>)
 800c2e4:	f001 febe 	bl	800e064 <iprintf>
 800c2e8:	200d      	movs	r0, #13
 800c2ea:	f001 fecd 	bl	800e088 <putchar>
		result = N_FAIL;
 800c2ee:	23ff      	movs	r3, #255	@ 0xff
 800c2f0:	73bb      	strb	r3, [r7, #14]
		goto _fail_;
 800c2f2:	e000      	b.n	800c2f6 <spi_data_rsp+0x9e>
	}
_fail_:
 800c2f4:	bf00      	nop

	return result;
 800c2f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	3710      	adds	r7, #16
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}
 800c302:	bf00      	nop
 800c304:	20000c14 	.word	0x20000c14
 800c308:	080102bc 	.word	0x080102bc
 800c30c:	0800f894 	.word	0x0800f894
 800c310:	0800f8d4 	.word	0x0800f8d4
 800c314:	0800f8f4 	.word	0x0800f8f4

0800c318 <spi_cmd_rsp>:

static sint8 spi_cmd_rsp(uint8 cmd)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b084      	sub	sp, #16
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	4603      	mov	r3, r0
 800c320:	71fb      	strb	r3, [r7, #7]
	uint8 rsp;
	sint8 result = N_OK;
 800c322:	2300      	movs	r3, #0
 800c324:	73fb      	strb	r3, [r7, #15]

	/**
		Command/Control response
	**/
#if defined(CMD_TERMINATE)
    if(cmd == CMD_TERMINATE) {
 800c326:	79fb      	ldrb	r3, [r7, #7]
 800c328:	2bc5      	cmp	r3, #197	@ 0xc5
 800c32a:	d10b      	bne.n	800c344 <spi_cmd_rsp+0x2c>
        if(M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800c32c:	f107 030d 	add.w	r3, r7, #13
 800c330:	2101      	movs	r1, #1
 800c332:	4618      	mov	r0, r3
 800c334:	f7ff fe00 	bl	800bf38 <nmi_spi_read>
 800c338:	4603      	mov	r3, r0
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d002      	beq.n	800c344 <spi_cmd_rsp+0x2c>
            result = N_FAIL;
 800c33e:	23ff      	movs	r3, #255	@ 0xff
 800c340:	73fb      	strb	r3, [r7, #15]
            goto _fail_;
 800c342:	e05a      	b.n	800c3fa <spi_cmd_rsp+0xe2>
        }
    }
#endif
#if defined(CMD_REPEAT)
    if(cmd == CMD_REPEAT) {
 800c344:	79fb      	ldrb	r3, [r7, #7]
 800c346:	2bc6      	cmp	r3, #198	@ 0xc6
 800c348:	d10b      	bne.n	800c362 <spi_cmd_rsp+0x4a>
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800c34a:	f107 030d 	add.w	r3, r7, #13
 800c34e:	2101      	movs	r1, #1
 800c350:	4618      	mov	r0, r3
 800c352:	f7ff fdf1 	bl	800bf38 <nmi_spi_read>
 800c356:	4603      	mov	r3, r0
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d002      	beq.n	800c362 <spi_cmd_rsp+0x4a>
			result = N_FAIL;
 800c35c:	23ff      	movs	r3, #255	@ 0xff
 800c35e:	73fb      	strb	r3, [r7, #15]
			goto _fail_;
 800c360:	e04b      	b.n	800c3fa <spi_cmd_rsp+0xe2>
		}
	}
#endif

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
 800c362:	230a      	movs	r3, #10
 800c364:	73bb      	strb	r3, [r7, #14]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800c366:	f107 030d 	add.w	r3, r7, #13
 800c36a:	2101      	movs	r1, #1
 800c36c:	4618      	mov	r0, r3
 800c36e:	f7ff fde3 	bl	800bf38 <nmi_spi_read>
 800c372:	4603      	mov	r3, r0
 800c374:	2b00      	cmp	r3, #0
 800c376:	d00e      	beq.n	800c396 <spi_cmd_rsp+0x7e>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
 800c378:	f44f 72a3 	mov.w	r2, #326	@ 0x146
 800c37c:	4922      	ldr	r1, [pc, #136]	@ (800c408 <spi_cmd_rsp+0xf0>)
 800c37e:	4823      	ldr	r0, [pc, #140]	@ (800c40c <spi_cmd_rsp+0xf4>)
 800c380:	f001 fe70 	bl	800e064 <iprintf>
 800c384:	4822      	ldr	r0, [pc, #136]	@ (800c410 <spi_cmd_rsp+0xf8>)
 800c386:	f001 fedd 	bl	800e144 <puts>
 800c38a:	200d      	movs	r0, #13
 800c38c:	f001 fe7c 	bl	800e088 <putchar>
			result = N_FAIL;
 800c390:	23ff      	movs	r3, #255	@ 0xff
 800c392:	73fb      	strb	r3, [r7, #15]
			goto _fail_;
 800c394:	e031      	b.n	800c3fa <spi_cmd_rsp+0xe2>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
 800c396:	7b7b      	ldrb	r3, [r7, #13]
 800c398:	79fa      	ldrb	r2, [r7, #7]
 800c39a:	429a      	cmp	r2, r3
 800c39c:	d007      	beq.n	800c3ae <spi_cmd_rsp+0x96>
 800c39e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c3a2:	b2da      	uxtb	r2, r3
 800c3a4:	3a01      	subs	r2, #1
 800c3a6:	b2d2      	uxtb	r2, r2
 800c3a8:	73ba      	strb	r2, [r7, #14]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	dcdb      	bgt.n	800c366 <spi_cmd_rsp+0x4e>

	/**
		State response
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
 800c3ae:	230a      	movs	r3, #10
 800c3b0:	73bb      	strb	r3, [r7, #14]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800c3b2:	f107 030d 	add.w	r3, r7, #13
 800c3b6:	2101      	movs	r1, #1
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f7ff fdbd 	bl	800bf38 <nmi_spi_read>
 800c3be:	4603      	mov	r3, r0
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d00e      	beq.n	800c3e2 <spi_cmd_rsp+0xca>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
 800c3c4:	f44f 72aa 	mov.w	r2, #340	@ 0x154
 800c3c8:	490f      	ldr	r1, [pc, #60]	@ (800c408 <spi_cmd_rsp+0xf0>)
 800c3ca:	4810      	ldr	r0, [pc, #64]	@ (800c40c <spi_cmd_rsp+0xf4>)
 800c3cc:	f001 fe4a 	bl	800e064 <iprintf>
 800c3d0:	480f      	ldr	r0, [pc, #60]	@ (800c410 <spi_cmd_rsp+0xf8>)
 800c3d2:	f001 feb7 	bl	800e144 <puts>
 800c3d6:	200d      	movs	r0, #13
 800c3d8:	f001 fe56 	bl	800e088 <putchar>
			result = N_FAIL;
 800c3dc:	23ff      	movs	r3, #255	@ 0xff
 800c3de:	73fb      	strb	r3, [r7, #15]
			goto _fail_;
 800c3e0:	e00b      	b.n	800c3fa <spi_cmd_rsp+0xe2>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
 800c3e2:	7b7b      	ldrb	r3, [r7, #13]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d007      	beq.n	800c3f8 <spi_cmd_rsp+0xe0>
 800c3e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c3ec:	b2da      	uxtb	r2, r3
 800c3ee:	3a01      	subs	r2, #1
 800c3f0:	b2d2      	uxtb	r2, r2
 800c3f2:	73ba      	strb	r2, [r7, #14]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	dcdc      	bgt.n	800c3b2 <spi_cmd_rsp+0x9a>

_fail_:
 800c3f8:	bf00      	nop

	return result;
 800c3fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c3fe:	4618      	mov	r0, r3
 800c400:	3710      	adds	r7, #16
 800c402:	46bd      	mov	sp, r7
 800c404:	bd80      	pop	{r7, pc}
 800c406:	bf00      	nop
 800c408:	080102cc 	.word	0x080102cc
 800c40c:	0800f894 	.word	0x0800f894
 800c410:	0800f924 	.word	0x0800f924

0800c414 <nm_spi_reset>:

sint8 nm_spi_reset(void)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b086      	sub	sp, #24
 800c418:	af02      	add	r7, sp, #8
	//M2M_INFO("Reset Spi\n");
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800c41a:	2300      	movs	r3, #0
 800c41c:	9300      	str	r3, [sp, #0]
 800c41e:	2300      	movs	r3, #0
 800c420:	2200      	movs	r2, #0
 800c422:	2100      	movs	r1, #0
 800c424:	20cf      	movs	r0, #207	@ 0xcf
 800c426:	f7ff fdef 	bl	800c008 <spi_cmd>

	if(spi_cmd_rsp(CMD_RESET) != N_OK) {
 800c42a:	20cf      	movs	r0, #207	@ 0xcf
 800c42c:	f7ff ff74 	bl	800c318 <spi_cmd_rsp>
 800c430:	4603      	mov	r3, r0
 800c432:	2b00      	cmp	r3, #0
 800c434:	d028      	beq.n	800c488 <nm_spi_reset+0x74>
		// Reset command failed, need to send repeated 1's until reset occurs
		uint8 w_buf[8] = {0xFF};
 800c436:	23ff      	movs	r3, #255	@ 0xff
 800c438:	60bb      	str	r3, [r7, #8]
 800c43a:	2300      	movs	r3, #0
 800c43c:	60fb      	str	r3, [r7, #12]
		uint8 r_buf[8];
		M2M_ERR("[nmi spi]: Failed rst cmd response\n");
 800c43e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800c442:	4914      	ldr	r1, [pc, #80]	@ (800c494 <nm_spi_reset+0x80>)
 800c444:	4814      	ldr	r0, [pc, #80]	@ (800c498 <nm_spi_reset+0x84>)
 800c446:	f001 fe0d 	bl	800e064 <iprintf>
 800c44a:	4814      	ldr	r0, [pc, #80]	@ (800c49c <nm_spi_reset+0x88>)
 800c44c:	f001 fe7a 	bl	800e144 <puts>
 800c450:	200d      	movs	r0, #13
 800c452:	f001 fe19 	bl	800e088 <putchar>
		nmi_spi_writeread(w_buf, r_buf, 8);
 800c456:	4639      	mov	r1, r7
 800c458:	f107 0308 	add.w	r3, r7, #8
 800c45c:	2208      	movs	r2, #8
 800c45e:	4618      	mov	r0, r3
 800c460:	f7ff fd8c 	bl	800bf7c <nmi_spi_writeread>
		if(r_buf[7] != 0xFF)
 800c464:	79fb      	ldrb	r3, [r7, #7]
 800c466:	2bff      	cmp	r3, #255	@ 0xff
 800c468:	d00e      	beq.n	800c488 <nm_spi_reset+0x74>
		{
			M2M_ERR("[nmi spi]: Failed repeated reset\n");
 800c46a:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800c46e:	4909      	ldr	r1, [pc, #36]	@ (800c494 <nm_spi_reset+0x80>)
 800c470:	4809      	ldr	r0, [pc, #36]	@ (800c498 <nm_spi_reset+0x84>)
 800c472:	f001 fdf7 	bl	800e064 <iprintf>
 800c476:	480a      	ldr	r0, [pc, #40]	@ (800c4a0 <nm_spi_reset+0x8c>)
 800c478:	f001 fe64 	bl	800e144 <puts>
 800c47c:	200d      	movs	r0, #13
 800c47e:	f001 fe03 	bl	800e088 <putchar>
			return N_FAIL;
 800c482:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c486:	e000      	b.n	800c48a <nm_spi_reset+0x76>
		}
	}
	return N_OK;
 800c488:	2300      	movs	r3, #0
}
 800c48a:	4618      	mov	r0, r3
 800c48c:	3710      	adds	r7, #16
 800c48e:	46bd      	mov	sp, r7
 800c490:	bd80      	pop	{r7, pc}
 800c492:	bf00      	nop
 800c494:	080102d8 	.word	0x080102d8
 800c498:	0800f894 	.word	0x0800f894
 800c49c:	0800f958 	.word	0x0800f958
 800c4a0:	0800f97c 	.word	0x0800f97c

0800c4a4 <spi_data_read>:

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b086      	sub	sp, #24
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]
 800c4ac:	460b      	mov	r3, r1
 800c4ae:	807b      	strh	r3, [r7, #2]
 800c4b0:	4613      	mov	r3, r2
 800c4b2:	707b      	strb	r3, [r7, #1]
	sint16 retry, ix, nbytes;
	sint8 result = N_OK;
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	747b      	strb	r3, [r7, #17]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	82bb      	strh	r3, [r7, #20]
	do {
		if (sz <= DATA_PKT_SZ)
 800c4bc:	887b      	ldrh	r3, [r7, #2]
 800c4be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c4c2:	d802      	bhi.n	800c4ca <spi_data_read+0x26>
			nbytes = sz;
 800c4c4:	887b      	ldrh	r3, [r7, #2]
 800c4c6:	827b      	strh	r3, [r7, #18]
 800c4c8:	e002      	b.n	800c4d0 <spi_data_read+0x2c>
		else
			nbytes = DATA_PKT_SZ;
 800c4ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c4ce:	827b      	strh	r3, [r7, #18]

		/**
			Data Response header
		**/
		retry = SPI_RESP_RETRY_COUNT;
 800c4d0:	230a      	movs	r3, #10
 800c4d2:	82fb      	strh	r3, [r7, #22]
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 800c4d4:	f107 030b 	add.w	r3, r7, #11
 800c4d8:	2101      	movs	r1, #1
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f7ff fd2c 	bl	800bf38 <nmi_spi_read>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d00e      	beq.n	800c504 <spi_data_read+0x60>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
 800c4e6:	f44f 72c5 	mov.w	r2, #394	@ 0x18a
 800c4ea:	4942      	ldr	r1, [pc, #264]	@ (800c5f4 <spi_data_read+0x150>)
 800c4ec:	4842      	ldr	r0, [pc, #264]	@ (800c5f8 <spi_data_read+0x154>)
 800c4ee:	f001 fdb9 	bl	800e064 <iprintf>
 800c4f2:	4842      	ldr	r0, [pc, #264]	@ (800c5fc <spi_data_read+0x158>)
 800c4f4:	f001 fe26 	bl	800e144 <puts>
 800c4f8:	200d      	movs	r0, #13
 800c4fa:	f001 fdc5 	bl	800e088 <putchar>
				result = N_FAIL;
 800c4fe:	23ff      	movs	r3, #255	@ 0xff
 800c500:	747b      	strb	r3, [r7, #17]
				break;
 800c502:	e00e      	b.n	800c522 <spi_data_read+0x7e>
			}
            if((rsp & 0xf0) == 0xf0)
 800c504:	7afb      	ldrb	r3, [r7, #11]
 800c506:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c50a:	2bf0      	cmp	r3, #240	@ 0xf0
 800c50c:	d008      	beq.n	800c520 <spi_data_read+0x7c>
				break;
		} while (retry--);
 800c50e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800c512:	b29a      	uxth	r2, r3
 800c514:	3a01      	subs	r2, #1
 800c516:	b292      	uxth	r2, r2
 800c518:	82fa      	strh	r2, [r7, #22]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d1da      	bne.n	800c4d4 <spi_data_read+0x30>
 800c51e:	e000      	b.n	800c522 <spi_data_read+0x7e>
				break;
 800c520:	bf00      	nop

		if (result == N_FAIL)
 800c522:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800c526:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c52a:	d05c      	beq.n	800c5e6 <spi_data_read+0x142>
			break;

		if (retry <= 0) {
 800c52c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800c530:	2b00      	cmp	r3, #0
 800c532:	dc10      	bgt.n	800c556 <spi_data_read+0xb2>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
 800c534:	f44f 72cb 	mov.w	r2, #406	@ 0x196
 800c538:	492e      	ldr	r1, [pc, #184]	@ (800c5f4 <spi_data_read+0x150>)
 800c53a:	482f      	ldr	r0, [pc, #188]	@ (800c5f8 <spi_data_read+0x154>)
 800c53c:	f001 fd92 	bl	800e064 <iprintf>
 800c540:	7afb      	ldrb	r3, [r7, #11]
 800c542:	4619      	mov	r1, r3
 800c544:	482e      	ldr	r0, [pc, #184]	@ (800c600 <spi_data_read+0x15c>)
 800c546:	f001 fd8d 	bl	800e064 <iprintf>
 800c54a:	200d      	movs	r0, #13
 800c54c:	f001 fd9c 	bl	800e088 <putchar>
			result = N_FAIL;
 800c550:	23ff      	movs	r3, #255	@ 0xff
 800c552:	747b      	strb	r3, [r7, #17]
			break;
 800c554:	e048      	b.n	800c5e8 <spi_data_read+0x144>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
 800c556:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800c55a:	687a      	ldr	r2, [r7, #4]
 800c55c:	4413      	add	r3, r2
 800c55e:	8a7a      	ldrh	r2, [r7, #18]
 800c560:	4611      	mov	r1, r2
 800c562:	4618      	mov	r0, r3
 800c564:	f7ff fce8 	bl	800bf38 <nmi_spi_read>
 800c568:	4603      	mov	r3, r0
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d00e      	beq.n	800c58c <spi_data_read+0xe8>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
 800c56e:	f240 129f 	movw	r2, #415	@ 0x19f
 800c572:	4920      	ldr	r1, [pc, #128]	@ (800c5f4 <spi_data_read+0x150>)
 800c574:	4820      	ldr	r0, [pc, #128]	@ (800c5f8 <spi_data_read+0x154>)
 800c576:	f001 fd75 	bl	800e064 <iprintf>
 800c57a:	4822      	ldr	r0, [pc, #136]	@ (800c604 <spi_data_read+0x160>)
 800c57c:	f001 fde2 	bl	800e144 <puts>
 800c580:	200d      	movs	r0, #13
 800c582:	f001 fd81 	bl	800e088 <putchar>
			result = N_FAIL;
 800c586:	23ff      	movs	r3, #255	@ 0xff
 800c588:	747b      	strb	r3, [r7, #17]
			break;
 800c58a:	e02d      	b.n	800c5e8 <spi_data_read+0x144>
		}
		if(!clockless)
 800c58c:	787b      	ldrb	r3, [r7, #1]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d11b      	bne.n	800c5ca <spi_data_read+0x126>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
 800c592:	4b1d      	ldr	r3, [pc, #116]	@ (800c608 <spi_data_read+0x164>)
 800c594:	781b      	ldrb	r3, [r3, #0]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d117      	bne.n	800c5ca <spi_data_read+0x126>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
 800c59a:	f107 030c 	add.w	r3, r7, #12
 800c59e:	2102      	movs	r1, #2
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f7ff fcc9 	bl	800bf38 <nmi_spi_read>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d00e      	beq.n	800c5ca <spi_data_read+0x126>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
 800c5ac:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800c5b0:	4910      	ldr	r1, [pc, #64]	@ (800c5f4 <spi_data_read+0x150>)
 800c5b2:	4811      	ldr	r0, [pc, #68]	@ (800c5f8 <spi_data_read+0x154>)
 800c5b4:	f001 fd56 	bl	800e064 <iprintf>
 800c5b8:	4814      	ldr	r0, [pc, #80]	@ (800c60c <spi_data_read+0x168>)
 800c5ba:	f001 fdc3 	bl	800e144 <puts>
 800c5be:	200d      	movs	r0, #13
 800c5c0:	f001 fd62 	bl	800e088 <putchar>
					result = N_FAIL;
 800c5c4:	23ff      	movs	r3, #255	@ 0xff
 800c5c6:	747b      	strb	r3, [r7, #17]
					break;
 800c5c8:	e00e      	b.n	800c5e8 <spi_data_read+0x144>
				}
			}
		}
		ix += nbytes;
 800c5ca:	8aba      	ldrh	r2, [r7, #20]
 800c5cc:	8a7b      	ldrh	r3, [r7, #18]
 800c5ce:	4413      	add	r3, r2
 800c5d0:	b29b      	uxth	r3, r3
 800c5d2:	82bb      	strh	r3, [r7, #20]
		sz -= nbytes;
 800c5d4:	8a7b      	ldrh	r3, [r7, #18]
 800c5d6:	887a      	ldrh	r2, [r7, #2]
 800c5d8:	1ad3      	subs	r3, r2, r3
 800c5da:	807b      	strh	r3, [r7, #2]

	} while (sz);
 800c5dc:	887b      	ldrh	r3, [r7, #2]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	f47f af6c 	bne.w	800c4bc <spi_data_read+0x18>
 800c5e4:	e000      	b.n	800c5e8 <spi_data_read+0x144>
			break;
 800c5e6:	bf00      	nop

	return result;
 800c5e8:	f997 3011 	ldrsb.w	r3, [r7, #17]
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	3718      	adds	r7, #24
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}
 800c5f4:	080102e8 	.word	0x080102e8
 800c5f8:	0800f894 	.word	0x0800f894
 800c5fc:	0800f9a0 	.word	0x0800f9a0
 800c600:	0800f9d4 	.word	0x0800f9d4
 800c604:	0800fa04 	.word	0x0800fa04
 800c608:	20000c14 	.word	0x20000c14
 800c60c:	0800fa34 	.word	0x0800fa34

0800c610 <spi_data_write>:

static sint8 spi_data_write(uint8 *b, uint16 sz)
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b086      	sub	sp, #24
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
 800c618:	460b      	mov	r3, r1
 800c61a:	807b      	strh	r3, [r7, #2]
    sint16 ix = 0;
 800c61c:	2300      	movs	r3, #0
 800c61e:	82fb      	strh	r3, [r7, #22]
	uint16 nbytes;
    sint8 result = N_OK;
 800c620:	2300      	movs	r3, #0
 800c622:	74fb      	strb	r3, [r7, #19]
	uint8 cmd, order, crc[2] = {0};
 800c624:	2300      	movs	r3, #0
 800c626:	81bb      	strh	r3, [r7, #12]

	/**
		Data
	**/
	do {
		if (sz <= DATA_PKT_SZ)
 800c628:	887b      	ldrh	r3, [r7, #2]
 800c62a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c62e:	d802      	bhi.n	800c636 <spi_data_write+0x26>
			nbytes = sz;
 800c630:	887b      	ldrh	r3, [r7, #2]
 800c632:	82bb      	strh	r3, [r7, #20]
 800c634:	e002      	b.n	800c63c <spi_data_write+0x2c>
		else
			nbytes = DATA_PKT_SZ;
 800c636:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c63a:	82bb      	strh	r3, [r7, #20]

		/**
			Write command
		**/
		cmd = 0xf0;
 800c63c:	23f0      	movs	r3, #240	@ 0xf0
 800c63e:	747b      	strb	r3, [r7, #17]
		if (ix == 0)  {
 800c640:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d109      	bne.n	800c65c <spi_data_write+0x4c>
			if (sz <= DATA_PKT_SZ)
 800c648:	887b      	ldrh	r3, [r7, #2]
 800c64a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c64e:	d802      	bhi.n	800c656 <spi_data_write+0x46>
				order = 0x3;
 800c650:	2303      	movs	r3, #3
 800c652:	74bb      	strb	r3, [r7, #18]
 800c654:	e00b      	b.n	800c66e <spi_data_write+0x5e>
			else
				order = 0x1;
 800c656:	2301      	movs	r3, #1
 800c658:	74bb      	strb	r3, [r7, #18]
 800c65a:	e008      	b.n	800c66e <spi_data_write+0x5e>
		} else {
			if (sz <= DATA_PKT_SZ)
 800c65c:	887b      	ldrh	r3, [r7, #2]
 800c65e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c662:	d802      	bhi.n	800c66a <spi_data_write+0x5a>
				order = 0x3;
 800c664:	2303      	movs	r3, #3
 800c666:	74bb      	strb	r3, [r7, #18]
 800c668:	e001      	b.n	800c66e <spi_data_write+0x5e>
			else
				order = 0x2;
 800c66a:	2302      	movs	r3, #2
 800c66c:	74bb      	strb	r3, [r7, #18]
		}
		cmd |= order;
 800c66e:	7c7a      	ldrb	r2, [r7, #17]
 800c670:	7cbb      	ldrb	r3, [r7, #18]
 800c672:	4313      	orrs	r3, r2
 800c674:	b2db      	uxtb	r3, r3
 800c676:	747b      	strb	r3, [r7, #17]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
 800c678:	f107 0311 	add.w	r3, r7, #17
 800c67c:	2101      	movs	r1, #1
 800c67e:	4618      	mov	r0, r3
 800c680:	f7ff fc6b 	bl	800bf5a <nmi_spi_write>
 800c684:	4603      	mov	r3, r0
 800c686:	2b00      	cmp	r3, #0
 800c688:	d00e      	beq.n	800c6a8 <spi_data_write+0x98>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
 800c68a:	f44f 72ed 	mov.w	r2, #474	@ 0x1da
 800c68e:	492b      	ldr	r1, [pc, #172]	@ (800c73c <spi_data_write+0x12c>)
 800c690:	482b      	ldr	r0, [pc, #172]	@ (800c740 <spi_data_write+0x130>)
 800c692:	f001 fce7 	bl	800e064 <iprintf>
 800c696:	482b      	ldr	r0, [pc, #172]	@ (800c744 <spi_data_write+0x134>)
 800c698:	f001 fd54 	bl	800e144 <puts>
 800c69c:	200d      	movs	r0, #13
 800c69e:	f001 fcf3 	bl	800e088 <putchar>
			result = N_FAIL;
 800c6a2:	23ff      	movs	r3, #255	@ 0xff
 800c6a4:	74fb      	strb	r3, [r7, #19]
			break;
 800c6a6:	e043      	b.n	800c730 <spi_data_write+0x120>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
 800c6a8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800c6ac:	687a      	ldr	r2, [r7, #4]
 800c6ae:	4413      	add	r3, r2
 800c6b0:	8aba      	ldrh	r2, [r7, #20]
 800c6b2:	4611      	mov	r1, r2
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	f7ff fc50 	bl	800bf5a <nmi_spi_write>
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d00e      	beq.n	800c6de <spi_data_write+0xce>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
 800c6c0:	f240 12e3 	movw	r2, #483	@ 0x1e3
 800c6c4:	491d      	ldr	r1, [pc, #116]	@ (800c73c <spi_data_write+0x12c>)
 800c6c6:	481e      	ldr	r0, [pc, #120]	@ (800c740 <spi_data_write+0x130>)
 800c6c8:	f001 fccc 	bl	800e064 <iprintf>
 800c6cc:	481e      	ldr	r0, [pc, #120]	@ (800c748 <spi_data_write+0x138>)
 800c6ce:	f001 fd39 	bl	800e144 <puts>
 800c6d2:	200d      	movs	r0, #13
 800c6d4:	f001 fcd8 	bl	800e088 <putchar>
			result = N_FAIL;
 800c6d8:	23ff      	movs	r3, #255	@ 0xff
 800c6da:	74fb      	strb	r3, [r7, #19]
			break;
 800c6dc:	e028      	b.n	800c730 <spi_data_write+0x120>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
 800c6de:	4b1b      	ldr	r3, [pc, #108]	@ (800c74c <spi_data_write+0x13c>)
 800c6e0:	781b      	ldrb	r3, [r3, #0]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d117      	bne.n	800c716 <spi_data_write+0x106>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
 800c6e6:	f107 030c 	add.w	r3, r7, #12
 800c6ea:	2102      	movs	r1, #2
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	f7ff fc34 	bl	800bf5a <nmi_spi_write>
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d00e      	beq.n	800c716 <spi_data_write+0x106>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
 800c6f8:	f240 12ed 	movw	r2, #493	@ 0x1ed
 800c6fc:	490f      	ldr	r1, [pc, #60]	@ (800c73c <spi_data_write+0x12c>)
 800c6fe:	4810      	ldr	r0, [pc, #64]	@ (800c740 <spi_data_write+0x130>)
 800c700:	f001 fcb0 	bl	800e064 <iprintf>
 800c704:	4812      	ldr	r0, [pc, #72]	@ (800c750 <spi_data_write+0x140>)
 800c706:	f001 fd1d 	bl	800e144 <puts>
 800c70a:	200d      	movs	r0, #13
 800c70c:	f001 fcbc 	bl	800e088 <putchar>
				result = N_FAIL;
 800c710:	23ff      	movs	r3, #255	@ 0xff
 800c712:	74fb      	strb	r3, [r7, #19]
				break;
 800c714:	e00c      	b.n	800c730 <spi_data_write+0x120>
			}
		}

		ix += nbytes;
 800c716:	8afa      	ldrh	r2, [r7, #22]
 800c718:	8abb      	ldrh	r3, [r7, #20]
 800c71a:	4413      	add	r3, r2
 800c71c:	b29b      	uxth	r3, r3
 800c71e:	82fb      	strh	r3, [r7, #22]
		sz -= nbytes;
 800c720:	887a      	ldrh	r2, [r7, #2]
 800c722:	8abb      	ldrh	r3, [r7, #20]
 800c724:	1ad3      	subs	r3, r2, r3
 800c726:	807b      	strh	r3, [r7, #2]
	} while (sz);
 800c728:	887b      	ldrh	r3, [r7, #2]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	f47f af7c 	bne.w	800c628 <spi_data_write+0x18>


	return result;
 800c730:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800c734:	4618      	mov	r0, r3
 800c736:	3718      	adds	r7, #24
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}
 800c73c:	080102f8 	.word	0x080102f8
 800c740:	0800f894 	.word	0x0800f894
 800c744:	0800fa68 	.word	0x0800fa68
 800c748:	0800faa0 	.word	0x0800faa0
 800c74c:	20000c14 	.word	0x20000c14
 800c750:	0800fad4 	.word	0x0800fad4

0800c754 <nm_spi_write_reg>:
 *  @param[in]  u32Val
 *                  Value to be written to the register
 *  @return     @ref M2M_SUCCESS in case of success and @ref M2M_ERR_BUS_FAIL in case of failure
 */
sint8 nm_spi_write_reg(uint32 addr, uint32 u32data)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b086      	sub	sp, #24
 800c758:	af02      	add	r7, sp, #8
 800c75a:	6078      	str	r0, [r7, #4]
 800c75c:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
 800c75e:	230a      	movs	r3, #10
 800c760:	73fb      	strb	r3, [r7, #15]
	sint8 result = N_OK;
 800c762:	2300      	movs	r3, #0
 800c764:	73bb      	strb	r3, [r7, #14]
	uint8 cmd = CMD_SINGLE_WRITE;
 800c766:	23c9      	movs	r3, #201	@ 0xc9
 800c768:	737b      	strb	r3, [r7, #13]
	uint8 clockless = 0;
 800c76a:	2300      	movs	r3, #0
 800c76c:	733b      	strb	r3, [r7, #12]
	
_RETRY_:	
	if (addr <= 0x30)
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	2b30      	cmp	r3, #48	@ 0x30
 800c772:	d803      	bhi.n	800c77c <nm_spi_write_reg+0x28>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_WRITE;
 800c774:	23c3      	movs	r3, #195	@ 0xc3
 800c776:	737b      	strb	r3, [r7, #13]
		clockless = 1;
 800c778:	2301      	movs	r3, #1
 800c77a:	733b      	strb	r3, [r7, #12]
	}

	result = spi_cmd(cmd, addr, u32data, 4, clockless);
 800c77c:	7b78      	ldrb	r0, [r7, #13]
 800c77e:	7b3b      	ldrb	r3, [r7, #12]
 800c780:	9300      	str	r3, [sp, #0]
 800c782:	2304      	movs	r3, #4
 800c784:	683a      	ldr	r2, [r7, #0]
 800c786:	6879      	ldr	r1, [r7, #4]
 800c788:	f7ff fc3e 	bl	800c008 <spi_cmd>
 800c78c:	4603      	mov	r3, r0
 800c78e:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 800c790:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d00d      	beq.n	800c7b4 <nm_spi_write_reg+0x60>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
 800c798:	f240 2223 	movw	r2, #547	@ 0x223
 800c79c:	492a      	ldr	r1, [pc, #168]	@ (800c848 <nm_spi_write_reg+0xf4>)
 800c79e:	482b      	ldr	r0, [pc, #172]	@ (800c84c <nm_spi_write_reg+0xf8>)
 800c7a0:	f001 fc60 	bl	800e064 <iprintf>
 800c7a4:	6879      	ldr	r1, [r7, #4]
 800c7a6:	482a      	ldr	r0, [pc, #168]	@ (800c850 <nm_spi_write_reg+0xfc>)
 800c7a8:	f001 fc5c 	bl	800e064 <iprintf>
 800c7ac:	200d      	movs	r0, #13
 800c7ae:	f001 fc6b 	bl	800e088 <putchar>
		goto _FAIL_;
 800c7b2:	e018      	b.n	800c7e6 <nm_spi_write_reg+0x92>
	}

	result = spi_cmd_rsp(cmd);
 800c7b4:	7b7b      	ldrb	r3, [r7, #13]
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7ff fdae 	bl	800c318 <spi_cmd_rsp>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 800c7c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d00d      	beq.n	800c7e4 <nm_spi_write_reg+0x90>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
 800c7c8:	f240 2229 	movw	r2, #553	@ 0x229
 800c7cc:	491e      	ldr	r1, [pc, #120]	@ (800c848 <nm_spi_write_reg+0xf4>)
 800c7ce:	481f      	ldr	r0, [pc, #124]	@ (800c84c <nm_spi_write_reg+0xf8>)
 800c7d0:	f001 fc48 	bl	800e064 <iprintf>
 800c7d4:	6879      	ldr	r1, [r7, #4]
 800c7d6:	481f      	ldr	r0, [pc, #124]	@ (800c854 <nm_spi_write_reg+0x100>)
 800c7d8:	f001 fc44 	bl	800e064 <iprintf>
 800c7dc:	200d      	movs	r0, #13
 800c7de:	f001 fc53 	bl	800e088 <putchar>
		goto _FAIL_;
 800c7e2:	e000      	b.n	800c7e6 <nm_spi_write_reg+0x92>
	}
_FAIL_:
 800c7e4:	bf00      	nop
	if(result != N_OK)
 800c7e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d026      	beq.n	800c83c <nm_spi_write_reg+0xe8>
	{
		nm_bsp_sleep(1);
 800c7ee:	2001      	movs	r0, #1
 800c7f0:	f7fd f80a 	bl	8009808 <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	9300      	str	r3, [sp, #0]
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	2100      	movs	r1, #0
 800c7fe:	20cf      	movs	r0, #207	@ 0xcf
 800c800:	f7ff fc02 	bl	800c008 <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800c804:	20cf      	movs	r0, #207	@ 0xcf
 800c806:	f7ff fd87 	bl	800c318 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %x %x\n",retry,addr,u32data);
 800c80a:	f240 2232 	movw	r2, #562	@ 0x232
 800c80e:	490e      	ldr	r1, [pc, #56]	@ (800c848 <nm_spi_write_reg+0xf4>)
 800c810:	480e      	ldr	r0, [pc, #56]	@ (800c84c <nm_spi_write_reg+0xf8>)
 800c812:	f001 fc27 	bl	800e064 <iprintf>
 800c816:	7bf9      	ldrb	r1, [r7, #15]
 800c818:	683b      	ldr	r3, [r7, #0]
 800c81a:	687a      	ldr	r2, [r7, #4]
 800c81c:	480e      	ldr	r0, [pc, #56]	@ (800c858 <nm_spi_write_reg+0x104>)
 800c81e:	f001 fc21 	bl	800e064 <iprintf>
 800c822:	200d      	movs	r0, #13
 800c824:	f001 fc30 	bl	800e088 <putchar>
		nm_bsp_sleep(1);
 800c828:	2001      	movs	r0, #1
 800c82a:	f7fc ffed 	bl	8009808 <nm_bsp_sleep>
		retry--;
 800c82e:	7bfb      	ldrb	r3, [r7, #15]
 800c830:	3b01      	subs	r3, #1
 800c832:	73fb      	strb	r3, [r7, #15]
		if(retry) goto _RETRY_;
 800c834:	7bfb      	ldrb	r3, [r7, #15]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d000      	beq.n	800c83c <nm_spi_write_reg+0xe8>
 800c83a:	e798      	b.n	800c76e <nm_spi_write_reg+0x1a>
	}

	return result;
 800c83c:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 800c840:	4618      	mov	r0, r3
 800c842:	3710      	adds	r7, #16
 800c844:	46bd      	mov	sp, r7
 800c846:	bd80      	pop	{r7, pc}
 800c848:	08010308 	.word	0x08010308
 800c84c:	0800f894 	.word	0x0800f894
 800c850:	0800fb0c 	.word	0x0800fb0c
 800c854:	0800fb38 	.word	0x0800fb38
 800c858:	0800fb70 	.word	0x0800fb70

0800c85c <nm_spi_write>:

static sint8 nm_spi_write(uint32 addr, uint8 *buf, uint16 size)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b088      	sub	sp, #32
 800c860:	af02      	add	r7, sp, #8
 800c862:	60f8      	str	r0, [r7, #12]
 800c864:	60b9      	str	r1, [r7, #8]
 800c866:	4613      	mov	r3, r2
 800c868:	80fb      	strh	r3, [r7, #6]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
 800c86a:	230a      	movs	r3, #10
 800c86c:	75bb      	strb	r3, [r7, #22]
	uint8 cmd = CMD_DMA_EXT_WRITE;
 800c86e:	23c7      	movs	r3, #199	@ 0xc7
 800c870:	757b      	strb	r3, [r7, #21]
_RETRY_:
	/**
		Command
	**/
	//Workaround hardware problem with single byte transfers over SPI bus
	if (size == 1)
 800c872:	88fb      	ldrh	r3, [r7, #6]
 800c874:	2b01      	cmp	r3, #1
 800c876:	d101      	bne.n	800c87c <nm_spi_write+0x20>
		size = 2;
 800c878:	2302      	movs	r3, #2
 800c87a:	80fb      	strh	r3, [r7, #6]

	result = spi_cmd(cmd, addr, 0, size,0);
 800c87c:	88fb      	ldrh	r3, [r7, #6]
 800c87e:	7d78      	ldrb	r0, [r7, #21]
 800c880:	2200      	movs	r2, #0
 800c882:	9200      	str	r2, [sp, #0]
 800c884:	2200      	movs	r2, #0
 800c886:	68f9      	ldr	r1, [r7, #12]
 800c888:	f7ff fbbe 	bl	800c008 <spi_cmd>
 800c88c:	4603      	mov	r3, r0
 800c88e:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800c890:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d00d      	beq.n	800c8b4 <nm_spi_write+0x58>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
 800c898:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 800c89c:	4942      	ldr	r1, [pc, #264]	@ (800c9a8 <nm_spi_write+0x14c>)
 800c89e:	4843      	ldr	r0, [pc, #268]	@ (800c9ac <nm_spi_write+0x150>)
 800c8a0:	f001 fbe0 	bl	800e064 <iprintf>
 800c8a4:	68f9      	ldr	r1, [r7, #12]
 800c8a6:	4842      	ldr	r0, [pc, #264]	@ (800c9b0 <nm_spi_write+0x154>)
 800c8a8:	f001 fbdc 	bl	800e064 <iprintf>
 800c8ac:	200d      	movs	r0, #13
 800c8ae:	f001 fbeb 	bl	800e088 <putchar>
		goto _FAIL_;
 800c8b2:	e047      	b.n	800c944 <nm_spi_write+0xe8>
	}

	result = spi_cmd_rsp(cmd);
 800c8b4:	7d7b      	ldrb	r3, [r7, #21]
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	f7ff fd2e 	bl	800c318 <spi_cmd_rsp>
 800c8bc:	4603      	mov	r3, r0
 800c8be:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800c8c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d00d      	beq.n	800c8e4 <nm_spi_write+0x88>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
 800c8c8:	f240 2252 	movw	r2, #594	@ 0x252
 800c8cc:	4936      	ldr	r1, [pc, #216]	@ (800c9a8 <nm_spi_write+0x14c>)
 800c8ce:	4837      	ldr	r0, [pc, #220]	@ (800c9ac <nm_spi_write+0x150>)
 800c8d0:	f001 fbc8 	bl	800e064 <iprintf>
 800c8d4:	68f9      	ldr	r1, [r7, #12]
 800c8d6:	4837      	ldr	r0, [pc, #220]	@ (800c9b4 <nm_spi_write+0x158>)
 800c8d8:	f001 fbc4 	bl	800e064 <iprintf>
 800c8dc:	200d      	movs	r0, #13
 800c8de:	f001 fbd3 	bl	800e088 <putchar>
		goto _FAIL_;
 800c8e2:	e02f      	b.n	800c944 <nm_spi_write+0xe8>
	}

	/**
		Data
	**/
	result = spi_data_write(buf, size);
 800c8e4:	88fb      	ldrh	r3, [r7, #6]
 800c8e6:	4619      	mov	r1, r3
 800c8e8:	68b8      	ldr	r0, [r7, #8]
 800c8ea:	f7ff fe91 	bl	800c610 <spi_data_write>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800c8f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d00c      	beq.n	800c914 <nm_spi_write+0xb8>
		M2M_ERR("[nmi spi]: Failed block data write...\n");
 800c8fa:	f240 225b 	movw	r2, #603	@ 0x25b
 800c8fe:	492a      	ldr	r1, [pc, #168]	@ (800c9a8 <nm_spi_write+0x14c>)
 800c900:	482a      	ldr	r0, [pc, #168]	@ (800c9ac <nm_spi_write+0x150>)
 800c902:	f001 fbaf 	bl	800e064 <iprintf>
 800c906:	482c      	ldr	r0, [pc, #176]	@ (800c9b8 <nm_spi_write+0x15c>)
 800c908:	f001 fc1c 	bl	800e144 <puts>
 800c90c:	200d      	movs	r0, #13
 800c90e:	f001 fbbb 	bl	800e088 <putchar>
		goto _FAIL_;
 800c912:	e017      	b.n	800c944 <nm_spi_write+0xe8>
	}
	/**
		Data RESP
	**/
	result = spi_data_rsp(cmd);
 800c914:	7d7b      	ldrb	r3, [r7, #21]
 800c916:	4618      	mov	r0, r3
 800c918:	f7ff fc9e 	bl	800c258 <spi_data_rsp>
 800c91c:	4603      	mov	r3, r0
 800c91e:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800c920:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d00c      	beq.n	800c942 <nm_spi_write+0xe6>
		M2M_ERR("[nmi spi]: Failed block data write...\n");
 800c928:	f240 2263 	movw	r2, #611	@ 0x263
 800c92c:	491e      	ldr	r1, [pc, #120]	@ (800c9a8 <nm_spi_write+0x14c>)
 800c92e:	481f      	ldr	r0, [pc, #124]	@ (800c9ac <nm_spi_write+0x150>)
 800c930:	f001 fb98 	bl	800e064 <iprintf>
 800c934:	4820      	ldr	r0, [pc, #128]	@ (800c9b8 <nm_spi_write+0x15c>)
 800c936:	f001 fc05 	bl	800e144 <puts>
 800c93a:	200d      	movs	r0, #13
 800c93c:	f001 fba4 	bl	800e088 <putchar>
		goto _FAIL_;
 800c940:	e000      	b.n	800c944 <nm_spi_write+0xe8>
	}
	
_FAIL_:
 800c942:	bf00      	nop
	if(result != N_OK)
 800c944:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d026      	beq.n	800c99a <nm_spi_write+0x13e>
	{
		nm_bsp_sleep(1);
 800c94c:	2001      	movs	r0, #1
 800c94e:	f7fc ff5b 	bl	8009808 <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800c952:	2300      	movs	r3, #0
 800c954:	9300      	str	r3, [sp, #0]
 800c956:	2300      	movs	r3, #0
 800c958:	2200      	movs	r2, #0
 800c95a:	2100      	movs	r1, #0
 800c95c:	20cf      	movs	r0, #207	@ 0xcf
 800c95e:	f7ff fb53 	bl	800c008 <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800c962:	20cf      	movs	r0, #207	@ 0xcf
 800c964:	f7ff fcd8 	bl	800c318 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %x %d\n",retry,addr,size);
 800c968:	f240 226d 	movw	r2, #621	@ 0x26d
 800c96c:	490e      	ldr	r1, [pc, #56]	@ (800c9a8 <nm_spi_write+0x14c>)
 800c96e:	480f      	ldr	r0, [pc, #60]	@ (800c9ac <nm_spi_write+0x150>)
 800c970:	f001 fb78 	bl	800e064 <iprintf>
 800c974:	7db9      	ldrb	r1, [r7, #22]
 800c976:	88fb      	ldrh	r3, [r7, #6]
 800c978:	68fa      	ldr	r2, [r7, #12]
 800c97a:	4810      	ldr	r0, [pc, #64]	@ (800c9bc <nm_spi_write+0x160>)
 800c97c:	f001 fb72 	bl	800e064 <iprintf>
 800c980:	200d      	movs	r0, #13
 800c982:	f001 fb81 	bl	800e088 <putchar>
		nm_bsp_sleep(1);
 800c986:	2001      	movs	r0, #1
 800c988:	f7fc ff3e 	bl	8009808 <nm_bsp_sleep>
		retry--;
 800c98c:	7dbb      	ldrb	r3, [r7, #22]
 800c98e:	3b01      	subs	r3, #1
 800c990:	75bb      	strb	r3, [r7, #22]
		if(retry) goto _RETRY_;
 800c992:	7dbb      	ldrb	r3, [r7, #22]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d000      	beq.n	800c99a <nm_spi_write+0x13e>
 800c998:	e76b      	b.n	800c872 <nm_spi_write+0x16>
	}


	return result;
 800c99a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c99e:	4618      	mov	r0, r3
 800c9a0:	3718      	adds	r7, #24
 800c9a2:	46bd      	mov	sp, r7
 800c9a4:	bd80      	pop	{r7, pc}
 800c9a6:	bf00      	nop
 800c9a8:	0801031c 	.word	0x0801031c
 800c9ac:	0800f894 	.word	0x0800f894
 800c9b0:	0800fb8c 	.word	0x0800fb8c
 800c9b4:	0800fbbc 	.word	0x0800fbbc
 800c9b8:	0800fbf4 	.word	0x0800fbf4
 800c9bc:	0800fc1c 	.word	0x0800fc1c

0800c9c0 <nm_spi_read_reg_with_ret>:
 *  @param[out] pu32RetVal
 *                  Pointer to u32 variable used to return the read value
 *  @return     @ref M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 */
sint8 nm_spi_read_reg_with_ret(uint32 addr, uint32 *u32data)
{
 800c9c0:	b580      	push	{r7, lr}
 800c9c2:	b086      	sub	sp, #24
 800c9c4:	af02      	add	r7, sp, #8
 800c9c6:	6078      	str	r0, [r7, #4]
 800c9c8:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
 800c9ca:	230a      	movs	r3, #10
 800c9cc:	73fb      	strb	r3, [r7, #15]
	volatile sint8 result = N_OK;
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	733b      	strb	r3, [r7, #12]
	uint8 cmd = CMD_SINGLE_READ;
 800c9d2:	23ca      	movs	r3, #202	@ 0xca
 800c9d4:	73bb      	strb	r3, [r7, #14]
	uint8 tmp[4];
	uint8 clockless = 0;
 800c9d6:	2300      	movs	r3, #0
 800c9d8:	737b      	strb	r3, [r7, #13]

_RETRY_:

	if (addr <= 0xff)
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	2bff      	cmp	r3, #255	@ 0xff
 800c9de:	d803      	bhi.n	800c9e8 <nm_spi_read_reg_with_ret+0x28>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_READ;
 800c9e0:	23c4      	movs	r3, #196	@ 0xc4
 800c9e2:	73bb      	strb	r3, [r7, #14]
		clockless = 1;
 800c9e4:	2301      	movs	r3, #1
 800c9e6:	737b      	strb	r3, [r7, #13]
	}

	result = spi_cmd(cmd, addr, 0, 4, clockless);
 800c9e8:	7bb8      	ldrb	r0, [r7, #14]
 800c9ea:	7b7b      	ldrb	r3, [r7, #13]
 800c9ec:	9300      	str	r3, [sp, #0]
 800c9ee:	2304      	movs	r3, #4
 800c9f0:	2200      	movs	r2, #0
 800c9f2:	6879      	ldr	r1, [r7, #4]
 800c9f4:	f7ff fb08 	bl	800c008 <spi_cmd>
 800c9f8:	4603      	mov	r3, r0
 800c9fa:	733b      	strb	r3, [r7, #12]
	if (result != N_OK) {
 800c9fc:	7b3b      	ldrb	r3, [r7, #12]
 800c9fe:	b25b      	sxtb	r3, r3
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d00d      	beq.n	800ca20 <nm_spi_read_reg_with_ret+0x60>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
 800ca04:	f240 2295 	movw	r2, #661	@ 0x295
 800ca08:	493d      	ldr	r1, [pc, #244]	@ (800cb00 <nm_spi_read_reg_with_ret+0x140>)
 800ca0a:	483e      	ldr	r0, [pc, #248]	@ (800cb04 <nm_spi_read_reg_with_ret+0x144>)
 800ca0c:	f001 fb2a 	bl	800e064 <iprintf>
 800ca10:	6879      	ldr	r1, [r7, #4]
 800ca12:	483d      	ldr	r0, [pc, #244]	@ (800cb08 <nm_spi_read_reg_with_ret+0x148>)
 800ca14:	f001 fb26 	bl	800e064 <iprintf>
 800ca18:	200d      	movs	r0, #13
 800ca1a:	f001 fb35 	bl	800e088 <putchar>
		goto _FAIL_;
 800ca1e:	e03e      	b.n	800ca9e <nm_spi_read_reg_with_ret+0xde>
	}

	result = spi_cmd_rsp(cmd);
 800ca20:	7bbb      	ldrb	r3, [r7, #14]
 800ca22:	4618      	mov	r0, r3
 800ca24:	f7ff fc78 	bl	800c318 <spi_cmd_rsp>
 800ca28:	4603      	mov	r3, r0
 800ca2a:	733b      	strb	r3, [r7, #12]
	if (result != N_OK) {
 800ca2c:	7b3b      	ldrb	r3, [r7, #12]
 800ca2e:	b25b      	sxtb	r3, r3
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d00d      	beq.n	800ca50 <nm_spi_read_reg_with_ret+0x90>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
 800ca34:	f240 229b 	movw	r2, #667	@ 0x29b
 800ca38:	4931      	ldr	r1, [pc, #196]	@ (800cb00 <nm_spi_read_reg_with_ret+0x140>)
 800ca3a:	4832      	ldr	r0, [pc, #200]	@ (800cb04 <nm_spi_read_reg_with_ret+0x144>)
 800ca3c:	f001 fb12 	bl	800e064 <iprintf>
 800ca40:	6879      	ldr	r1, [r7, #4]
 800ca42:	4832      	ldr	r0, [pc, #200]	@ (800cb0c <nm_spi_read_reg_with_ret+0x14c>)
 800ca44:	f001 fb0e 	bl	800e064 <iprintf>
 800ca48:	200d      	movs	r0, #13
 800ca4a:	f001 fb1d 	bl	800e088 <putchar>
		goto _FAIL_;
 800ca4e:	e026      	b.n	800ca9e <nm_spi_read_reg_with_ret+0xde>
	}

	/* to avoid endianness issues */
	result = spi_data_read(&tmp[0], 4, clockless);
 800ca50:	7b7a      	ldrb	r2, [r7, #13]
 800ca52:	f107 0308 	add.w	r3, r7, #8
 800ca56:	2104      	movs	r1, #4
 800ca58:	4618      	mov	r0, r3
 800ca5a:	f7ff fd23 	bl	800c4a4 <spi_data_read>
 800ca5e:	4603      	mov	r3, r0
 800ca60:	733b      	strb	r3, [r7, #12]
	if (result != N_OK) {
 800ca62:	7b3b      	ldrb	r3, [r7, #12]
 800ca64:	b25b      	sxtb	r3, r3
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d00c      	beq.n	800ca84 <nm_spi_read_reg_with_ret+0xc4>
		M2M_ERR("[nmi spi]: Failed data read...\n");
 800ca6a:	f240 22a2 	movw	r2, #674	@ 0x2a2
 800ca6e:	4924      	ldr	r1, [pc, #144]	@ (800cb00 <nm_spi_read_reg_with_ret+0x140>)
 800ca70:	4824      	ldr	r0, [pc, #144]	@ (800cb04 <nm_spi_read_reg_with_ret+0x144>)
 800ca72:	f001 faf7 	bl	800e064 <iprintf>
 800ca76:	4826      	ldr	r0, [pc, #152]	@ (800cb10 <nm_spi_read_reg_with_ret+0x150>)
 800ca78:	f001 fb64 	bl	800e144 <puts>
 800ca7c:	200d      	movs	r0, #13
 800ca7e:	f001 fb03 	bl	800e088 <putchar>
		goto _FAIL_;
 800ca82:	e00c      	b.n	800ca9e <nm_spi_read_reg_with_ret+0xde>
	}

	*u32data = tmp[0] |
 800ca84:	7a3b      	ldrb	r3, [r7, #8]
 800ca86:	461a      	mov	r2, r3
		((uint32)tmp[1] << 8) |
 800ca88:	7a7b      	ldrb	r3, [r7, #9]
 800ca8a:	021b      	lsls	r3, r3, #8
	*u32data = tmp[0] |
 800ca8c:	431a      	orrs	r2, r3
		((uint32)tmp[2] << 16) |
 800ca8e:	7abb      	ldrb	r3, [r7, #10]
 800ca90:	041b      	lsls	r3, r3, #16
		((uint32)tmp[1] << 8) |
 800ca92:	431a      	orrs	r2, r3
		((uint32)tmp[3] << 24);
 800ca94:	7afb      	ldrb	r3, [r7, #11]
 800ca96:	061b      	lsls	r3, r3, #24
		((uint32)tmp[2] << 16) |
 800ca98:	431a      	orrs	r2, r3
	*u32data = tmp[0] |
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	601a      	str	r2, [r3, #0]
		
_FAIL_:
	if(result != N_OK)
 800ca9e:	7b3b      	ldrb	r3, [r7, #12]
 800caa0:	b25b      	sxtb	r3, r3
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d026      	beq.n	800caf4 <nm_spi_read_reg_with_ret+0x134>
	{
		nm_bsp_sleep(1);
 800caa6:	2001      	movs	r0, #1
 800caa8:	f7fc feae 	bl	8009808 <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800caac:	2300      	movs	r3, #0
 800caae:	9300      	str	r3, [sp, #0]
 800cab0:	2300      	movs	r3, #0
 800cab2:	2200      	movs	r2, #0
 800cab4:	2100      	movs	r1, #0
 800cab6:	20cf      	movs	r0, #207	@ 0xcf
 800cab8:	f7ff faa6 	bl	800c008 <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800cabc:	20cf      	movs	r0, #207	@ 0xcf
 800cabe:	f7ff fc2b 	bl	800c318 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
 800cac2:	f240 22b1 	movw	r2, #689	@ 0x2b1
 800cac6:	490e      	ldr	r1, [pc, #56]	@ (800cb00 <nm_spi_read_reg_with_ret+0x140>)
 800cac8:	480e      	ldr	r0, [pc, #56]	@ (800cb04 <nm_spi_read_reg_with_ret+0x144>)
 800caca:	f001 facb 	bl	800e064 <iprintf>
 800cace:	7bfb      	ldrb	r3, [r7, #15]
 800cad0:	687a      	ldr	r2, [r7, #4]
 800cad2:	4619      	mov	r1, r3
 800cad4:	480f      	ldr	r0, [pc, #60]	@ (800cb14 <nm_spi_read_reg_with_ret+0x154>)
 800cad6:	f001 fac5 	bl	800e064 <iprintf>
 800cada:	200d      	movs	r0, #13
 800cadc:	f001 fad4 	bl	800e088 <putchar>
		nm_bsp_sleep(1);
 800cae0:	2001      	movs	r0, #1
 800cae2:	f7fc fe91 	bl	8009808 <nm_bsp_sleep>
		retry--;
 800cae6:	7bfb      	ldrb	r3, [r7, #15]
 800cae8:	3b01      	subs	r3, #1
 800caea:	73fb      	strb	r3, [r7, #15]
		if(retry) goto _RETRY_;
 800caec:	7bfb      	ldrb	r3, [r7, #15]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d000      	beq.n	800caf4 <nm_spi_read_reg_with_ret+0x134>
 800caf2:	e772      	b.n	800c9da <nm_spi_read_reg_with_ret+0x1a>
	}
		
	return result;
 800caf4:	7b3b      	ldrb	r3, [r7, #12]
 800caf6:	b25b      	sxtb	r3, r3
}
 800caf8:	4618      	mov	r0, r3
 800cafa:	3710      	adds	r7, #16
 800cafc:	46bd      	mov	sp, r7
 800cafe:	bd80      	pop	{r7, pc}
 800cb00:	0801032c 	.word	0x0801032c
 800cb04:	0800f894 	.word	0x0800f894
 800cb08:	0800fc38 	.word	0x0800fc38
 800cb0c:	0800fc64 	.word	0x0800fc64
 800cb10:	0800fc98 	.word	0x0800fc98
 800cb14:	0800fcb8 	.word	0x0800fcb8

0800cb18 <nm_spi_read>:

static sint8 nm_spi_read(uint32 addr, uint8 *buf, uint16 size)
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b088      	sub	sp, #32
 800cb1c:	af02      	add	r7, sp, #8
 800cb1e:	60f8      	str	r0, [r7, #12]
 800cb20:	60b9      	str	r1, [r7, #8]
 800cb22:	4613      	mov	r3, r2
 800cb24:	80fb      	strh	r3, [r7, #6]
	uint8 cmd = CMD_DMA_EXT_READ;
 800cb26:	23c8      	movs	r3, #200	@ 0xc8
 800cb28:	753b      	strb	r3, [r7, #20]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
 800cb2a:	230a      	movs	r3, #10
 800cb2c:	75bb      	strb	r3, [r7, #22]
	uint8 tmp[2];
	uint8 single_byte_workaround = 0;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	757b      	strb	r3, [r7, #21]
_RETRY_:

	/**
		Command
	**/
	if (size == 1)
 800cb32:	88fb      	ldrh	r3, [r7, #6]
 800cb34:	2b01      	cmp	r3, #1
 800cb36:	d103      	bne.n	800cb40 <nm_spi_read+0x28>
	{
		//Workaround hardware problem with single byte transfers over SPI bus
		size = 2;
 800cb38:	2302      	movs	r3, #2
 800cb3a:	80fb      	strh	r3, [r7, #6]
		single_byte_workaround = 1;
 800cb3c:	2301      	movs	r3, #1
 800cb3e:	757b      	strb	r3, [r7, #21]
	}
	result = spi_cmd(cmd, addr, 0, size,0);
 800cb40:	88fb      	ldrh	r3, [r7, #6]
 800cb42:	7d38      	ldrb	r0, [r7, #20]
 800cb44:	2200      	movs	r2, #0
 800cb46:	9200      	str	r2, [sp, #0]
 800cb48:	2200      	movs	r2, #0
 800cb4a:	68f9      	ldr	r1, [r7, #12]
 800cb4c:	f7ff fa5c 	bl	800c008 <spi_cmd>
 800cb50:	4603      	mov	r3, r0
 800cb52:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800cb54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d00d      	beq.n	800cb78 <nm_spi_read+0x60>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
 800cb5c:	f240 22cf 	movw	r2, #719	@ 0x2cf
 800cb60:	493f      	ldr	r1, [pc, #252]	@ (800cc60 <nm_spi_read+0x148>)
 800cb62:	4840      	ldr	r0, [pc, #256]	@ (800cc64 <nm_spi_read+0x14c>)
 800cb64:	f001 fa7e 	bl	800e064 <iprintf>
 800cb68:	68f9      	ldr	r1, [r7, #12]
 800cb6a:	483f      	ldr	r0, [pc, #252]	@ (800cc68 <nm_spi_read+0x150>)
 800cb6c:	f001 fa7a 	bl	800e064 <iprintf>
 800cb70:	200d      	movs	r0, #13
 800cb72:	f001 fa89 	bl	800e088 <putchar>
		goto _FAIL_;
 800cb76:	e041      	b.n	800cbfc <nm_spi_read+0xe4>
	}

	result = spi_cmd_rsp(cmd);
 800cb78:	7d3b      	ldrb	r3, [r7, #20]
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	f7ff fbcc 	bl	800c318 <spi_cmd_rsp>
 800cb80:	4603      	mov	r3, r0
 800cb82:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800cb84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d00d      	beq.n	800cba8 <nm_spi_read+0x90>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
 800cb8c:	f240 22d5 	movw	r2, #725	@ 0x2d5
 800cb90:	4933      	ldr	r1, [pc, #204]	@ (800cc60 <nm_spi_read+0x148>)
 800cb92:	4834      	ldr	r0, [pc, #208]	@ (800cc64 <nm_spi_read+0x14c>)
 800cb94:	f001 fa66 	bl	800e064 <iprintf>
 800cb98:	68f9      	ldr	r1, [r7, #12]
 800cb9a:	4834      	ldr	r0, [pc, #208]	@ (800cc6c <nm_spi_read+0x154>)
 800cb9c:	f001 fa62 	bl	800e064 <iprintf>
 800cba0:	200d      	movs	r0, #13
 800cba2:	f001 fa71 	bl	800e088 <putchar>
		goto _FAIL_;
 800cba6:	e029      	b.n	800cbfc <nm_spi_read+0xe4>
	}

	/**
		Data
	**/
	if (single_byte_workaround)
 800cba8:	7d7b      	ldrb	r3, [r7, #21]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d00c      	beq.n	800cbc8 <nm_spi_read+0xb0>
	{
		result = spi_data_read(tmp, size,0);
 800cbae:	88f9      	ldrh	r1, [r7, #6]
 800cbb0:	f107 0310 	add.w	r3, r7, #16
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	f7ff fc74 	bl	800c4a4 <spi_data_read>
 800cbbc:	4603      	mov	r3, r0
 800cbbe:	75fb      	strb	r3, [r7, #23]
		buf[0] = tmp[0];
 800cbc0:	7c3a      	ldrb	r2, [r7, #16]
 800cbc2:	68bb      	ldr	r3, [r7, #8]
 800cbc4:	701a      	strb	r2, [r3, #0]
 800cbc6:	e007      	b.n	800cbd8 <nm_spi_read+0xc0>
	}
	else
		result = spi_data_read(buf, size,0);
 800cbc8:	88fb      	ldrh	r3, [r7, #6]
 800cbca:	2200      	movs	r2, #0
 800cbcc:	4619      	mov	r1, r3
 800cbce:	68b8      	ldr	r0, [r7, #8]
 800cbd0:	f7ff fc68 	bl	800c4a4 <spi_data_read>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	75fb      	strb	r3, [r7, #23]

	if (result != N_OK) {
 800cbd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d00c      	beq.n	800cbfa <nm_spi_read+0xe2>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
 800cbe0:	f240 22e5 	movw	r2, #741	@ 0x2e5
 800cbe4:	491e      	ldr	r1, [pc, #120]	@ (800cc60 <nm_spi_read+0x148>)
 800cbe6:	481f      	ldr	r0, [pc, #124]	@ (800cc64 <nm_spi_read+0x14c>)
 800cbe8:	f001 fa3c 	bl	800e064 <iprintf>
 800cbec:	4820      	ldr	r0, [pc, #128]	@ (800cc70 <nm_spi_read+0x158>)
 800cbee:	f001 faa9 	bl	800e144 <puts>
 800cbf2:	200d      	movs	r0, #13
 800cbf4:	f001 fa48 	bl	800e088 <putchar>
		goto _FAIL_;
 800cbf8:	e000      	b.n	800cbfc <nm_spi_read+0xe4>
	}

_FAIL_:
 800cbfa:	bf00      	nop
	if(result != N_OK)
 800cbfc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d026      	beq.n	800cc52 <nm_spi_read+0x13a>
	{
		nm_bsp_sleep(1);
 800cc04:	2001      	movs	r0, #1
 800cc06:	f7fc fdff 	bl	8009808 <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	9300      	str	r3, [sp, #0]
 800cc0e:	2300      	movs	r3, #0
 800cc10:	2200      	movs	r2, #0
 800cc12:	2100      	movs	r1, #0
 800cc14:	20cf      	movs	r0, #207	@ 0xcf
 800cc16:	f7ff f9f7 	bl	800c008 <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800cc1a:	20cf      	movs	r0, #207	@ 0xcf
 800cc1c:	f7ff fb7c 	bl	800c318 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
 800cc20:	f240 22ef 	movw	r2, #751	@ 0x2ef
 800cc24:	490e      	ldr	r1, [pc, #56]	@ (800cc60 <nm_spi_read+0x148>)
 800cc26:	480f      	ldr	r0, [pc, #60]	@ (800cc64 <nm_spi_read+0x14c>)
 800cc28:	f001 fa1c 	bl	800e064 <iprintf>
 800cc2c:	7db9      	ldrb	r1, [r7, #22]
 800cc2e:	88fb      	ldrh	r3, [r7, #6]
 800cc30:	68fa      	ldr	r2, [r7, #12]
 800cc32:	4810      	ldr	r0, [pc, #64]	@ (800cc74 <nm_spi_read+0x15c>)
 800cc34:	f001 fa16 	bl	800e064 <iprintf>
 800cc38:	200d      	movs	r0, #13
 800cc3a:	f001 fa25 	bl	800e088 <putchar>
		nm_bsp_sleep(1);
 800cc3e:	2001      	movs	r0, #1
 800cc40:	f7fc fde2 	bl	8009808 <nm_bsp_sleep>
		retry--;
 800cc44:	7dbb      	ldrb	r3, [r7, #22]
 800cc46:	3b01      	subs	r3, #1
 800cc48:	75bb      	strb	r3, [r7, #22]
		if(retry) goto _RETRY_;
 800cc4a:	7dbb      	ldrb	r3, [r7, #22]
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d000      	beq.n	800cc52 <nm_spi_read+0x13a>
 800cc50:	e76f      	b.n	800cb32 <nm_spi_read+0x1a>
	}

	return result;
 800cc52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cc56:	4618      	mov	r0, r3
 800cc58:	3718      	adds	r7, #24
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	bd80      	pop	{r7, pc}
 800cc5e:	bf00      	nop
 800cc60:	08010348 	.word	0x08010348
 800cc64:	0800f894 	.word	0x0800f894
 800cc68:	0800fcd0 	.word	0x0800fcd0
 800cc6c:	0800fd00 	.word	0x0800fd00
 800cc70:	0800fd38 	.word	0x0800fd38
 800cc74:	0800fd60 	.word	0x0800fd60

0800cc78 <spi_init_pkt_sz>:
	Bus interfaces

********************************************/

static void spi_init_pkt_sz(void)
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b082      	sub	sp, #8
 800cc7c:	af00      	add	r7, sp, #0
	uint32 val32;

	/* Make sure SPI max. packet size fits the defined DATA_PKT_SZ.  */
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
 800cc7e:	f64e 0024 	movw	r0, #59428	@ 0xe824
 800cc82:	f000 f8c3 	bl	800ce0c <nm_spi_read_reg>
 800cc86:	6078      	str	r0, [r7, #4]
	val32 &= ~(0x7 << 4);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc8e:	607b      	str	r3, [r7, #4]
            break;
        case 4096:
            val32 |= (4 << 4);
            break;
        case 8192:
            val32 |= (5 << 4);
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800cc96:	607b      	str	r3, [r7, #4]
            break;
 800cc98:	bf00      	nop
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
 800cc9a:	6879      	ldr	r1, [r7, #4]
 800cc9c:	f64e 0024 	movw	r0, #59428	@ 0xe824
 800cca0:	f7ff fd58 	bl	800c754 <nm_spi_write_reg>
}
 800cca4:	bf00      	nop
 800cca6:	3708      	adds	r7, #8
 800cca8:	46bd      	mov	sp, r7
 800ccaa:	bd80      	pop	{r7, pc}

0800ccac <nm_spi_init>:
*	@fn		nm_spi_init
*	@brief	Initialize the SPI
 *  @return     @ref M2M_SUCCESS in case of success and @ref M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_spi_init(void)
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b082      	sub	sp, #8
 800ccb0:	af00      	add	r7, sp, #0
	uint32 chipid;
	uint32 reg = 0;
 800ccb2:	2300      	movs	r3, #0
 800ccb4:	603b      	str	r3, [r7, #0]
	

	/**
		configure protocol
	**/
	gu8Crc_off = 0;
 800ccb6:	4b45      	ldr	r3, [pc, #276]	@ (800cdcc <nm_spi_init+0x120>)
 800ccb8:	2200      	movs	r2, #0
 800ccba:	701a      	strb	r2, [r3, #0]

    if(nm_spi_read_reg_with_ret(NMI_SPI_PROTOCOL_CONFIG, &reg) != M2M_SUCCESS) {
 800ccbc:	463b      	mov	r3, r7
 800ccbe:	4619      	mov	r1, r3
 800ccc0:	f64e 0024 	movw	r0, #59428	@ 0xe824
 800ccc4:	f7ff fe7c 	bl	800c9c0 <nm_spi_read_reg_with_ret>
 800ccc8:	4603      	mov	r3, r0
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d026      	beq.n	800cd1c <nm_spi_init+0x70>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
 800ccce:	4b3f      	ldr	r3, [pc, #252]	@ (800cdcc <nm_spi_init+0x120>)
 800ccd0:	2201      	movs	r2, #1
 800ccd2:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retrying with CRC off...\n");
 800ccd4:	f240 3231 	movw	r2, #817	@ 0x331
 800ccd8:	493d      	ldr	r1, [pc, #244]	@ (800cdd0 <nm_spi_init+0x124>)
 800ccda:	483e      	ldr	r0, [pc, #248]	@ (800cdd4 <nm_spi_init+0x128>)
 800ccdc:	f001 f9c2 	bl	800e064 <iprintf>
 800cce0:	483d      	ldr	r0, [pc, #244]	@ (800cdd8 <nm_spi_init+0x12c>)
 800cce2:	f001 fa2f 	bl	800e144 <puts>
 800cce6:	200d      	movs	r0, #13
 800cce8:	f001 f9ce 	bl	800e088 <putchar>
        if(nm_spi_read_reg_with_ret(NMI_SPI_PROTOCOL_CONFIG, &reg) != M2M_SUCCESS) {
 800ccec:	463b      	mov	r3, r7
 800ccee:	4619      	mov	r1, r3
 800ccf0:	f64e 0024 	movw	r0, #59428	@ 0xe824
 800ccf4:	f7ff fe64 	bl	800c9c0 <nm_spi_read_reg_with_ret>
 800ccf8:	4603      	mov	r3, r0
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d00e      	beq.n	800cd1c <nm_spi_init+0x70>
			// Read failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
 800ccfe:	f44f 724d 	mov.w	r2, #820	@ 0x334
 800cd02:	4933      	ldr	r1, [pc, #204]	@ (800cdd0 <nm_spi_init+0x124>)
 800cd04:	4833      	ldr	r0, [pc, #204]	@ (800cdd4 <nm_spi_init+0x128>)
 800cd06:	f001 f9ad 	bl	800e064 <iprintf>
 800cd0a:	4834      	ldr	r0, [pc, #208]	@ (800cddc <nm_spi_init+0x130>)
 800cd0c:	f001 fa1a 	bl	800e144 <puts>
 800cd10:	200d      	movs	r0, #13
 800cd12:	f001 f9b9 	bl	800e088 <putchar>
            return M2M_ERR_BUS_FAIL;
 800cd16:	f06f 0305 	mvn.w	r3, #5
 800cd1a:	e053      	b.n	800cdc4 <nm_spi_init+0x118>
		}
	}
	if(gu8Crc_off == 0)
 800cd1c:	4b2b      	ldr	r3, [pc, #172]	@ (800cdcc <nm_spi_init+0x120>)
 800cd1e:	781b      	ldrb	r3, [r3, #0]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d126      	bne.n	800cd72 <nm_spi_init+0xc6>
	{
		reg &= ~0xc;	/* disable crc checking */
 800cd24:	683b      	ldr	r3, [r7, #0]
 800cd26:	f023 030c 	bic.w	r3, r3, #12
 800cd2a:	603b      	str	r3, [r7, #0]
		reg &= ~0x70;
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd32:	603b      	str	r3, [r7, #0]
		reg |= (0x5 << 4);
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800cd3a:	603b      	str	r3, [r7, #0]
        if(nm_spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg) != M2M_SUCCESS) {
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	4619      	mov	r1, r3
 800cd40:	f64e 0024 	movw	r0, #59428	@ 0xe824
 800cd44:	f7ff fd06 	bl	800c754 <nm_spi_write_reg>
 800cd48:	4603      	mov	r3, r0
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d00e      	beq.n	800cd6c <nm_spi_init+0xc0>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
 800cd4e:	f240 323e 	movw	r2, #830	@ 0x33e
 800cd52:	491f      	ldr	r1, [pc, #124]	@ (800cdd0 <nm_spi_init+0x124>)
 800cd54:	481f      	ldr	r0, [pc, #124]	@ (800cdd4 <nm_spi_init+0x128>)
 800cd56:	f001 f985 	bl	800e064 <iprintf>
 800cd5a:	4821      	ldr	r0, [pc, #132]	@ (800cde0 <nm_spi_init+0x134>)
 800cd5c:	f001 f9f2 	bl	800e144 <puts>
 800cd60:	200d      	movs	r0, #13
 800cd62:	f001 f991 	bl	800e088 <putchar>
            return M2M_ERR_BUS_FAIL;
 800cd66:	f06f 0305 	mvn.w	r3, #5
 800cd6a:	e02b      	b.n	800cdc4 <nm_spi_init+0x118>
		}
		gu8Crc_off = 1;
 800cd6c:	4b17      	ldr	r3, [pc, #92]	@ (800cdcc <nm_spi_init+0x120>)
 800cd6e:	2201      	movs	r2, #1
 800cd70:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
    if(nm_spi_read_reg_with_ret(0x1000, &chipid) != M2M_SUCCESS) {
 800cd72:	1d3b      	adds	r3, r7, #4
 800cd74:	4619      	mov	r1, r3
 800cd76:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800cd7a:	f7ff fe21 	bl	800c9c0 <nm_spi_read_reg_with_ret>
 800cd7e:	4603      	mov	r3, r0
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d00e      	beq.n	800cda2 <nm_spi_init+0xf6>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
 800cd84:	f44f 7252 	mov.w	r2, #840	@ 0x348
 800cd88:	4911      	ldr	r1, [pc, #68]	@ (800cdd0 <nm_spi_init+0x124>)
 800cd8a:	4812      	ldr	r0, [pc, #72]	@ (800cdd4 <nm_spi_init+0x128>)
 800cd8c:	f001 f96a 	bl	800e064 <iprintf>
 800cd90:	4814      	ldr	r0, [pc, #80]	@ (800cde4 <nm_spi_init+0x138>)
 800cd92:	f001 f9d7 	bl	800e144 <puts>
 800cd96:	200d      	movs	r0, #13
 800cd98:	f001 f976 	bl	800e088 <putchar>
		return M2M_ERR_BUS_FAIL;
 800cd9c:	f06f 0305 	mvn.w	r3, #5
 800cda0:	e010      	b.n	800cdc4 <nm_spi_init+0x118>
	}

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
 800cda2:	f44f 7253 	mov.w	r2, #844	@ 0x34c
 800cda6:	490a      	ldr	r1, [pc, #40]	@ (800cdd0 <nm_spi_init+0x124>)
 800cda8:	480f      	ldr	r0, [pc, #60]	@ (800cde8 <nm_spi_init+0x13c>)
 800cdaa:	f001 f95b 	bl	800e064 <iprintf>
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	4619      	mov	r1, r3
 800cdb2:	480e      	ldr	r0, [pc, #56]	@ (800cdec <nm_spi_init+0x140>)
 800cdb4:	f001 f956 	bl	800e064 <iprintf>
 800cdb8:	200d      	movs	r0, #13
 800cdba:	f001 f965 	bl	800e088 <putchar>
	spi_init_pkt_sz();
 800cdbe:	f7ff ff5b 	bl	800cc78 <spi_init_pkt_sz>


	return M2M_SUCCESS;
 800cdc2:	2300      	movs	r3, #0
}
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	3708      	adds	r7, #8
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}
 800cdcc:	20000c14 	.word	0x20000c14
 800cdd0:	08010354 	.word	0x08010354
 800cdd4:	0800f894 	.word	0x0800f894
 800cdd8:	0800fd7c 	.word	0x0800fd7c
 800cddc:	0800fdcc 	.word	0x0800fdcc
 800cde0:	0800fdf8 	.word	0x0800fdf8
 800cde4:	0800fe2c 	.word	0x0800fe2c
 800cde8:	0800fe50 	.word	0x0800fe50
 800cdec:	0800fe64 	.word	0x0800fe64

0800cdf0 <nm_spi_deinit>:
*	@fn		nm_spi_init
*	@brief	DeInitialize the SPI 
 *  @return     @ref M2M_SUCCESS in case of success and @ref M2M_ERR_BUS_FAIL in case of failure
*/ 
sint8 nm_spi_deinit(void)
{
 800cdf0:	b480      	push	{r7}
 800cdf2:	af00      	add	r7, sp, #0
	gu8Crc_off = 0;
 800cdf4:	4b04      	ldr	r3, [pc, #16]	@ (800ce08 <nm_spi_deinit+0x18>)
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
 800cdfa:	2300      	movs	r3, #0
}
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce04:	4770      	bx	lr
 800ce06:	bf00      	nop
 800ce08:	20000c14 	.word	0x20000c14

0800ce0c <nm_spi_read_reg>:
*	@param [in]	u32Addr
*				Register address
*	@return	Register value
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b084      	sub	sp, #16
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
	uint32 u32Val;

    nm_spi_read_reg_with_ret(u32Addr, &u32Val);
 800ce14:	f107 030c 	add.w	r3, r7, #12
 800ce18:	4619      	mov	r1, r3
 800ce1a:	6878      	ldr	r0, [r7, #4]
 800ce1c:	f7ff fdd0 	bl	800c9c0 <nm_spi_read_reg_with_ret>

	return u32Val;
 800ce20:	68fb      	ldr	r3, [r7, #12]
}
 800ce22:	4618      	mov	r0, r3
 800ce24:	3710      	adds	r7, #16
 800ce26:	46bd      	mov	sp, r7
 800ce28:	bd80      	pop	{r7, pc}

0800ce2a <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 800ce2a:	b580      	push	{r7, lr}
 800ce2c:	b086      	sub	sp, #24
 800ce2e:	af00      	add	r7, sp, #0
 800ce30:	60f8      	str	r0, [r7, #12]
 800ce32:	60b9      	str	r1, [r7, #8]
 800ce34:	4613      	mov	r3, r2
 800ce36:	80fb      	strh	r3, [r7, #6]
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);
 800ce38:	88fb      	ldrh	r3, [r7, #6]
 800ce3a:	461a      	mov	r2, r3
 800ce3c:	68b9      	ldr	r1, [r7, #8]
 800ce3e:	68f8      	ldr	r0, [r7, #12]
 800ce40:	f7ff fe6a 	bl	800cb18 <nm_spi_read>
 800ce44:	4603      	mov	r3, r0
 800ce46:	75fb      	strb	r3, [r7, #23]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
 800ce48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d102      	bne.n	800ce56 <nm_spi_read_block+0x2c>
 800ce50:	2300      	movs	r3, #0
 800ce52:	75fb      	strb	r3, [r7, #23]
 800ce54:	e001      	b.n	800ce5a <nm_spi_read_block+0x30>
	else s8Ret = M2M_ERR_BUS_FAIL;
 800ce56:	23fa      	movs	r3, #250	@ 0xfa
 800ce58:	75fb      	strb	r3, [r7, #23]

	return s8Ret;
 800ce5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3718      	adds	r7, #24
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bd80      	pop	{r7, pc}

0800ce66 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 800ce66:	b580      	push	{r7, lr}
 800ce68:	b086      	sub	sp, #24
 800ce6a:	af00      	add	r7, sp, #0
 800ce6c:	60f8      	str	r0, [r7, #12]
 800ce6e:	60b9      	str	r1, [r7, #8]
 800ce70:	4613      	mov	r3, r2
 800ce72:	80fb      	strh	r3, [r7, #6]
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);
 800ce74:	88fb      	ldrh	r3, [r7, #6]
 800ce76:	461a      	mov	r2, r3
 800ce78:	68b9      	ldr	r1, [r7, #8]
 800ce7a:	68f8      	ldr	r0, [r7, #12]
 800ce7c:	f7ff fcee 	bl	800c85c <nm_spi_write>
 800ce80:	4603      	mov	r3, r0
 800ce82:	75fb      	strb	r3, [r7, #23]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
 800ce84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d102      	bne.n	800ce92 <nm_spi_write_block+0x2c>
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	75fb      	strb	r3, [r7, #23]
 800ce90:	e001      	b.n	800ce96 <nm_spi_write_block+0x30>
	else s8Ret = M2M_ERR_BUS_FAIL;
 800ce92:	23fa      	movs	r3, #250	@ 0xfa
 800ce94:	75fb      	strb	r3, [r7, #23]

	return s8Ret;
 800ce96:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	3718      	adds	r7, #24
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}
	...

0800cea4 <Socket_ReadSocketData>:
Date
        17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv, uint8 u8SocketMsg,
                                   uint32 u32StartAddress, uint16 u16ReadCount)
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b088      	sub	sp, #32
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	60b9      	str	r1, [r7, #8]
 800ceac:	607b      	str	r3, [r7, #4]
 800ceae:	4603      	mov	r3, r0
 800ceb0:	73fb      	strb	r3, [r7, #15]
 800ceb2:	4613      	mov	r3, r2
 800ceb4:	73bb      	strb	r3, [r7, #14]
    uint32  u32Address = u32StartAddress;
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	61bb      	str	r3, [r7, #24]
    uint16  u16Read;
    sint16  s16Diff;

    pstrRecv->u16RemainingSize = u16ReadCount;
 800ceba:	68bb      	ldr	r3, [r7, #8]
 800cebc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800cebe:	80da      	strh	r2, [r3, #6]
    if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
 800cec0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d07e      	beq.n	800cfc4 <Socket_ReadSocketData+0x120>
 800cec6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ceca:	4a40      	ldr	r2, [pc, #256]	@ (800cfcc <Socket_ReadSocketData+0x128>)
 800cecc:	011b      	lsls	r3, r3, #4
 800cece:	4413      	add	r3, r2
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d076      	beq.n	800cfc4 <Socket_ReadSocketData+0x120>
 800ced6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ceda:	4a3c      	ldr	r2, [pc, #240]	@ (800cfcc <Socket_ReadSocketData+0x128>)
 800cedc:	011b      	lsls	r3, r3, #4
 800cede:	4413      	add	r3, r2
 800cee0:	3304      	adds	r3, #4
 800cee2:	881b      	ldrh	r3, [r3, #0]
 800cee4:	b29b      	uxth	r3, r3
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d06c      	beq.n	800cfc4 <Socket_ReadSocketData+0x120>
 800ceea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ceee:	4a37      	ldr	r2, [pc, #220]	@ (800cfcc <Socket_ReadSocketData+0x128>)
 800cef0:	011b      	lsls	r3, r3, #4
 800cef2:	4413      	add	r3, r2
 800cef4:	330a      	adds	r3, #10
 800cef6:	781b      	ldrb	r3, [r3, #0]
 800cef8:	b2db      	uxtb	r3, r3
 800cefa:	2b01      	cmp	r3, #1
 800cefc:	d162      	bne.n	800cfc4 <Socket_ReadSocketData+0x120>
    {
        u16Read = u16ReadCount;
 800cefe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cf00:	83fb      	strh	r3, [r7, #30]
        s16Diff = u16Read - gastrSockets[sock].u16UserBufferSize;
 800cf02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf06:	4a31      	ldr	r2, [pc, #196]	@ (800cfcc <Socket_ReadSocketData+0x128>)
 800cf08:	011b      	lsls	r3, r3, #4
 800cf0a:	4413      	add	r3, r2
 800cf0c:	3304      	adds	r3, #4
 800cf0e:	881b      	ldrh	r3, [r3, #0]
 800cf10:	b29b      	uxth	r3, r3
 800cf12:	8bfa      	ldrh	r2, [r7, #30]
 800cf14:	1ad3      	subs	r3, r2, r3
 800cf16:	b29b      	uxth	r3, r3
 800cf18:	82fb      	strh	r3, [r7, #22]
        if(s16Diff > 0)
 800cf1a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	dd07      	ble.n	800cf32 <Socket_ReadSocketData+0x8e>
        {
            /* We don't expect to be here. Firmware 19.6.4 and later only sends data to the driver according to the application's buffer size.
             * But it is worth keeping this check, eg in case the application calls recv again with a smaller buffer size, or in case of HIF hacking. */
            u16Read = gastrSockets[sock].u16UserBufferSize;
 800cf22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf26:	4a29      	ldr	r2, [pc, #164]	@ (800cfcc <Socket_ReadSocketData+0x128>)
 800cf28:	011b      	lsls	r3, r3, #4
 800cf2a:	4413      	add	r3, r2
 800cf2c:	3304      	adds	r3, #4
 800cf2e:	881b      	ldrh	r3, [r3, #0]
 800cf30:	83fb      	strh	r3, [r7, #30]
        }

        if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, 1) == M2M_SUCCESS)
 800cf32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf36:	4a25      	ldr	r2, [pc, #148]	@ (800cfcc <Socket_ReadSocketData+0x128>)
 800cf38:	011b      	lsls	r3, r3, #4
 800cf3a:	4413      	add	r3, r2
 800cf3c:	6819      	ldr	r1, [r3, #0]
 800cf3e:	8bfa      	ldrh	r2, [r7, #30]
 800cf40:	2301      	movs	r3, #1
 800cf42:	69b8      	ldr	r0, [r7, #24]
 800cf44:	f7fd fad6 	bl	800a4f4 <hif_receive>
 800cf48:	4603      	mov	r3, r0
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d12d      	bne.n	800cfaa <Socket_ReadSocketData+0x106>
        {
            pstrRecv->pu8Buffer         = gastrSockets[sock].pu8UserBuffer;
 800cf4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf52:	4a1e      	ldr	r2, [pc, #120]	@ (800cfcc <Socket_ReadSocketData+0x128>)
 800cf54:	011b      	lsls	r3, r3, #4
 800cf56:	4413      	add	r3, r2
 800cf58:	681a      	ldr	r2, [r3, #0]
 800cf5a:	68bb      	ldr	r3, [r7, #8]
 800cf5c:	601a      	str	r2, [r3, #0]
            pstrRecv->s16BufferSize     = u16Read;
 800cf5e:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800cf62:	68bb      	ldr	r3, [r7, #8]
 800cf64:	809a      	strh	r2, [r3, #4]
            pstrRecv->u16RemainingSize  -= u16Read;
 800cf66:	68bb      	ldr	r3, [r7, #8]
 800cf68:	88da      	ldrh	r2, [r3, #6]
 800cf6a:	8bfb      	ldrh	r3, [r7, #30]
 800cf6c:	1ad3      	subs	r3, r2, r3
 800cf6e:	b29a      	uxth	r2, r3
 800cf70:	68bb      	ldr	r3, [r7, #8]
 800cf72:	80da      	strh	r2, [r3, #6]

            gastrSockets[sock].u16UserBufferSize = 0;
 800cf74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf78:	4a14      	ldr	r2, [pc, #80]	@ (800cfcc <Socket_ReadSocketData+0x128>)
 800cf7a:	011b      	lsls	r3, r3, #4
 800cf7c:	4413      	add	r3, r2
 800cf7e:	3304      	adds	r3, #4
 800cf80:	2200      	movs	r2, #0
 800cf82:	801a      	strh	r2, [r3, #0]
            gastrSockets[sock].pu8UserBuffer = NULL;
 800cf84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf88:	4a10      	ldr	r2, [pc, #64]	@ (800cfcc <Socket_ReadSocketData+0x128>)
 800cf8a:	011b      	lsls	r3, r3, #4
 800cf8c:	4413      	add	r3, r2
 800cf8e:	2200      	movs	r2, #0
 800cf90:	601a      	str	r2, [r3, #0]

            if(gpfAppSocketCb)
 800cf92:	4b0f      	ldr	r3, [pc, #60]	@ (800cfd0 <Socket_ReadSocketData+0x12c>)
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d014      	beq.n	800cfc4 <Socket_ReadSocketData+0x120>
                gpfAppSocketCb(sock, u8SocketMsg, pstrRecv);
 800cf9a:	4b0d      	ldr	r3, [pc, #52]	@ (800cfd0 <Socket_ReadSocketData+0x12c>)
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	7bb9      	ldrb	r1, [r7, #14]
 800cfa0:	f997 000f 	ldrsb.w	r0, [r7, #15]
 800cfa4:	68ba      	ldr	r2, [r7, #8]
 800cfa6:	4798      	blx	r3
        else
        {
            M2M_ERR("Current <%d>\n", u16ReadCount);
        }
    }
}
 800cfa8:	e00c      	b.n	800cfc4 <Socket_ReadSocketData+0x120>
            M2M_ERR("Current <%d>\n", u16ReadCount);
 800cfaa:	22b0      	movs	r2, #176	@ 0xb0
 800cfac:	4909      	ldr	r1, [pc, #36]	@ (800cfd4 <Socket_ReadSocketData+0x130>)
 800cfae:	480a      	ldr	r0, [pc, #40]	@ (800cfd8 <Socket_ReadSocketData+0x134>)
 800cfb0:	f001 f858 	bl	800e064 <iprintf>
 800cfb4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cfb6:	4619      	mov	r1, r3
 800cfb8:	4808      	ldr	r0, [pc, #32]	@ (800cfdc <Socket_ReadSocketData+0x138>)
 800cfba:	f001 f853 	bl	800e064 <iprintf>
 800cfbe:	200d      	movs	r0, #13
 800cfc0:	f001 f862 	bl	800e088 <putchar>
}
 800cfc4:	bf00      	nop
 800cfc6:	3720      	adds	r7, #32
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	bd80      	pop	{r7, pc}
 800cfcc:	20000c18 	.word	0x20000c18
 800cfd0:	20000ccc 	.word	0x20000ccc
 800cfd4:	08010360 	.word	0x08010360
 800cfd8:	0800fe80 	.word	0x0800fe80
 800cfdc:	0800fe94 	.word	0x0800fe94

0800cfe0 <m2m_ip_cb>:

Date
        17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize, uint32 u32Address)
{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b0bc      	sub	sp, #240	@ 0xf0
 800cfe4:	af02      	add	r7, sp, #8
 800cfe6:	4603      	mov	r3, r0
 800cfe8:	603a      	str	r2, [r7, #0]
 800cfea:	71fb      	strb	r3, [r7, #7]
 800cfec:	460b      	mov	r3, r1
 800cfee:	80bb      	strh	r3, [r7, #4]
    if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
 800cff0:	79fb      	ldrb	r3, [r7, #7]
 800cff2:	2b41      	cmp	r3, #65	@ 0x41
 800cff4:	d002      	beq.n	800cffc <m2m_ip_cb+0x1c>
 800cff6:	79fb      	ldrb	r3, [r7, #7]
 800cff8:	2b54      	cmp	r3, #84	@ 0x54
 800cffa:	d11c      	bne.n	800d036 <m2m_ip_cb+0x56>
    {
        tstrBindReply       strBindReply;
        tstrSocketBindMsg   strBind;

        if(hif_receive(u32Address, (uint8 *)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
 800cffc:	f107 01d0 	add.w	r1, r7, #208	@ 0xd0
 800d000:	2300      	movs	r3, #0
 800d002:	2204      	movs	r2, #4
 800d004:	6838      	ldr	r0, [r7, #0]
 800d006:	f7fd fa75 	bl	800a4f4 <hif_receive>
 800d00a:	4603      	mov	r3, r0
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	f040 82ce 	bne.w	800d5ae <m2m_ip_cb+0x5ce>
        {
            strBind.status = strBindReply.s8Status;
 800d012:	f997 30d1 	ldrsb.w	r3, [r7, #209]	@ 0xd1
 800d016:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
            if(gpfAppSocketCb)
 800d01a:	4bac      	ldr	r3, [pc, #688]	@ (800d2cc <m2m_ip_cb+0x2ec>)
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	f000 82c5 	beq.w	800d5ae <m2m_ip_cb+0x5ce>
                gpfAppSocketCb(strBindReply.sock, SOCKET_MSG_BIND, &strBind);
 800d024:	4ba9      	ldr	r3, [pc, #676]	@ (800d2cc <m2m_ip_cb+0x2ec>)
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	f997 00d0 	ldrsb.w	r0, [r7, #208]	@ 0xd0
 800d02c:	f107 02cc 	add.w	r2, r7, #204	@ 0xcc
 800d030:	2101      	movs	r1, #1
 800d032:	4798      	blx	r3
    {
 800d034:	e2bb      	b.n	800d5ae <m2m_ip_cb+0x5ce>
        }
    }
    else if(u8OpCode == SOCKET_CMD_LISTEN)
 800d036:	79fb      	ldrb	r3, [r7, #7]
 800d038:	2b42      	cmp	r3, #66	@ 0x42
 800d03a:	d11c      	bne.n	800d076 <m2m_ip_cb+0x96>
    {
        tstrListenReply         strListenReply;
        tstrSocketListenMsg     strListen;
        if(hif_receive(u32Address, (uint8 *)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
 800d03c:	f107 01c8 	add.w	r1, r7, #200	@ 0xc8
 800d040:	2300      	movs	r3, #0
 800d042:	2204      	movs	r2, #4
 800d044:	6838      	ldr	r0, [r7, #0]
 800d046:	f7fd fa55 	bl	800a4f4 <hif_receive>
 800d04a:	4603      	mov	r3, r0
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	f040 82b5 	bne.w	800d5bc <m2m_ip_cb+0x5dc>
        {
            strListen.status = strListenReply.s8Status;
 800d052:	f997 30c9 	ldrsb.w	r3, [r7, #201]	@ 0xc9
 800d056:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
            if(gpfAppSocketCb)
 800d05a:	4b9c      	ldr	r3, [pc, #624]	@ (800d2cc <m2m_ip_cb+0x2ec>)
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	f000 82ac 	beq.w	800d5bc <m2m_ip_cb+0x5dc>
                gpfAppSocketCb(strListenReply.sock, SOCKET_MSG_LISTEN, &strListen);
 800d064:	4b99      	ldr	r3, [pc, #612]	@ (800d2cc <m2m_ip_cb+0x2ec>)
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	f997 00c8 	ldrsb.w	r0, [r7, #200]	@ 0xc8
 800d06c:	f107 02c4 	add.w	r2, r7, #196	@ 0xc4
 800d070:	2102      	movs	r1, #2
 800d072:	4798      	blx	r3
            {
                gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
            }
        }
    }
}
 800d074:	e2a2      	b.n	800d5bc <m2m_ip_cb+0x5dc>
    else if(u8OpCode == SOCKET_CMD_ACCEPT)
 800d076:	79fb      	ldrb	r3, [r7, #7]
 800d078:	2b43      	cmp	r3, #67	@ 0x43
 800d07a:	f040 8087 	bne.w	800d18c <m2m_ip_cb+0x1ac>
        if(hif_receive(u32Address, (uint8 *)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
 800d07e:	f107 01b8 	add.w	r1, r7, #184	@ 0xb8
 800d082:	2300      	movs	r3, #0
 800d084:	220c      	movs	r2, #12
 800d086:	6838      	ldr	r0, [r7, #0]
 800d088:	f7fd fa34 	bl	800a4f4 <hif_receive>
 800d08c:	4603      	mov	r3, r0
 800d08e:	2b00      	cmp	r3, #0
 800d090:	f040 8294 	bne.w	800d5bc <m2m_ip_cb+0x5dc>
            if((strAcceptReply.sConnectedSock >= 0) && (strAcceptReply.sConnectedSock < MAX_SOCKET))
 800d094:	f997 30c1 	ldrsb.w	r3, [r7, #193]	@ 0xc1
 800d098:	2b00      	cmp	r3, #0
 800d09a:	db5a      	blt.n	800d152 <m2m_ip_cb+0x172>
 800d09c:	f997 30c1 	ldrsb.w	r3, [r7, #193]	@ 0xc1
 800d0a0:	2b0a      	cmp	r3, #10
 800d0a2:	dc56      	bgt.n	800d152 <m2m_ip_cb+0x172>
                gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags      = gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
 800d0a4:	f997 30c0 	ldrsb.w	r3, [r7, #192]	@ 0xc0
 800d0a8:	f997 20c1 	ldrsb.w	r2, [r7, #193]	@ 0xc1
 800d0ac:	4610      	mov	r0, r2
 800d0ae:	4a88      	ldr	r2, [pc, #544]	@ (800d2d0 <m2m_ip_cb+0x2f0>)
 800d0b0:	011b      	lsls	r3, r3, #4
 800d0b2:	4413      	add	r3, r2
 800d0b4:	330b      	adds	r3, #11
 800d0b6:	781b      	ldrb	r3, [r3, #0]
 800d0b8:	b2d9      	uxtb	r1, r3
 800d0ba:	4a85      	ldr	r2, [pc, #532]	@ (800d2d0 <m2m_ip_cb+0x2f0>)
 800d0bc:	0103      	lsls	r3, r0, #4
 800d0be:	4413      	add	r3, r2
 800d0c0:	330b      	adds	r3, #11
 800d0c2:	460a      	mov	r2, r1
 800d0c4:	701a      	strb	r2, [r3, #0]
                gastrSockets[strAcceptReply.sConnectedSock].bIsUsed         = 1;
 800d0c6:	f997 30c1 	ldrsb.w	r3, [r7, #193]	@ 0xc1
 800d0ca:	4a81      	ldr	r2, [pc, #516]	@ (800d2d0 <m2m_ip_cb+0x2f0>)
 800d0cc:	011b      	lsls	r3, r3, #4
 800d0ce:	4413      	add	r3, r2
 800d0d0:	330a      	adds	r3, #10
 800d0d2:	2201      	movs	r2, #1
 800d0d4:	701a      	strb	r2, [r3, #0]
                gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset   = strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
 800d0d6:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	@ 0xc2
 800d0da:	f997 20c1 	ldrsb.w	r2, [r7, #193]	@ 0xc1
 800d0de:	4610      	mov	r0, r2
 800d0e0:	3b08      	subs	r3, #8
 800d0e2:	b299      	uxth	r1, r3
 800d0e4:	4a7a      	ldr	r2, [pc, #488]	@ (800d2d0 <m2m_ip_cb+0x2f0>)
 800d0e6:	0103      	lsls	r3, r0, #4
 800d0e8:	4413      	add	r3, r2
 800d0ea:	3308      	adds	r3, #8
 800d0ec:	460a      	mov	r2, r1
 800d0ee:	801a      	strh	r2, [r3, #0]
                ++gu16SessionID;
 800d0f0:	4b78      	ldr	r3, [pc, #480]	@ (800d2d4 <m2m_ip_cb+0x2f4>)
 800d0f2:	881b      	ldrh	r3, [r3, #0]
 800d0f4:	b29b      	uxth	r3, r3
 800d0f6:	3301      	adds	r3, #1
 800d0f8:	b29a      	uxth	r2, r3
 800d0fa:	4b76      	ldr	r3, [pc, #472]	@ (800d2d4 <m2m_ip_cb+0x2f4>)
 800d0fc:	801a      	strh	r2, [r3, #0]
                if(gu16SessionID == 0)
 800d0fe:	4b75      	ldr	r3, [pc, #468]	@ (800d2d4 <m2m_ip_cb+0x2f4>)
 800d100:	881b      	ldrh	r3, [r3, #0]
 800d102:	b29b      	uxth	r3, r3
 800d104:	2b00      	cmp	r3, #0
 800d106:	d106      	bne.n	800d116 <m2m_ip_cb+0x136>
                    ++gu16SessionID;
 800d108:	4b72      	ldr	r3, [pc, #456]	@ (800d2d4 <m2m_ip_cb+0x2f4>)
 800d10a:	881b      	ldrh	r3, [r3, #0]
 800d10c:	b29b      	uxth	r3, r3
 800d10e:	3301      	adds	r3, #1
 800d110:	b29a      	uxth	r2, r3
 800d112:	4b70      	ldr	r3, [pc, #448]	@ (800d2d4 <m2m_ip_cb+0x2f4>)
 800d114:	801a      	strh	r2, [r3, #0]
                gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
 800d116:	f997 30c1 	ldrsb.w	r3, [r7, #193]	@ 0xc1
 800d11a:	4618      	mov	r0, r3
 800d11c:	4b6d      	ldr	r3, [pc, #436]	@ (800d2d4 <m2m_ip_cb+0x2f4>)
 800d11e:	881b      	ldrh	r3, [r3, #0]
 800d120:	b299      	uxth	r1, r3
 800d122:	4a6b      	ldr	r2, [pc, #428]	@ (800d2d0 <m2m_ip_cb+0x2f0>)
 800d124:	0103      	lsls	r3, r0, #4
 800d126:	4413      	add	r3, r2
 800d128:	3306      	adds	r3, #6
 800d12a:	460a      	mov	r2, r1
 800d12c:	801a      	strh	r2, [r3, #0]
                M2M_DBG("Socket %d session ID = %d\r\n", strAcceptReply.sConnectedSock, gu16SessionID);
 800d12e:	22f5      	movs	r2, #245	@ 0xf5
 800d130:	4969      	ldr	r1, [pc, #420]	@ (800d2d8 <m2m_ip_cb+0x2f8>)
 800d132:	486a      	ldr	r0, [pc, #424]	@ (800d2dc <m2m_ip_cb+0x2fc>)
 800d134:	f000 ff96 	bl	800e064 <iprintf>
 800d138:	f997 30c1 	ldrsb.w	r3, [r7, #193]	@ 0xc1
 800d13c:	4619      	mov	r1, r3
 800d13e:	4b65      	ldr	r3, [pc, #404]	@ (800d2d4 <m2m_ip_cb+0x2f4>)
 800d140:	881b      	ldrh	r3, [r3, #0]
 800d142:	b29b      	uxth	r3, r3
 800d144:	461a      	mov	r2, r3
 800d146:	4866      	ldr	r0, [pc, #408]	@ (800d2e0 <m2m_ip_cb+0x300>)
 800d148:	f000 ff8c 	bl	800e064 <iprintf>
 800d14c:	200d      	movs	r0, #13
 800d14e:	f000 ff9b 	bl	800e088 <putchar>
            strAccept.sock = strAcceptReply.sConnectedSock;
 800d152:	f997 30c1 	ldrsb.w	r3, [r7, #193]	@ 0xc1
 800d156:	f887 30a4 	strb.w	r3, [r7, #164]	@ 0xa4
            strAccept.strAddr.sin_family        = AF_INET;
 800d15a:	2302      	movs	r3, #2
 800d15c:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
            strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
 800d160:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	@ 0xba
 800d164:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
            strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
 800d168:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800d16c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
            if(gpfAppSocketCb)
 800d170:	4b56      	ldr	r3, [pc, #344]	@ (800d2cc <m2m_ip_cb+0x2ec>)
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	2b00      	cmp	r3, #0
 800d176:	f000 8221 	beq.w	800d5bc <m2m_ip_cb+0x5dc>
                gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
 800d17a:	4b54      	ldr	r3, [pc, #336]	@ (800d2cc <m2m_ip_cb+0x2ec>)
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f997 00c0 	ldrsb.w	r0, [r7, #192]	@ 0xc0
 800d182:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 800d186:	2104      	movs	r1, #4
 800d188:	4798      	blx	r3
}
 800d18a:	e217      	b.n	800d5bc <m2m_ip_cb+0x5dc>
    else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT_ALPN))
 800d18c:	79fb      	ldrb	r3, [r7, #7]
 800d18e:	2b44      	cmp	r3, #68	@ 0x44
 800d190:	d005      	beq.n	800d19e <m2m_ip_cb+0x1be>
 800d192:	79fb      	ldrb	r3, [r7, #7]
 800d194:	2b4b      	cmp	r3, #75	@ 0x4b
 800d196:	d002      	beq.n	800d19e <m2m_ip_cb+0x1be>
 800d198:	79fb      	ldrb	r3, [r7, #7]
 800d19a:	2b57      	cmp	r3, #87	@ 0x57
 800d19c:	d17a      	bne.n	800d294 <m2m_ip_cb+0x2b4>
        tstrConnectAlpnReply    strConnectAlpnReply = {{0}};
 800d19e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	601a      	str	r2, [r3, #0]
 800d1a6:	605a      	str	r2, [r3, #4]
        uint16                  u16HifSz = sizeof(tstrConnectAlpnReply);
 800d1a8:	2308      	movs	r3, #8
 800d1aa:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
        if(u8OpCode != SOCKET_CMD_SSL_CONNECT_ALPN)
 800d1ae:	79fb      	ldrb	r3, [r7, #7]
 800d1b0:	2b57      	cmp	r3, #87	@ 0x57
 800d1b2:	d002      	beq.n	800d1ba <m2m_ip_cb+0x1da>
            u16HifSz = sizeof(tstrConnectReply);
 800d1b4:	2304      	movs	r3, #4
 800d1b6:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
        if(hif_receive(u32Address, (uint8*)&strConnectAlpnReply, u16HifSz, 0) == M2M_SUCCESS)
 800d1ba:	f8b7 20e6 	ldrh.w	r2, [r7, #230]	@ 0xe6
 800d1be:	f107 019c 	add.w	r1, r7, #156	@ 0x9c
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	6838      	ldr	r0, [r7, #0]
 800d1c6:	f7fd f995 	bl	800a4f4 <hif_receive>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	f040 81f0 	bne.w	800d5b2 <m2m_ip_cb+0x5d2>
            if((strConnectAlpnReply.strConnReply.sock >= 0) && (strConnectAlpnReply.strConnReply.sock < MAX_SOCKET))
 800d1d2:	f997 309c 	ldrsb.w	r3, [r7, #156]	@ 0x9c
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	f2c0 81eb 	blt.w	800d5b2 <m2m_ip_cb+0x5d2>
 800d1dc:	f997 309c 	ldrsb.w	r3, [r7, #156]	@ 0x9c
 800d1e0:	2b0a      	cmp	r3, #10
 800d1e2:	f300 81e6 	bgt.w	800d5b2 <m2m_ip_cb+0x5d2>
                uint8 u8Msg = SOCKET_MSG_CONNECT;
 800d1e6:	2305      	movs	r3, #5
 800d1e8:	f887 30e5 	strb.w	r3, [r7, #229]	@ 0xe5
                strConnMsg.sock     = strConnectAlpnReply.strConnReply.sock;
 800d1ec:	f997 309c 	ldrsb.w	r3, [r7, #156]	@ 0x9c
 800d1f0:	f887 3098 	strb.w	r3, [r7, #152]	@ 0x98
                strConnMsg.s8Error  = strConnectAlpnReply.strConnReply.s8Error;
 800d1f4:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 800d1f8:	f887 3099 	strb.w	r3, [r7, #153]	@ 0x99
                if(0 != gastrSockets[strConnMsg.sock].u16DataOffset)
 800d1fc:	f997 3098 	ldrsb.w	r3, [r7, #152]	@ 0x98
 800d200:	4a33      	ldr	r2, [pc, #204]	@ (800d2d0 <m2m_ip_cb+0x2f0>)
 800d202:	011b      	lsls	r3, r3, #4
 800d204:	4413      	add	r3, r2
 800d206:	3308      	adds	r3, #8
 800d208:	881b      	ldrh	r3, [r3, #0]
 800d20a:	b29b      	uxth	r3, r3
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d002      	beq.n	800d216 <m2m_ip_cb+0x236>
                    u8Msg = SOCKET_MSG_SECURE;
 800d210:	230a      	movs	r3, #10
 800d212:	f887 30e5 	strb.w	r3, [r7, #229]	@ 0xe5
                if(strConnectAlpnReply.strConnReply.s8Error == SOCK_ERR_NO_ERROR)
 800d216:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d117      	bne.n	800d24e <m2m_ip_cb+0x26e>
                    gastrSockets[strConnMsg.sock].u16DataOffset = strConnectAlpnReply.strConnReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
 800d21e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800d222:	f997 2098 	ldrsb.w	r2, [r7, #152]	@ 0x98
 800d226:	4610      	mov	r0, r2
 800d228:	3b08      	subs	r3, #8
 800d22a:	b299      	uxth	r1, r3
 800d22c:	4a28      	ldr	r2, [pc, #160]	@ (800d2d0 <m2m_ip_cb+0x2f0>)
 800d22e:	0103      	lsls	r3, r0, #4
 800d230:	4413      	add	r3, r2
 800d232:	3308      	adds	r3, #8
 800d234:	460a      	mov	r2, r1
 800d236:	801a      	strh	r2, [r3, #0]
                    gastrSockets[strConnMsg.sock].u8AlpnStatus = strConnectAlpnReply.u8AppProtocolIdx;
 800d238:	f997 3098 	ldrsb.w	r3, [r7, #152]	@ 0x98
 800d23c:	f897 10a0 	ldrb.w	r1, [r7, #160]	@ 0xa0
 800d240:	4a23      	ldr	r2, [pc, #140]	@ (800d2d0 <m2m_ip_cb+0x2f0>)
 800d242:	011b      	lsls	r3, r3, #4
 800d244:	4413      	add	r3, r2
 800d246:	330d      	adds	r3, #13
 800d248:	460a      	mov	r2, r1
 800d24a:	701a      	strb	r2, [r3, #0]
 800d24c:	e013      	b.n	800d276 <m2m_ip_cb+0x296>
                    gastrSockets[strConnMsg.sock].u8ErrSource = strConnectAlpnReply.strConnReply.u8ErrSource;
 800d24e:	f997 3098 	ldrsb.w	r3, [r7, #152]	@ 0x98
 800d252:	f897 109e 	ldrb.w	r1, [r7, #158]	@ 0x9e
 800d256:	4a1e      	ldr	r2, [pc, #120]	@ (800d2d0 <m2m_ip_cb+0x2f0>)
 800d258:	011b      	lsls	r3, r3, #4
 800d25a:	4413      	add	r3, r2
 800d25c:	330e      	adds	r3, #14
 800d25e:	460a      	mov	r2, r1
 800d260:	701a      	strb	r2, [r3, #0]
                    gastrSockets[strConnMsg.sock].u8ErrCode = strConnectAlpnReply.strConnReply.u8ErrCode;
 800d262:	f997 3098 	ldrsb.w	r3, [r7, #152]	@ 0x98
 800d266:	f897 109f 	ldrb.w	r1, [r7, #159]	@ 0x9f
 800d26a:	4a19      	ldr	r2, [pc, #100]	@ (800d2d0 <m2m_ip_cb+0x2f0>)
 800d26c:	011b      	lsls	r3, r3, #4
 800d26e:	4413      	add	r3, r2
 800d270:	330f      	adds	r3, #15
 800d272:	460a      	mov	r2, r1
 800d274:	701a      	strb	r2, [r3, #0]
                if(gpfAppSocketCb)
 800d276:	4b15      	ldr	r3, [pc, #84]	@ (800d2cc <m2m_ip_cb+0x2ec>)
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	f000 8199 	beq.w	800d5b2 <m2m_ip_cb+0x5d2>
                    gpfAppSocketCb(strConnMsg.sock, u8Msg, &strConnMsg);
 800d280:	4b12      	ldr	r3, [pc, #72]	@ (800d2cc <m2m_ip_cb+0x2ec>)
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	f997 0098 	ldrsb.w	r0, [r7, #152]	@ 0x98
 800d288:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 800d28c:	f897 10e5 	ldrb.w	r1, [r7, #229]	@ 0xe5
 800d290:	4798      	blx	r3
    {
 800d292:	e18e      	b.n	800d5b2 <m2m_ip_cb+0x5d2>
    else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
 800d294:	79fb      	ldrb	r3, [r7, #7]
 800d296:	2b4a      	cmp	r3, #74	@ 0x4a
 800d298:	d126      	bne.n	800d2e8 <m2m_ip_cb+0x308>
        if(hif_receive(u32Address, (uint8 *)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
 800d29a:	f107 010c 	add.w	r1, r7, #12
 800d29e:	2300      	movs	r3, #0
 800d2a0:	2244      	movs	r2, #68	@ 0x44
 800d2a2:	6838      	ldr	r0, [r7, #0]
 800d2a4:	f7fd f926 	bl	800a4f4 <hif_receive>
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	f040 8186 	bne.w	800d5bc <m2m_ip_cb+0x5dc>
            if(gpfAppResolveCb)
 800d2b0:	4b0c      	ldr	r3, [pc, #48]	@ (800d2e4 <m2m_ip_cb+0x304>)
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	f000 8181 	beq.w	800d5bc <m2m_ip_cb+0x5dc>
                gpfAppResolveCb((uint8 *)strDnsReply.acHostName, strDnsReply.u32HostIP);
 800d2ba:	4b0a      	ldr	r3, [pc, #40]	@ (800d2e4 <m2m_ip_cb+0x304>)
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800d2c0:	f107 020c 	add.w	r2, r7, #12
 800d2c4:	4610      	mov	r0, r2
 800d2c6:	4798      	blx	r3
}
 800d2c8:	e178      	b.n	800d5bc <m2m_ip_cb+0x5dc>
 800d2ca:	bf00      	nop
 800d2cc:	20000ccc 	.word	0x20000ccc
 800d2d0:	20000c18 	.word	0x20000c18
 800d2d4:	20000cc8 	.word	0x20000cc8
 800d2d8:	08010378 	.word	0x08010378
 800d2dc:	0800fea4 	.word	0x0800fea4
 800d2e0:	0800feb8 	.word	0x0800feb8
 800d2e4:	20000cd0 	.word	0x20000cd0
    else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
 800d2e8:	79fb      	ldrb	r3, [r7, #7]
 800d2ea:	2b46      	cmp	r3, #70	@ 0x46
 800d2ec:	d006      	beq.n	800d2fc <m2m_ip_cb+0x31c>
 800d2ee:	79fb      	ldrb	r3, [r7, #7]
 800d2f0:	2b48      	cmp	r3, #72	@ 0x48
 800d2f2:	d003      	beq.n	800d2fc <m2m_ip_cb+0x31c>
 800d2f4:	79fb      	ldrb	r3, [r7, #7]
 800d2f6:	2b4d      	cmp	r3, #77	@ 0x4d
 800d2f8:	f040 80c7 	bne.w	800d48a <m2m_ip_cb+0x4aa>
        uint8               u8CallbackMsgID = SOCKET_MSG_RECV;
 800d2fc:	2306      	movs	r3, #6
 800d2fe:	f887 30e4 	strb.w	r3, [r7, #228]	@ 0xe4
        if(u8OpCode == SOCKET_CMD_RECVFROM)
 800d302:	79fb      	ldrb	r3, [r7, #7]
 800d304:	2b48      	cmp	r3, #72	@ 0x48
 800d306:	d102      	bne.n	800d30e <m2m_ip_cb+0x32e>
            u8CallbackMsgID = SOCKET_MSG_RECVFROM;
 800d308:	2309      	movs	r3, #9
 800d30a:	f887 30e4 	strb.w	r3, [r7, #228]	@ 0xe4
        u16ReadSize = sizeof(tstrRecvReply);
 800d30e:	2310      	movs	r3, #16
 800d310:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
        if(hif_receive(u32Address, (uint8 *)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
 800d314:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 800d318:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 800d31c:	2300      	movs	r3, #0
 800d31e:	6838      	ldr	r0, [r7, #0]
 800d320:	f7fd f8e8 	bl	800a4f4 <hif_receive>
 800d324:	4603      	mov	r3, r0
 800d326:	2b00      	cmp	r3, #0
 800d328:	f040 8145 	bne.w	800d5b6 <m2m_ip_cb+0x5d6>
            if((strRecvReply.sock >= 0) && (strRecvReply.sock < MAX_SOCKET))
 800d32c:	f997 3094 	ldrsb.w	r3, [r7, #148]	@ 0x94
 800d330:	2b00      	cmp	r3, #0
 800d332:	f2c0 8140 	blt.w	800d5b6 <m2m_ip_cb+0x5d6>
 800d336:	f997 3094 	ldrsb.w	r3, [r7, #148]	@ 0x94
 800d33a:	2b0a      	cmp	r3, #10
 800d33c:	f300 813b 	bgt.w	800d5b6 <m2m_ip_cb+0x5d6>
                uint16 u16SessionID = 0;
 800d340:	2300      	movs	r3, #0
 800d342:	f8a7 30da 	strh.w	r3, [r7, #218]	@ 0xda
                sock            = strRecvReply.sock;
 800d346:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 800d34a:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
                u16SessionID = strRecvReply.u16SessionID;
 800d34e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d352:	f8a7 30da 	strh.w	r3, [r7, #218]	@ 0xda
                M2M_DBG("recv callback session ID = %d\r\n", u16SessionID);
 800d356:	f44f 72a3 	mov.w	r2, #326	@ 0x146
 800d35a:	499a      	ldr	r1, [pc, #616]	@ (800d5c4 <m2m_ip_cb+0x5e4>)
 800d35c:	489a      	ldr	r0, [pc, #616]	@ (800d5c8 <m2m_ip_cb+0x5e8>)
 800d35e:	f000 fe81 	bl	800e064 <iprintf>
 800d362:	f8b7 30da 	ldrh.w	r3, [r7, #218]	@ 0xda
 800d366:	4619      	mov	r1, r3
 800d368:	4898      	ldr	r0, [pc, #608]	@ (800d5cc <m2m_ip_cb+0x5ec>)
 800d36a:	f000 fe7b 	bl	800e064 <iprintf>
 800d36e:	200d      	movs	r0, #13
 800d370:	f000 fe8a 	bl	800e088 <putchar>
                gastrSockets[sock].bIsRecvPending = 0;
 800d374:	f997 30d9 	ldrsb.w	r3, [r7, #217]	@ 0xd9
 800d378:	4a95      	ldr	r2, [pc, #596]	@ (800d5d0 <m2m_ip_cb+0x5f0>)
 800d37a:	011b      	lsls	r3, r3, #4
 800d37c:	4413      	add	r3, r2
 800d37e:	330c      	adds	r3, #12
 800d380:	2200      	movs	r2, #0
 800d382:	701a      	strb	r2, [r3, #0]
                s16RecvStatus   = NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
 800d384:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800d388:	f8a7 30d6 	strh.w	r3, [r7, #214]	@ 0xd6
                u16DataOffset   = NM_BSP_B_L_16(strRecvReply.u16DataOffset);
 800d38c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d390:	f8a7 30d4 	strh.w	r3, [r7, #212]	@ 0xd4
                strRecvMsg.strRemoteAddr.sin_port           = strRecvReply.strRemoteAddr.u16Port;
 800d394:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d398:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
                strRecvMsg.strRemoteAddr.sin_addr.s_addr    = strRecvReply.strRemoteAddr.u32IPAddr;
 800d39c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d3a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
                if(u16SessionID == gastrSockets[sock].u16SessionID)
 800d3a2:	f997 30d9 	ldrsb.w	r3, [r7, #217]	@ 0xd9
 800d3a6:	4a8a      	ldr	r2, [pc, #552]	@ (800d5d0 <m2m_ip_cb+0x5f0>)
 800d3a8:	011b      	lsls	r3, r3, #4
 800d3aa:	4413      	add	r3, r2
 800d3ac:	3306      	adds	r3, #6
 800d3ae:	881b      	ldrh	r3, [r3, #0]
 800d3b0:	b29b      	uxth	r3, r3
 800d3b2:	f8b7 20da 	ldrh.w	r2, [r7, #218]	@ 0xda
 800d3b6:	429a      	cmp	r2, r3
 800d3b8:	d133      	bne.n	800d422 <m2m_ip_cb+0x442>
                    if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
 800d3ba:	f9b7 30d6 	ldrsh.w	r3, [r7, #214]	@ 0xd6
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	dd1a      	ble.n	800d3f8 <m2m_ip_cb+0x418>
 800d3c2:	f9b7 20d6 	ldrsh.w	r2, [r7, #214]	@ 0xd6
 800d3c6:	88bb      	ldrh	r3, [r7, #4]
 800d3c8:	429a      	cmp	r2, r3
 800d3ca:	da15      	bge.n	800d3f8 <m2m_ip_cb+0x418>
                        u32Address += u16DataOffset;
 800d3cc:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	@ 0xd4
 800d3d0:	683a      	ldr	r2, [r7, #0]
 800d3d2:	4413      	add	r3, r2
 800d3d4:	603b      	str	r3, [r7, #0]
                        u16ReadSize = (uint16)s16RecvStatus;
 800d3d6:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	@ 0xd6
 800d3da:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
                        Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
 800d3de:	f897 20e4 	ldrb.w	r2, [r7, #228]	@ 0xe4
 800d3e2:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 800d3e6:	f997 00d9 	ldrsb.w	r0, [r7, #217]	@ 0xd9
 800d3ea:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	@ 0xdc
 800d3ee:	9300      	str	r3, [sp, #0]
 800d3f0:	683b      	ldr	r3, [r7, #0]
 800d3f2:	f7ff fd57 	bl	800cea4 <Socket_ReadSocketData>
    {
 800d3f6:	e0de      	b.n	800d5b6 <m2m_ip_cb+0x5d6>
                        strRecvMsg.s16BufferSize    = s16RecvStatus;
 800d3f8:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	@ 0xd6
 800d3fc:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
                        strRecvMsg.pu8Buffer        = NULL;
 800d400:	2300      	movs	r3, #0
 800d402:	673b      	str	r3, [r7, #112]	@ 0x70
                        if(gpfAppSocketCb)
 800d404:	4b73      	ldr	r3, [pc, #460]	@ (800d5d4 <m2m_ip_cb+0x5f4>)
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	f000 80d4 	beq.w	800d5b6 <m2m_ip_cb+0x5d6>
                            gpfAppSocketCb(sock, u8CallbackMsgID, &strRecvMsg);
 800d40e:	4b71      	ldr	r3, [pc, #452]	@ (800d5d4 <m2m_ip_cb+0x5f4>)
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800d416:	f897 10e4 	ldrb.w	r1, [r7, #228]	@ 0xe4
 800d41a:	f997 00d9 	ldrsb.w	r0, [r7, #217]	@ 0xd9
 800d41e:	4798      	blx	r3
    {
 800d420:	e0c9      	b.n	800d5b6 <m2m_ip_cb+0x5d6>
                    M2M_DBG("Discard recv callback %d %d \r\n", u16SessionID, gastrSockets[sock].u16SessionID);
 800d422:	f240 126d 	movw	r2, #365	@ 0x16d
 800d426:	4967      	ldr	r1, [pc, #412]	@ (800d5c4 <m2m_ip_cb+0x5e4>)
 800d428:	4867      	ldr	r0, [pc, #412]	@ (800d5c8 <m2m_ip_cb+0x5e8>)
 800d42a:	f000 fe1b 	bl	800e064 <iprintf>
 800d42e:	f8b7 10da 	ldrh.w	r1, [r7, #218]	@ 0xda
 800d432:	f997 30d9 	ldrsb.w	r3, [r7, #217]	@ 0xd9
 800d436:	4a66      	ldr	r2, [pc, #408]	@ (800d5d0 <m2m_ip_cb+0x5f0>)
 800d438:	011b      	lsls	r3, r3, #4
 800d43a:	4413      	add	r3, r2
 800d43c:	3306      	adds	r3, #6
 800d43e:	881b      	ldrh	r3, [r3, #0]
 800d440:	b29b      	uxth	r3, r3
 800d442:	461a      	mov	r2, r3
 800d444:	4864      	ldr	r0, [pc, #400]	@ (800d5d8 <m2m_ip_cb+0x5f8>)
 800d446:	f000 fe0d 	bl	800e064 <iprintf>
 800d44a:	200d      	movs	r0, #13
 800d44c:	f000 fe1c 	bl	800e088 <putchar>
                    if(u16ReadSize < u16BufferSize)
 800d450:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 800d454:	88bb      	ldrh	r3, [r7, #4]
 800d456:	429a      	cmp	r2, r3
 800d458:	f080 80ad 	bcs.w	800d5b6 <m2m_ip_cb+0x5d6>
                        if(hif_receive(0, NULL, 0, 1) != M2M_SUCCESS)
 800d45c:	2301      	movs	r3, #1
 800d45e:	2200      	movs	r2, #0
 800d460:	2100      	movs	r1, #0
 800d462:	2000      	movs	r0, #0
 800d464:	f7fd f846 	bl	800a4f4 <hif_receive>
 800d468:	4603      	mov	r3, r0
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	f000 80a3 	beq.w	800d5b6 <m2m_ip_cb+0x5d6>
                            M2M_ERR("hif rx done failed\n");
 800d470:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 800d474:	4953      	ldr	r1, [pc, #332]	@ (800d5c4 <m2m_ip_cb+0x5e4>)
 800d476:	4859      	ldr	r0, [pc, #356]	@ (800d5dc <m2m_ip_cb+0x5fc>)
 800d478:	f000 fdf4 	bl	800e064 <iprintf>
 800d47c:	4858      	ldr	r0, [pc, #352]	@ (800d5e0 <m2m_ip_cb+0x600>)
 800d47e:	f000 fe61 	bl	800e144 <puts>
 800d482:	200d      	movs	r0, #13
 800d484:	f000 fe00 	bl	800e088 <putchar>
    {
 800d488:	e095      	b.n	800d5b6 <m2m_ip_cb+0x5d6>
    else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
 800d48a:	79fb      	ldrb	r3, [r7, #7]
 800d48c:	2b45      	cmp	r3, #69	@ 0x45
 800d48e:	d005      	beq.n	800d49c <m2m_ip_cb+0x4bc>
 800d490:	79fb      	ldrb	r3, [r7, #7]
 800d492:	2b47      	cmp	r3, #71	@ 0x47
 800d494:	d002      	beq.n	800d49c <m2m_ip_cb+0x4bc>
 800d496:	79fb      	ldrb	r3, [r7, #7]
 800d498:	2b4c      	cmp	r3, #76	@ 0x4c
 800d49a:	d16a      	bne.n	800d572 <m2m_ip_cb+0x592>
        uint8           u8CallbackMsgID = SOCKET_MSG_SEND;
 800d49c:	2307      	movs	r3, #7
 800d49e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        if(u8OpCode == SOCKET_CMD_SENDTO)
 800d4a2:	79fb      	ldrb	r3, [r7, #7]
 800d4a4:	2b47      	cmp	r3, #71	@ 0x47
 800d4a6:	d102      	bne.n	800d4ae <m2m_ip_cb+0x4ce>
            u8CallbackMsgID = SOCKET_MSG_SENDTO;
 800d4a8:	2308      	movs	r3, #8
 800d4aa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        if(hif_receive(u32Address, (uint8 *)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
 800d4ae:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	2208      	movs	r2, #8
 800d4b6:	6838      	ldr	r0, [r7, #0]
 800d4b8:	f7fd f81c 	bl	800a4f4 <hif_receive>
 800d4bc:	4603      	mov	r3, r0
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d17b      	bne.n	800d5ba <m2m_ip_cb+0x5da>
            if((strReply.sock >=0) && (strReply.sock < MAX_SOCKET))
 800d4c2:	f997 3064 	ldrsb.w	r3, [r7, #100]	@ 0x64
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	db77      	blt.n	800d5ba <m2m_ip_cb+0x5da>
 800d4ca:	f997 3064 	ldrsb.w	r3, [r7, #100]	@ 0x64
 800d4ce:	2b0a      	cmp	r3, #10
 800d4d0:	dc73      	bgt.n	800d5ba <m2m_ip_cb+0x5da>
                uint16 u16SessionID = 0;
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0
                sock = strReply.sock;
 800d4d8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800d4dc:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
                u16SessionID = strReply.u16SessionID;
 800d4e0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800d4e4:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0
                M2M_DBG("send callback session ID = %d\r\n", u16SessionID);
 800d4e8:	f240 1287 	movw	r2, #391	@ 0x187
 800d4ec:	4935      	ldr	r1, [pc, #212]	@ (800d5c4 <m2m_ip_cb+0x5e4>)
 800d4ee:	4836      	ldr	r0, [pc, #216]	@ (800d5c8 <m2m_ip_cb+0x5e8>)
 800d4f0:	f000 fdb8 	bl	800e064 <iprintf>
 800d4f4:	f8b7 30e0 	ldrh.w	r3, [r7, #224]	@ 0xe0
 800d4f8:	4619      	mov	r1, r3
 800d4fa:	483a      	ldr	r0, [pc, #232]	@ (800d5e4 <m2m_ip_cb+0x604>)
 800d4fc:	f000 fdb2 	bl	800e064 <iprintf>
 800d500:	200d      	movs	r0, #13
 800d502:	f000 fdc1 	bl	800e088 <putchar>
                s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
 800d506:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 800d50a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
                if(u16SessionID == gastrSockets[sock].u16SessionID)
 800d50e:	f997 30df 	ldrsb.w	r3, [r7, #223]	@ 0xdf
 800d512:	4a2f      	ldr	r2, [pc, #188]	@ (800d5d0 <m2m_ip_cb+0x5f0>)
 800d514:	011b      	lsls	r3, r3, #4
 800d516:	4413      	add	r3, r2
 800d518:	3306      	adds	r3, #6
 800d51a:	881b      	ldrh	r3, [r3, #0]
 800d51c:	b29b      	uxth	r3, r3
 800d51e:	f8b7 20e0 	ldrh.w	r2, [r7, #224]	@ 0xe0
 800d522:	429a      	cmp	r2, r3
 800d524:	d10d      	bne.n	800d542 <m2m_ip_cb+0x562>
                    if(gpfAppSocketCb)
 800d526:	4b2b      	ldr	r3, [pc, #172]	@ (800d5d4 <m2m_ip_cb+0x5f4>)
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d045      	beq.n	800d5ba <m2m_ip_cb+0x5da>
                        gpfAppSocketCb(sock, u8CallbackMsgID, &s16Rcvd);
 800d52e:	4b29      	ldr	r3, [pc, #164]	@ (800d5d4 <m2m_ip_cb+0x5f4>)
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	f107 026e 	add.w	r2, r7, #110	@ 0x6e
 800d536:	f897 10e3 	ldrb.w	r1, [r7, #227]	@ 0xe3
 800d53a:	f997 00df 	ldrsb.w	r0, [r7, #223]	@ 0xdf
 800d53e:	4798      	blx	r3
    {
 800d540:	e03b      	b.n	800d5ba <m2m_ip_cb+0x5da>
                    M2M_DBG("Discard send callback %d %d \r\n", u16SessionID, gastrSockets[sock].u16SessionID);
 800d542:	f44f 72c9 	mov.w	r2, #402	@ 0x192
 800d546:	491f      	ldr	r1, [pc, #124]	@ (800d5c4 <m2m_ip_cb+0x5e4>)
 800d548:	481f      	ldr	r0, [pc, #124]	@ (800d5c8 <m2m_ip_cb+0x5e8>)
 800d54a:	f000 fd8b 	bl	800e064 <iprintf>
 800d54e:	f8b7 10e0 	ldrh.w	r1, [r7, #224]	@ 0xe0
 800d552:	f997 30df 	ldrsb.w	r3, [r7, #223]	@ 0xdf
 800d556:	4a1e      	ldr	r2, [pc, #120]	@ (800d5d0 <m2m_ip_cb+0x5f0>)
 800d558:	011b      	lsls	r3, r3, #4
 800d55a:	4413      	add	r3, r2
 800d55c:	3306      	adds	r3, #6
 800d55e:	881b      	ldrh	r3, [r3, #0]
 800d560:	b29b      	uxth	r3, r3
 800d562:	461a      	mov	r2, r3
 800d564:	4820      	ldr	r0, [pc, #128]	@ (800d5e8 <m2m_ip_cb+0x608>)
 800d566:	f000 fd7d 	bl	800e064 <iprintf>
 800d56a:	200d      	movs	r0, #13
 800d56c:	f000 fd8c 	bl	800e088 <putchar>
    {
 800d570:	e023      	b.n	800d5ba <m2m_ip_cb+0x5da>
    else if(u8OpCode == SOCKET_CMD_PING)
 800d572:	79fb      	ldrb	r3, [r7, #7]
 800d574:	2b52      	cmp	r3, #82	@ 0x52
 800d576:	d121      	bne.n	800d5bc <m2m_ip_cb+0x5dc>
        if(hif_receive(u32Address, (uint8 *)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
 800d578:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800d57c:	2301      	movs	r3, #1
 800d57e:	2214      	movs	r2, #20
 800d580:	6838      	ldr	r0, [r7, #0]
 800d582:	f7fc ffb7 	bl	800a4f4 <hif_receive>
 800d586:	4603      	mov	r3, r0
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d117      	bne.n	800d5bc <m2m_ip_cb+0x5dc>
            if((gu32PingId == strPingReply.u32CmdPrivate) && (gfpPingCb != NULL))
 800d58c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d58e:	4b17      	ldr	r3, [pc, #92]	@ (800d5ec <m2m_ip_cb+0x60c>)
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	429a      	cmp	r2, r3
 800d594:	d112      	bne.n	800d5bc <m2m_ip_cb+0x5dc>
 800d596:	4b16      	ldr	r3, [pc, #88]	@ (800d5f0 <m2m_ip_cb+0x610>)
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d00e      	beq.n	800d5bc <m2m_ip_cb+0x5dc>
                gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
 800d59e:	4b14      	ldr	r3, [pc, #80]	@ (800d5f0 <m2m_ip_cb+0x610>)
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d5a4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d5a6:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800d5aa:	4798      	blx	r3
}
 800d5ac:	e006      	b.n	800d5bc <m2m_ip_cb+0x5dc>
    {
 800d5ae:	bf00      	nop
 800d5b0:	e004      	b.n	800d5bc <m2m_ip_cb+0x5dc>
    {
 800d5b2:	bf00      	nop
 800d5b4:	e002      	b.n	800d5bc <m2m_ip_cb+0x5dc>
    {
 800d5b6:	bf00      	nop
 800d5b8:	e000      	b.n	800d5bc <m2m_ip_cb+0x5dc>
    {
 800d5ba:	bf00      	nop
}
 800d5bc:	bf00      	nop
 800d5be:	37e8      	adds	r7, #232	@ 0xe8
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}
 800d5c4:	08010378 	.word	0x08010378
 800d5c8:	0800fea4 	.word	0x0800fea4
 800d5cc:	0800fed4 	.word	0x0800fed4
 800d5d0:	20000c18 	.word	0x20000c18
 800d5d4:	20000ccc 	.word	0x20000ccc
 800d5d8:	0800fef4 	.word	0x0800fef4
 800d5dc:	0800fe80 	.word	0x0800fe80
 800d5e0:	0800ff14 	.word	0x0800ff14
 800d5e4:	0800ff28 	.word	0x0800ff28
 800d5e8:	0800ff48 	.word	0x0800ff48
 800d5ec:	20000cdc 	.word	0x20000cdc
 800d5f0:	20000cd8 	.word	0x20000cd8

0800d5f4 <socketInit>:

Date
        4 June 2012
*********************************************************************/
void socketInit(void)
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	af00      	add	r7, sp, #0
    if(gbSocketInit == 0)
 800d5f8:	4b0a      	ldr	r3, [pc, #40]	@ (800d624 <socketInit+0x30>)
 800d5fa:	781b      	ldrb	r3, [r3, #0]
 800d5fc:	b2db      	uxtb	r3, r3
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d10e      	bne.n	800d620 <socketInit+0x2c>
    {
        m2m_memset((uint8 *)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
 800d602:	22b0      	movs	r2, #176	@ 0xb0
 800d604:	2100      	movs	r1, #0
 800d606:	4808      	ldr	r0, [pc, #32]	@ (800d628 <socketInit+0x34>)
 800d608:	f7fc fa4a 	bl	8009aa0 <m2m_memset>
        hif_register_cb(M2M_REQ_GROUP_IP, m2m_ip_cb);
 800d60c:	4907      	ldr	r1, [pc, #28]	@ (800d62c <socketInit+0x38>)
 800d60e:	2002      	movs	r0, #2
 800d610:	f7fd f806 	bl	800a620 <hif_register_cb>
        gbSocketInit    = 1;
 800d614:	4b03      	ldr	r3, [pc, #12]	@ (800d624 <socketInit+0x30>)
 800d616:	2201      	movs	r2, #1
 800d618:	701a      	strb	r2, [r3, #0]
        gu16SessionID   = 0;
 800d61a:	4b05      	ldr	r3, [pc, #20]	@ (800d630 <socketInit+0x3c>)
 800d61c:	2200      	movs	r2, #0
 800d61e:	801a      	strh	r2, [r3, #0]
    }
}
 800d620:	bf00      	nop
 800d622:	bd80      	pop	{r7, pc}
 800d624:	20000cd4 	.word	0x20000cd4
 800d628:	20000c18 	.word	0x20000c18
 800d62c:	0800cfe1 	.word	0x0800cfe1
 800d630:	20000cc8 	.word	0x20000cc8

0800d634 <registerSocketCallback>:

Date
        4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
 800d634:	b480      	push	{r7}
 800d636:	b083      	sub	sp, #12
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
 800d63c:	6039      	str	r1, [r7, #0]
    gpfAppSocketCb  = pfAppSocketCb;
 800d63e:	4a06      	ldr	r2, [pc, #24]	@ (800d658 <registerSocketCallback+0x24>)
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	6013      	str	r3, [r2, #0]
    gpfAppResolveCb = pfAppResolveCb;
 800d644:	4a05      	ldr	r2, [pc, #20]	@ (800d65c <registerSocketCallback+0x28>)
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	6013      	str	r3, [r2, #0]
}
 800d64a:	bf00      	nop
 800d64c:	370c      	adds	r7, #12
 800d64e:	46bd      	mov	sp, r7
 800d650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d654:	4770      	bx	lr
 800d656:	bf00      	nop
 800d658:	20000ccc 	.word	0x20000ccc
 800d65c:	20000cd0 	.word	0x20000cd0

0800d660 <socket>:

Date
        4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Config)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b08c      	sub	sp, #48	@ 0x30
 800d664:	af04      	add	r7, sp, #16
 800d666:	4603      	mov	r3, r0
 800d668:	80fb      	strh	r3, [r7, #6]
 800d66a:	460b      	mov	r3, r1
 800d66c:	717b      	strb	r3, [r7, #5]
 800d66e:	4613      	mov	r3, r2
 800d670:	713b      	strb	r3, [r7, #4]
    SOCKET                  sock = -1;
 800d672:	23ff      	movs	r3, #255	@ 0xff
 800d674:	77fb      	strb	r3, [r7, #31]
    volatile tstrSocket     *pstrSock;
    static volatile uint8   u8NextTcpSock   = 0;
    static volatile uint8   u8NextUdpSock   = 0;

    /* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
    if(u16Domain == AF_INET)
 800d676:	88fb      	ldrh	r3, [r7, #6]
 800d678:	2b02      	cmp	r3, #2
 800d67a:	f040 80b7 	bne.w	800d7ec <socket+0x18c>
    {
        if(u8Type == SOCK_STREAM)
 800d67e:	797b      	ldrb	r3, [r7, #5]
 800d680:	2b01      	cmp	r3, #1
 800d682:	d12d      	bne.n	800d6e0 <socket+0x80>
        {
            for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
 800d684:	2300      	movs	r3, #0
 800d686:	77bb      	strb	r3, [r7, #30]
 800d688:	e026      	b.n	800d6d8 <socket+0x78>
            {
                u8SockID    = u8NextTcpSock;
 800d68a:	4b5b      	ldr	r3, [pc, #364]	@ (800d7f8 <socket+0x198>)
 800d68c:	781b      	ldrb	r3, [r3, #0]
 800d68e:	74fb      	strb	r3, [r7, #19]
                pstrSock    = &gastrSockets[u8NextTcpSock];
 800d690:	4b59      	ldr	r3, [pc, #356]	@ (800d7f8 <socket+0x198>)
 800d692:	781b      	ldrb	r3, [r3, #0]
 800d694:	b2db      	uxtb	r3, r3
 800d696:	011b      	lsls	r3, r3, #4
 800d698:	4a58      	ldr	r2, [pc, #352]	@ (800d7fc <socket+0x19c>)
 800d69a:	4413      	add	r3, r2
 800d69c:	61bb      	str	r3, [r7, #24]
                u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
 800d69e:	4b56      	ldr	r3, [pc, #344]	@ (800d7f8 <socket+0x198>)
 800d6a0:	781b      	ldrb	r3, [r3, #0]
 800d6a2:	b2db      	uxtb	r3, r3
 800d6a4:	1c5a      	adds	r2, r3, #1
 800d6a6:	4b56      	ldr	r3, [pc, #344]	@ (800d800 <socket+0x1a0>)
 800d6a8:	fb83 1302 	smull	r1, r3, r3, r2
 800d6ac:	4413      	add	r3, r2
 800d6ae:	1099      	asrs	r1, r3, #2
 800d6b0:	17d3      	asrs	r3, r2, #31
 800d6b2:	1ac9      	subs	r1, r1, r3
 800d6b4:	460b      	mov	r3, r1
 800d6b6:	00db      	lsls	r3, r3, #3
 800d6b8:	1a5b      	subs	r3, r3, r1
 800d6ba:	1ad1      	subs	r1, r2, r3
 800d6bc:	b2ca      	uxtb	r2, r1
 800d6be:	4b4e      	ldr	r3, [pc, #312]	@ (800d7f8 <socket+0x198>)
 800d6c0:	701a      	strb	r2, [r3, #0]
                if(!pstrSock->bIsUsed)
 800d6c2:	69bb      	ldr	r3, [r7, #24]
 800d6c4:	7a9b      	ldrb	r3, [r3, #10]
 800d6c6:	b2db      	uxtb	r3, r3
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d102      	bne.n	800d6d2 <socket+0x72>
                {
                    sock = (SOCKET)u8SockID;
 800d6cc:	7cfb      	ldrb	r3, [r7, #19]
 800d6ce:	77fb      	strb	r3, [r7, #31]
                    break;
 800d6d0:	e036      	b.n	800d740 <socket+0xe0>
            for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
 800d6d2:	7fbb      	ldrb	r3, [r7, #30]
 800d6d4:	3301      	adds	r3, #1
 800d6d6:	77bb      	strb	r3, [r7, #30]
 800d6d8:	7fbb      	ldrb	r3, [r7, #30]
 800d6da:	2b06      	cmp	r3, #6
 800d6dc:	d9d5      	bls.n	800d68a <socket+0x2a>
 800d6de:	e02f      	b.n	800d740 <socket+0xe0>
                }
            }
        }
        else if(u8Type == SOCK_DGRAM)
 800d6e0:	797b      	ldrb	r3, [r7, #5]
 800d6e2:	2b02      	cmp	r3, #2
 800d6e4:	d12c      	bne.n	800d740 <socket+0xe0>
        {
            volatile tstrSocket *pastrUDPSockets = &gastrSockets[TCP_SOCK_MAX];
 800d6e6:	4b47      	ldr	r3, [pc, #284]	@ (800d804 <socket+0x1a4>)
 800d6e8:	617b      	str	r3, [r7, #20]
            for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	77bb      	strb	r3, [r7, #30]
 800d6ee:	e024      	b.n	800d73a <socket+0xda>
            {
                u8SockID        = u8NextUdpSock;
 800d6f0:	4b45      	ldr	r3, [pc, #276]	@ (800d808 <socket+0x1a8>)
 800d6f2:	781b      	ldrb	r3, [r3, #0]
 800d6f4:	74fb      	strb	r3, [r7, #19]
                pstrSock        = &pastrUDPSockets[u8NextUdpSock];
 800d6f6:	4b44      	ldr	r3, [pc, #272]	@ (800d808 <socket+0x1a8>)
 800d6f8:	781b      	ldrb	r3, [r3, #0]
 800d6fa:	b2db      	uxtb	r3, r3
 800d6fc:	011b      	lsls	r3, r3, #4
 800d6fe:	697a      	ldr	r2, [r7, #20]
 800d700:	4413      	add	r3, r2
 800d702:	61bb      	str	r3, [r7, #24]
                u8NextUdpSock   = (u8NextUdpSock + 1) % UDP_SOCK_MAX;
 800d704:	4b40      	ldr	r3, [pc, #256]	@ (800d808 <socket+0x1a8>)
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	b2db      	uxtb	r3, r3
 800d70a:	3301      	adds	r3, #1
 800d70c:	425a      	negs	r2, r3
 800d70e:	f003 0303 	and.w	r3, r3, #3
 800d712:	f002 0203 	and.w	r2, r2, #3
 800d716:	bf58      	it	pl
 800d718:	4253      	negpl	r3, r2
 800d71a:	b2da      	uxtb	r2, r3
 800d71c:	4b3a      	ldr	r3, [pc, #232]	@ (800d808 <socket+0x1a8>)
 800d71e:	701a      	strb	r2, [r3, #0]
                if(!pstrSock->bIsUsed)
 800d720:	69bb      	ldr	r3, [r7, #24]
 800d722:	7a9b      	ldrb	r3, [r3, #10]
 800d724:	b2db      	uxtb	r3, r3
 800d726:	2b00      	cmp	r3, #0
 800d728:	d104      	bne.n	800d734 <socket+0xd4>
                {
                    sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
 800d72a:	7cfb      	ldrb	r3, [r7, #19]
 800d72c:	3307      	adds	r3, #7
 800d72e:	b2db      	uxtb	r3, r3
 800d730:	77fb      	strb	r3, [r7, #31]
                    break;
 800d732:	e005      	b.n	800d740 <socket+0xe0>
            for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
 800d734:	7fbb      	ldrb	r3, [r7, #30]
 800d736:	3301      	adds	r3, #1
 800d738:	77bb      	strb	r3, [r7, #30]
 800d73a:	7fbb      	ldrb	r3, [r7, #30]
 800d73c:	2b03      	cmp	r3, #3
 800d73e:	d9d7      	bls.n	800d6f0 <socket+0x90>
                }
            }
        }

        if(sock >= 0)
 800d740:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d744:	2b00      	cmp	r3, #0
 800d746:	db51      	blt.n	800d7ec <socket+0x18c>
        {
            m2m_memset((uint8 *)pstrSock, 0, sizeof(tstrSocket));
 800d748:	2210      	movs	r2, #16
 800d74a:	2100      	movs	r1, #0
 800d74c:	69b8      	ldr	r0, [r7, #24]
 800d74e:	f7fc f9a7 	bl	8009aa0 <m2m_memset>
            pstrSock->bIsUsed = 1;
 800d752:	69bb      	ldr	r3, [r7, #24]
 800d754:	2201      	movs	r2, #1
 800d756:	729a      	strb	r2, [r3, #10]

            /* The session ID is used to distinguish different socket connections
                by comparing the assigned session ID to the one reported by the firmware*/
            ++gu16SessionID;
 800d758:	4b2c      	ldr	r3, [pc, #176]	@ (800d80c <socket+0x1ac>)
 800d75a:	881b      	ldrh	r3, [r3, #0]
 800d75c:	b29b      	uxth	r3, r3
 800d75e:	3301      	adds	r3, #1
 800d760:	b29a      	uxth	r2, r3
 800d762:	4b2a      	ldr	r3, [pc, #168]	@ (800d80c <socket+0x1ac>)
 800d764:	801a      	strh	r2, [r3, #0]
            if(gu16SessionID == 0)
 800d766:	4b29      	ldr	r3, [pc, #164]	@ (800d80c <socket+0x1ac>)
 800d768:	881b      	ldrh	r3, [r3, #0]
 800d76a:	b29b      	uxth	r3, r3
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d106      	bne.n	800d77e <socket+0x11e>
                ++gu16SessionID;
 800d770:	4b26      	ldr	r3, [pc, #152]	@ (800d80c <socket+0x1ac>)
 800d772:	881b      	ldrh	r3, [r3, #0]
 800d774:	b29b      	uxth	r3, r3
 800d776:	3301      	adds	r3, #1
 800d778:	b29a      	uxth	r2, r3
 800d77a:	4b24      	ldr	r3, [pc, #144]	@ (800d80c <socket+0x1ac>)
 800d77c:	801a      	strh	r2, [r3, #0]

            pstrSock->u16SessionID = gu16SessionID;
 800d77e:	4b23      	ldr	r3, [pc, #140]	@ (800d80c <socket+0x1ac>)
 800d780:	881b      	ldrh	r3, [r3, #0]
 800d782:	b29a      	uxth	r2, r3
 800d784:	69bb      	ldr	r3, [r7, #24]
 800d786:	80da      	strh	r2, [r3, #6]
            M2M_INFO("Socket %d session ID = %d\r\n", sock, gu16SessionID);
 800d788:	4821      	ldr	r0, [pc, #132]	@ (800d810 <socket+0x1b0>)
 800d78a:	f000 fc6b 	bl	800e064 <iprintf>
 800d78e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d792:	4a1e      	ldr	r2, [pc, #120]	@ (800d80c <socket+0x1ac>)
 800d794:	8812      	ldrh	r2, [r2, #0]
 800d796:	b292      	uxth	r2, r2
 800d798:	4619      	mov	r1, r3
 800d79a:	481e      	ldr	r0, [pc, #120]	@ (800d814 <socket+0x1b4>)
 800d79c:	f000 fc62 	bl	800e064 <iprintf>
 800d7a0:	200d      	movs	r0, #13
 800d7a2:	f000 fc71 	bl	800e088 <putchar>

            if((u8Type == SOCK_STREAM) && (u8Config != SOCKET_CONFIG_SSL_OFF))
 800d7a6:	797b      	ldrb	r3, [r7, #5]
 800d7a8:	2b01      	cmp	r3, #1
 800d7aa:	d11f      	bne.n	800d7ec <socket+0x18c>
 800d7ac:	793b      	ldrb	r3, [r7, #4]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d01c      	beq.n	800d7ec <socket+0x18c>
            {
                tstrSSLSocketCreateCmd  strSSLCreate;
                strSSLCreate.sslSock = sock;
 800d7b2:	7ffb      	ldrb	r3, [r7, #31]
 800d7b4:	733b      	strb	r3, [r7, #12]
                SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8 *)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
 800d7b6:	f107 020c 	add.w	r2, r7, #12
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	9302      	str	r3, [sp, #8]
 800d7be:	2300      	movs	r3, #0
 800d7c0:	9301      	str	r3, [sp, #4]
 800d7c2:	2300      	movs	r3, #0
 800d7c4:	9300      	str	r3, [sp, #0]
 800d7c6:	2304      	movs	r3, #4
 800d7c8:	2150      	movs	r1, #80	@ 0x50
 800d7ca:	2002      	movs	r0, #2
 800d7cc:	f7fc fada 	bl	8009d84 <hif_send>

                pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
 800d7d0:	69bb      	ldr	r3, [r7, #24]
 800d7d2:	2221      	movs	r2, #33	@ 0x21
 800d7d4:	72da      	strb	r2, [r3, #11]
                if(u8Config == SOCKET_CONFIG_SSL_DELAY)
 800d7d6:	793b      	ldrb	r3, [r7, #4]
 800d7d8:	2b02      	cmp	r3, #2
 800d7da:	d107      	bne.n	800d7ec <socket+0x18c>
                    pstrSock->u8SSLFlags |= SSL_FLAGS_DELAY;
 800d7dc:	69bb      	ldr	r3, [r7, #24]
 800d7de:	7adb      	ldrb	r3, [r3, #11]
 800d7e0:	b2db      	uxtb	r3, r3
 800d7e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d7e6:	b2da      	uxtb	r2, r3
 800d7e8:	69bb      	ldr	r3, [r7, #24]
 800d7ea:	72da      	strb	r2, [r3, #11]
            }
        }
    }
    return sock;
 800d7ec:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	3720      	adds	r7, #32
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd80      	pop	{r7, pc}
 800d7f8:	20000ce0 	.word	0x20000ce0
 800d7fc:	20000c18 	.word	0x20000c18
 800d800:	92492493 	.word	0x92492493
 800d804:	20000c88 	.word	0x20000c88
 800d808:	20000ce1 	.word	0x20000ce1
 800d80c:	20000cc8 	.word	0x20000cc8
 800d810:	0800ff68 	.word	0x0800ff68
 800d814:	0800feb8 	.word	0x0800feb8

0800d818 <connect>:

Date
        5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
 800d818:	b580      	push	{r7, lr}
 800d81a:	b08a      	sub	sp, #40	@ 0x28
 800d81c:	af04      	add	r7, sp, #16
 800d81e:	4603      	mov	r3, r0
 800d820:	6039      	str	r1, [r7, #0]
 800d822:	71fb      	strb	r3, [r7, #7]
 800d824:	4613      	mov	r3, r2
 800d826:	71bb      	strb	r3, [r7, #6]
    sint8   s8Ret = SOCK_ERR_INVALID_ARG;
 800d828:	23fa      	movs	r3, #250	@ 0xfa
 800d82a:	75fb      	strb	r3, [r7, #23]
    if((sock >= 0) && (sock < MAX_SOCKET) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
 800d82c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d830:	2b00      	cmp	r3, #0
 800d832:	db53      	blt.n	800d8dc <connect+0xc4>
 800d834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d838:	2b0a      	cmp	r3, #10
 800d83a:	dc4f      	bgt.n	800d8dc <connect+0xc4>
 800d83c:	683b      	ldr	r3, [r7, #0]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d04c      	beq.n	800d8dc <connect+0xc4>
 800d842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d846:	4a28      	ldr	r2, [pc, #160]	@ (800d8e8 <connect+0xd0>)
 800d848:	011b      	lsls	r3, r3, #4
 800d84a:	4413      	add	r3, r2
 800d84c:	330a      	adds	r3, #10
 800d84e:	781b      	ldrb	r3, [r3, #0]
 800d850:	b2db      	uxtb	r3, r3
 800d852:	2b01      	cmp	r3, #1
 800d854:	d142      	bne.n	800d8dc <connect+0xc4>
 800d856:	79bb      	ldrb	r3, [r7, #6]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d03f      	beq.n	800d8dc <connect+0xc4>
    {
        tstrConnectCmd  strConnect;
        uint8           u8Cmd = SOCKET_CMD_CONNECT;
 800d85c:	2344      	movs	r3, #68	@ 0x44
 800d85e:	75bb      	strb	r3, [r7, #22]
        if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
 800d860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d864:	4a20      	ldr	r2, [pc, #128]	@ (800d8e8 <connect+0xd0>)
 800d866:	011b      	lsls	r3, r3, #4
 800d868:	4413      	add	r3, r2
 800d86a:	330b      	adds	r3, #11
 800d86c:	781b      	ldrb	r3, [r3, #0]
 800d86e:	b2db      	uxtb	r3, r3
 800d870:	f003 0301 	and.w	r3, r3, #1
 800d874:	2b00      	cmp	r3, #0
 800d876:	d00a      	beq.n	800d88e <connect+0x76>
        {
            u8Cmd = SOCKET_CMD_SSL_CONNECT;
 800d878:	234b      	movs	r3, #75	@ 0x4b
 800d87a:	75bb      	strb	r3, [r7, #22]
            strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
 800d87c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d880:	4a19      	ldr	r2, [pc, #100]	@ (800d8e8 <connect+0xd0>)
 800d882:	011b      	lsls	r3, r3, #4
 800d884:	4413      	add	r3, r2
 800d886:	330b      	adds	r3, #11
 800d888:	781b      	ldrb	r3, [r3, #0]
 800d88a:	b2db      	uxtb	r3, r3
 800d88c:	747b      	strb	r3, [r7, #17]
        }
        strConnect.sock = sock;
 800d88e:	79fb      	ldrb	r3, [r7, #7]
 800d890:	743b      	strb	r3, [r7, #16]
        m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
 800d892:	f107 0308 	add.w	r3, r7, #8
 800d896:	2208      	movs	r2, #8
 800d898:	6839      	ldr	r1, [r7, #0]
 800d89a:	4618      	mov	r0, r3
 800d89c:	f7fc f8e0 	bl	8009a60 <m2m_memcpy>

        strConnect.u16SessionID     = gastrSockets[sock].u16SessionID;
 800d8a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d8a4:	4a10      	ldr	r2, [pc, #64]	@ (800d8e8 <connect+0xd0>)
 800d8a6:	011b      	lsls	r3, r3, #4
 800d8a8:	4413      	add	r3, r2
 800d8aa:	3306      	adds	r3, #6
 800d8ac:	881b      	ldrh	r3, [r3, #0]
 800d8ae:	b29b      	uxth	r3, r3
 800d8b0:	827b      	strh	r3, [r7, #18]
        s8Ret = SOCKET_REQUEST(u8Cmd, (uint8 *)&strConnect, sizeof(tstrConnectCmd), NULL, 0, 0);
 800d8b2:	f107 0208 	add.w	r2, r7, #8
 800d8b6:	7db9      	ldrb	r1, [r7, #22]
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	9302      	str	r3, [sp, #8]
 800d8bc:	2300      	movs	r3, #0
 800d8be:	9301      	str	r3, [sp, #4]
 800d8c0:	2300      	movs	r3, #0
 800d8c2:	9300      	str	r3, [sp, #0]
 800d8c4:	230c      	movs	r3, #12
 800d8c6:	2002      	movs	r0, #2
 800d8c8:	f7fc fa5c 	bl	8009d84 <hif_send>
 800d8cc:	4603      	mov	r3, r0
 800d8ce:	75fb      	strb	r3, [r7, #23]
        if(s8Ret != SOCK_ERR_NO_ERROR)
 800d8d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d001      	beq.n	800d8dc <connect+0xc4>
        {
            s8Ret = SOCK_ERR_INVALID;
 800d8d8:	23f7      	movs	r3, #247	@ 0xf7
 800d8da:	75fb      	strb	r3, [r7, #23]
        }
    }
    return s8Ret;
 800d8dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d8e0:	4618      	mov	r0, r3
 800d8e2:	3718      	adds	r7, #24
 800d8e4:	46bd      	mov	sp, r7
 800d8e6:	bd80      	pop	{r7, pc}
 800d8e8:	20000c18 	.word	0x20000c18

0800d8ec <send>:

Date
        5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b08e      	sub	sp, #56	@ 0x38
 800d8f0:	af04      	add	r7, sp, #16
 800d8f2:	60b9      	str	r1, [r7, #8]
 800d8f4:	4611      	mov	r1, r2
 800d8f6:	461a      	mov	r2, r3
 800d8f8:	4603      	mov	r3, r0
 800d8fa:	73fb      	strb	r3, [r7, #15]
 800d8fc:	460b      	mov	r3, r1
 800d8fe:	81bb      	strh	r3, [r7, #12]
 800d900:	4613      	mov	r3, r2
 800d902:	80fb      	strh	r3, [r7, #6]
    sint16  s16Ret = SOCK_ERR_INVALID_ARG;
 800d904:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 800d908:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if((sock >= 0) && (sock < MAX_SOCKET) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
 800d90a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	db68      	blt.n	800d9e4 <send+0xf8>
 800d912:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d916:	2b0a      	cmp	r3, #10
 800d918:	dc64      	bgt.n	800d9e4 <send+0xf8>
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d061      	beq.n	800d9e4 <send+0xf8>
 800d920:	89bb      	ldrh	r3, [r7, #12]
 800d922:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 800d926:	d85d      	bhi.n	800d9e4 <send+0xf8>
 800d928:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d92c:	4a30      	ldr	r2, [pc, #192]	@ (800d9f0 <send+0x104>)
 800d92e:	011b      	lsls	r3, r3, #4
 800d930:	4413      	add	r3, r2
 800d932:	330a      	adds	r3, #10
 800d934:	781b      	ldrb	r3, [r3, #0]
 800d936:	b2db      	uxtb	r3, r3
 800d938:	2b01      	cmp	r3, #1
 800d93a:	d153      	bne.n	800d9e4 <send+0xf8>
    {
        uint16          u16DataOffset;
        tstrSendCmd     strSend;
        uint8           u8Cmd;

        u8Cmd           = SOCKET_CMD_SEND;
 800d93c:	2345      	movs	r3, #69	@ 0x45
 800d93e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        u16DataOffset   = TCP_TX_PACKET_OFFSET;
 800d942:	2350      	movs	r3, #80	@ 0x50
 800d944:	84bb      	strh	r3, [r7, #36]	@ 0x24

        strSend.sock            = sock;
 800d946:	7bfb      	ldrb	r3, [r7, #15]
 800d948:	743b      	strb	r3, [r7, #16]
        strSend.u16DataSize     = NM_BSP_B_L_16(u16SendLength);
 800d94a:	89bb      	ldrh	r3, [r7, #12]
 800d94c:	827b      	strh	r3, [r7, #18]
        strSend.u16SessionID    = gastrSockets[sock].u16SessionID;
 800d94e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d952:	4a27      	ldr	r2, [pc, #156]	@ (800d9f0 <send+0x104>)
 800d954:	011b      	lsls	r3, r3, #4
 800d956:	4413      	add	r3, r2
 800d958:	3306      	adds	r3, #6
 800d95a:	881b      	ldrh	r3, [r3, #0]
 800d95c:	b29b      	uxth	r3, r3
 800d95e:	83bb      	strh	r3, [r7, #28]

        if(sock >= TCP_SOCK_MAX)
 800d960:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d964:	2b06      	cmp	r3, #6
 800d966:	dd01      	ble.n	800d96c <send+0x80>
        {
            u16DataOffset = UDP_TX_PACKET_OFFSET;
 800d968:	2344      	movs	r3, #68	@ 0x44
 800d96a:	84bb      	strh	r3, [r7, #36]	@ 0x24
        }
        if(
                (gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
 800d96c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d970:	4a1f      	ldr	r2, [pc, #124]	@ (800d9f0 <send+0x104>)
 800d972:	011b      	lsls	r3, r3, #4
 800d974:	4413      	add	r3, r2
 800d976:	330b      	adds	r3, #11
 800d978:	781b      	ldrb	r3, [r3, #0]
 800d97a:	b2db      	uxtb	r3, r3
 800d97c:	f003 0301 	and.w	r3, r3, #1
        if(
 800d980:	2b00      	cmp	r3, #0
 800d982:	d015      	beq.n	800d9b0 <send+0xc4>
            &&  (!(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_DELAY))
 800d984:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d988:	4a19      	ldr	r2, [pc, #100]	@ (800d9f0 <send+0x104>)
 800d98a:	011b      	lsls	r3, r3, #4
 800d98c:	4413      	add	r3, r2
 800d98e:	330b      	adds	r3, #11
 800d990:	781b      	ldrb	r3, [r3, #0]
 800d992:	b2db      	uxtb	r3, r3
 800d994:	b25b      	sxtb	r3, r3
 800d996:	2b00      	cmp	r3, #0
 800d998:	db0a      	blt.n	800d9b0 <send+0xc4>
        )
        {
            u8Cmd           = SOCKET_CMD_SSL_SEND;
 800d99a:	234c      	movs	r3, #76	@ 0x4c
 800d99c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            u16DataOffset   = gastrSockets[sock].u16DataOffset;
 800d9a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d9a4:	4a12      	ldr	r2, [pc, #72]	@ (800d9f0 <send+0x104>)
 800d9a6:	011b      	lsls	r3, r3, #4
 800d9a8:	4413      	add	r3, r2
 800d9aa:	3308      	adds	r3, #8
 800d9ac:	881b      	ldrh	r3, [r3, #0]
 800d9ae:	84bb      	strh	r3, [r7, #36]	@ 0x24
        }

        s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8 *)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
 800d9b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d9b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d9b8:	b2d9      	uxtb	r1, r3
 800d9ba:	f107 0210 	add.w	r2, r7, #16
 800d9be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d9c0:	9302      	str	r3, [sp, #8]
 800d9c2:	89bb      	ldrh	r3, [r7, #12]
 800d9c4:	9301      	str	r3, [sp, #4]
 800d9c6:	68bb      	ldr	r3, [r7, #8]
 800d9c8:	9300      	str	r3, [sp, #0]
 800d9ca:	2310      	movs	r3, #16
 800d9cc:	2002      	movs	r0, #2
 800d9ce:	f7fc f9d9 	bl	8009d84 <hif_send>
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if(s16Ret != SOCK_ERR_NO_ERROR)
 800d9d6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d002      	beq.n	800d9e4 <send+0xf8>
        {
            s16Ret = SOCK_ERR_BUFFER_FULL;
 800d9de:	f64f 73f2 	movw	r3, #65522	@ 0xfff2
 800d9e2:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }
    }
    return s16Ret;
 800d9e4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	3728      	adds	r7, #40	@ 0x28
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	bd80      	pop	{r7, pc}
 800d9f0:	20000c18 	.word	0x20000c18

0800d9f4 <recv>:

Date
        5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b08c      	sub	sp, #48	@ 0x30
 800d9f8:	af04      	add	r7, sp, #16
 800d9fa:	60b9      	str	r1, [r7, #8]
 800d9fc:	607b      	str	r3, [r7, #4]
 800d9fe:	4603      	mov	r3, r0
 800da00:	73fb      	strb	r3, [r7, #15]
 800da02:	4613      	mov	r3, r2
 800da04:	81bb      	strh	r3, [r7, #12]
    sint16  s16Ret = SOCK_ERR_INVALID_ARG;
 800da06:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 800da0a:	83fb      	strh	r3, [r7, #30]

    if((sock >= 0) && (sock < MAX_SOCKET) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
 800da0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da10:	2b00      	cmp	r3, #0
 800da12:	db7d      	blt.n	800db10 <recv+0x11c>
 800da14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da18:	2b0a      	cmp	r3, #10
 800da1a:	dc79      	bgt.n	800db10 <recv+0x11c>
 800da1c:	68bb      	ldr	r3, [r7, #8]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d076      	beq.n	800db10 <recv+0x11c>
 800da22:	89bb      	ldrh	r3, [r7, #12]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d073      	beq.n	800db10 <recv+0x11c>
 800da28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da2c:	4a3b      	ldr	r2, [pc, #236]	@ (800db1c <recv+0x128>)
 800da2e:	011b      	lsls	r3, r3, #4
 800da30:	4413      	add	r3, r2
 800da32:	330a      	adds	r3, #10
 800da34:	781b      	ldrb	r3, [r3, #0]
 800da36:	b2db      	uxtb	r3, r3
 800da38:	2b01      	cmp	r3, #1
 800da3a:	d169      	bne.n	800db10 <recv+0x11c>
    {
        s16Ret = SOCK_ERR_NO_ERROR;
 800da3c:	2300      	movs	r3, #0
 800da3e:	83fb      	strh	r3, [r7, #30]
        gastrSockets[sock].pu8UserBuffer        = (uint8 *)pvRecvBuf;
 800da40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da44:	4a35      	ldr	r2, [pc, #212]	@ (800db1c <recv+0x128>)
 800da46:	011b      	lsls	r3, r3, #4
 800da48:	4413      	add	r3, r2
 800da4a:	68ba      	ldr	r2, [r7, #8]
 800da4c:	601a      	str	r2, [r3, #0]
        gastrSockets[sock].u16UserBufferSize    = u16BufLen;
 800da4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da52:	4a32      	ldr	r2, [pc, #200]	@ (800db1c <recv+0x128>)
 800da54:	011b      	lsls	r3, r3, #4
 800da56:	4413      	add	r3, r2
 800da58:	3304      	adds	r3, #4
 800da5a:	89ba      	ldrh	r2, [r7, #12]
 800da5c:	801a      	strh	r2, [r3, #0]

        if(!gastrSockets[sock].bIsRecvPending)
 800da5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da62:	4a2e      	ldr	r2, [pc, #184]	@ (800db1c <recv+0x128>)
 800da64:	011b      	lsls	r3, r3, #4
 800da66:	4413      	add	r3, r2
 800da68:	330c      	adds	r3, #12
 800da6a:	781b      	ldrb	r3, [r3, #0]
 800da6c:	b2db      	uxtb	r3, r3
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d14e      	bne.n	800db10 <recv+0x11c>
        {
            tstrRecvCmd strRecv;
            uint8       u8Cmd = SOCKET_CMD_RECV;
 800da72:	2346      	movs	r3, #70	@ 0x46
 800da74:	777b      	strb	r3, [r7, #29]

            gastrSockets[sock].bIsRecvPending = 1;
 800da76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da7a:	4a28      	ldr	r2, [pc, #160]	@ (800db1c <recv+0x128>)
 800da7c:	011b      	lsls	r3, r3, #4
 800da7e:	4413      	add	r3, r2
 800da80:	330c      	adds	r3, #12
 800da82:	2201      	movs	r2, #1
 800da84:	701a      	strb	r2, [r3, #0]
            if(
                    (gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
 800da86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da8a:	4a24      	ldr	r2, [pc, #144]	@ (800db1c <recv+0x128>)
 800da8c:	011b      	lsls	r3, r3, #4
 800da8e:	4413      	add	r3, r2
 800da90:	330b      	adds	r3, #11
 800da92:	781b      	ldrb	r3, [r3, #0]
 800da94:	b2db      	uxtb	r3, r3
 800da96:	f003 0301 	and.w	r3, r3, #1
            if(
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d00c      	beq.n	800dab8 <recv+0xc4>
                &&  (!(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_DELAY))
 800da9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800daa2:	4a1e      	ldr	r2, [pc, #120]	@ (800db1c <recv+0x128>)
 800daa4:	011b      	lsls	r3, r3, #4
 800daa6:	4413      	add	r3, r2
 800daa8:	330b      	adds	r3, #11
 800daaa:	781b      	ldrb	r3, [r3, #0]
 800daac:	b2db      	uxtb	r3, r3
 800daae:	b25b      	sxtb	r3, r3
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	db01      	blt.n	800dab8 <recv+0xc4>
            )
            {
                u8Cmd = SOCKET_CMD_SSL_RECV;
 800dab4:	234d      	movs	r3, #77	@ 0x4d
 800dab6:	777b      	strb	r3, [r7, #29]
            }

            /* Check the timeout value. */
            if(u32Timeoutmsec == 0)
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d103      	bne.n	800dac6 <recv+0xd2>
                strRecv.u32Timeoutmsec = 0xFFFFFFFF;
 800dabe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dac2:	613b      	str	r3, [r7, #16]
 800dac4:	e001      	b.n	800daca <recv+0xd6>
            else
                strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	613b      	str	r3, [r7, #16]
            strRecv.sock = sock;
 800daca:	7bfb      	ldrb	r3, [r7, #15]
 800dacc:	753b      	strb	r3, [r7, #20]
            strRecv.u16SessionID        = gastrSockets[sock].u16SessionID;
 800dace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dad2:	4a12      	ldr	r2, [pc, #72]	@ (800db1c <recv+0x128>)
 800dad4:	011b      	lsls	r3, r3, #4
 800dad6:	4413      	add	r3, r2
 800dad8:	3306      	adds	r3, #6
 800dada:	881b      	ldrh	r3, [r3, #0]
 800dadc:	b29b      	uxth	r3, r3
 800dade:	82fb      	strh	r3, [r7, #22]
            strRecv.u16BufLen           = u16BufLen;
 800dae0:	89bb      	ldrh	r3, [r7, #12]
 800dae2:	833b      	strh	r3, [r7, #24]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
 800dae4:	f107 0210 	add.w	r2, r7, #16
 800dae8:	7f79      	ldrb	r1, [r7, #29]
 800daea:	2300      	movs	r3, #0
 800daec:	9302      	str	r3, [sp, #8]
 800daee:	2300      	movs	r3, #0
 800daf0:	9301      	str	r3, [sp, #4]
 800daf2:	2300      	movs	r3, #0
 800daf4:	9300      	str	r3, [sp, #0]
 800daf6:	230c      	movs	r3, #12
 800daf8:	2002      	movs	r0, #2
 800dafa:	f7fc f943 	bl	8009d84 <hif_send>
 800dafe:	4603      	mov	r3, r0
 800db00:	83fb      	strh	r3, [r7, #30]
            if(s16Ret != SOCK_ERR_NO_ERROR)
 800db02:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d002      	beq.n	800db10 <recv+0x11c>
            {
                s16Ret = SOCK_ERR_BUFFER_FULL;
 800db0a:	f64f 73f2 	movw	r3, #65522	@ 0xfff2
 800db0e:	83fb      	strh	r3, [r7, #30]
            }
        }
    }
    return s16Ret;
 800db10:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 800db14:	4618      	mov	r0, r3
 800db16:	3720      	adds	r7, #32
 800db18:	46bd      	mov	sp, r7
 800db1a:	bd80      	pop	{r7, pc}
 800db1c:	20000c18 	.word	0x20000c18

0800db20 <close>:

Date
        4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b088      	sub	sp, #32
 800db24:	af04      	add	r7, sp, #16
 800db26:	4603      	mov	r3, r0
 800db28:	71fb      	strb	r3, [r7, #7]
    sint8   s8Ret = SOCK_ERR_INVALID_ARG;
 800db2a:	23fa      	movs	r3, #250	@ 0xfa
 800db2c:	73fb      	strb	r3, [r7, #15]
    M2M_INFO("Sock to delete <%d>\n", sock);
 800db2e:	482f      	ldr	r0, [pc, #188]	@ (800dbec <close+0xcc>)
 800db30:	f000 fa98 	bl	800e064 <iprintf>
 800db34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800db38:	4619      	mov	r1, r3
 800db3a:	482d      	ldr	r0, [pc, #180]	@ (800dbf0 <close+0xd0>)
 800db3c:	f000 fa92 	bl	800e064 <iprintf>
 800db40:	200d      	movs	r0, #13
 800db42:	f000 faa1 	bl	800e088 <putchar>
    if((sock >= 0) && (sock < MAX_SOCKET) && (gastrSockets[sock].bIsUsed == 1))
 800db46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	db47      	blt.n	800dbde <close+0xbe>
 800db4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800db52:	2b0a      	cmp	r3, #10
 800db54:	dc43      	bgt.n	800dbde <close+0xbe>
 800db56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800db5a:	4a26      	ldr	r2, [pc, #152]	@ (800dbf4 <close+0xd4>)
 800db5c:	011b      	lsls	r3, r3, #4
 800db5e:	4413      	add	r3, r2
 800db60:	330a      	adds	r3, #10
 800db62:	781b      	ldrb	r3, [r3, #0]
 800db64:	b2db      	uxtb	r3, r3
 800db66:	2b01      	cmp	r3, #1
 800db68:	d139      	bne.n	800dbde <close+0xbe>
    {
        uint8   u8Cmd = SOCKET_CMD_CLOSE;
 800db6a:	2349      	movs	r3, #73	@ 0x49
 800db6c:	73bb      	strb	r3, [r7, #14]
        tstrCloseCmd strclose;
        strclose.sock = sock;
 800db6e:	79fb      	ldrb	r3, [r7, #7]
 800db70:	723b      	strb	r3, [r7, #8]
        strclose.u16SessionID       = gastrSockets[sock].u16SessionID;
 800db72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800db76:	4a1f      	ldr	r2, [pc, #124]	@ (800dbf4 <close+0xd4>)
 800db78:	011b      	lsls	r3, r3, #4
 800db7a:	4413      	add	r3, r2
 800db7c:	3306      	adds	r3, #6
 800db7e:	881b      	ldrh	r3, [r3, #0]
 800db80:	b29b      	uxth	r3, r3
 800db82:	817b      	strh	r3, [r7, #10]

        if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
 800db84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800db88:	4a1a      	ldr	r2, [pc, #104]	@ (800dbf4 <close+0xd4>)
 800db8a:	011b      	lsls	r3, r3, #4
 800db8c:	4413      	add	r3, r2
 800db8e:	330b      	adds	r3, #11
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	b2db      	uxtb	r3, r3
 800db94:	f003 0301 	and.w	r3, r3, #1
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d001      	beq.n	800dba0 <close+0x80>
        {
            u8Cmd = SOCKET_CMD_SSL_CLOSE;
 800db9c:	234e      	movs	r3, #78	@ 0x4e
 800db9e:	73bb      	strb	r3, [r7, #14]
        }
        s8Ret = SOCKET_REQUEST(u8Cmd, (uint8 *)&strclose, sizeof(tstrCloseCmd), NULL, 0, 0);
 800dba0:	f107 0208 	add.w	r2, r7, #8
 800dba4:	7bb9      	ldrb	r1, [r7, #14]
 800dba6:	2300      	movs	r3, #0
 800dba8:	9302      	str	r3, [sp, #8]
 800dbaa:	2300      	movs	r3, #0
 800dbac:	9301      	str	r3, [sp, #4]
 800dbae:	2300      	movs	r3, #0
 800dbb0:	9300      	str	r3, [sp, #0]
 800dbb2:	2304      	movs	r3, #4
 800dbb4:	2002      	movs	r0, #2
 800dbb6:	f7fc f8e5 	bl	8009d84 <hif_send>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	73fb      	strb	r3, [r7, #15]
        if(s8Ret != SOCK_ERR_NO_ERROR)
 800dbbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d001      	beq.n	800dbca <close+0xaa>
        {
            s8Ret = SOCK_ERR_INVALID;
 800dbc6:	23f7      	movs	r3, #247	@ 0xf7
 800dbc8:	73fb      	strb	r3, [r7, #15]
        }
        m2m_memset((uint8 *)&gastrSockets[sock], 0, sizeof(tstrSocket));
 800dbca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dbce:	011b      	lsls	r3, r3, #4
 800dbd0:	4a08      	ldr	r2, [pc, #32]	@ (800dbf4 <close+0xd4>)
 800dbd2:	4413      	add	r3, r2
 800dbd4:	2210      	movs	r2, #16
 800dbd6:	2100      	movs	r1, #0
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f7fb ff61 	bl	8009aa0 <m2m_memset>
    }
    return s8Ret;
 800dbde:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	3710      	adds	r7, #16
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	bd80      	pop	{r7, pc}
 800dbea:	bf00      	nop
 800dbec:	0800ff68 	.word	0x0800ff68
 800dbf0:	0800ff74 	.word	0x0800ff74
 800dbf4:	20000c18 	.word	0x20000c18

0800dbf8 <spi_flash_enter_low_power_mode>:
		spi_flash_write_enable();
		spi_flash_gang_unblock();
	}
}
#endif
static void spi_flash_enter_low_power_mode(void) {
 800dbf8:	b580      	push	{r7, lr}
 800dbfa:	b082      	sub	sp, #8
 800dbfc:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
 800dbfe:	463b      	mov	r3, r7
 800dc00:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xb9;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	22b9      	movs	r2, #185	@ 0xb9
 800dc06:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
 800dc08:	2100      	movs	r1, #0
 800dc0a:	4810      	ldr	r0, [pc, #64]	@ (800dc4c <spi_flash_enter_low_power_mode+0x54>)
 800dc0c:	f7fd ff44 	bl	800ba98 <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	781b      	ldrb	r3, [r3, #0]
 800dc14:	4619      	mov	r1, r3
 800dc16:	480e      	ldr	r0, [pc, #56]	@ (800dc50 <spi_flash_enter_low_power_mode+0x58>)
 800dc18:	f7fd ff3e 	bl	800ba98 <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
 800dc1c:	2101      	movs	r1, #1
 800dc1e:	480d      	ldr	r0, [pc, #52]	@ (800dc54 <spi_flash_enter_low_power_mode+0x5c>)
 800dc20:	f7fd ff3a 	bl	800ba98 <nm_write_reg>
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
 800dc24:	2100      	movs	r1, #0
 800dc26:	480c      	ldr	r0, [pc, #48]	@ (800dc58 <spi_flash_enter_low_power_mode+0x60>)
 800dc28:	f7fd ff36 	bl	800ba98 <nm_write_reg>
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
 800dc2c:	2181      	movs	r1, #129	@ 0x81
 800dc2e:	480b      	ldr	r0, [pc, #44]	@ (800dc5c <spi_flash_enter_low_power_mode+0x64>)
 800dc30:	f7fd ff32 	bl	800ba98 <nm_write_reg>
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
 800dc34:	bf00      	nop
 800dc36:	480a      	ldr	r0, [pc, #40]	@ (800dc60 <spi_flash_enter_low_power_mode+0x68>)
 800dc38:	f7fd ff14 	bl	800ba64 <nm_read_reg>
 800dc3c:	4603      	mov	r3, r0
 800dc3e:	2b01      	cmp	r3, #1
 800dc40:	d1f9      	bne.n	800dc36 <spi_flash_enter_low_power_mode+0x3e>
}
 800dc42:	bf00      	nop
 800dc44:	bf00      	nop
 800dc46:	3708      	adds	r7, #8
 800dc48:	46bd      	mov	sp, r7
 800dc4a:	bd80      	pop	{r7, pc}
 800dc4c:	00010208 	.word	0x00010208
 800dc50:	0001020c 	.word	0x0001020c
 800dc54:	00010214 	.word	0x00010214
 800dc58:	0001021c 	.word	0x0001021c
 800dc5c:	00010204 	.word	0x00010204
 800dc60:	00010218 	.word	0x00010218

0800dc64 <spi_flash_leave_low_power_mode>:


static void spi_flash_leave_low_power_mode(void) {
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b082      	sub	sp, #8
 800dc68:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
 800dc6a:	463b      	mov	r3, r7
 800dc6c:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xab;
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	22ab      	movs	r2, #171	@ 0xab
 800dc72:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
 800dc74:	2100      	movs	r1, #0
 800dc76:	4810      	ldr	r0, [pc, #64]	@ (800dcb8 <spi_flash_leave_low_power_mode+0x54>)
 800dc78:	f7fd ff0e 	bl	800ba98 <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	781b      	ldrb	r3, [r3, #0]
 800dc80:	4619      	mov	r1, r3
 800dc82:	480e      	ldr	r0, [pc, #56]	@ (800dcbc <spi_flash_leave_low_power_mode+0x58>)
 800dc84:	f7fd ff08 	bl	800ba98 <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
 800dc88:	2101      	movs	r1, #1
 800dc8a:	480d      	ldr	r0, [pc, #52]	@ (800dcc0 <spi_flash_leave_low_power_mode+0x5c>)
 800dc8c:	f7fd ff04 	bl	800ba98 <nm_write_reg>
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
 800dc90:	2100      	movs	r1, #0
 800dc92:	480c      	ldr	r0, [pc, #48]	@ (800dcc4 <spi_flash_leave_low_power_mode+0x60>)
 800dc94:	f7fd ff00 	bl	800ba98 <nm_write_reg>
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
 800dc98:	2181      	movs	r1, #129	@ 0x81
 800dc9a:	480b      	ldr	r0, [pc, #44]	@ (800dcc8 <spi_flash_leave_low_power_mode+0x64>)
 800dc9c:	f7fd fefc 	bl	800ba98 <nm_write_reg>
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
 800dca0:	bf00      	nop
 800dca2:	480a      	ldr	r0, [pc, #40]	@ (800dccc <spi_flash_leave_low_power_mode+0x68>)
 800dca4:	f7fd fede 	bl	800ba64 <nm_read_reg>
 800dca8:	4603      	mov	r3, r0
 800dcaa:	2b01      	cmp	r3, #1
 800dcac:	d1f9      	bne.n	800dca2 <spi_flash_leave_low_power_mode+0x3e>
}
 800dcae:	bf00      	nop
 800dcb0:	bf00      	nop
 800dcb2:	3708      	adds	r7, #8
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	bd80      	pop	{r7, pc}
 800dcb8:	00010208 	.word	0x00010208
 800dcbc:	0001020c 	.word	0x0001020c
 800dcc0:	00010214 	.word	0x00010214
 800dcc4:	0001021c 	.word	0x0001021c
 800dcc8:	00010204 	.word	0x00010204
 800dccc:	00010218 	.word	0x00010218

0800dcd0 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	b084      	sub	sp, #16
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	4603      	mov	r3, r0
 800dcd8:	71fb      	strb	r3, [r7, #7]
	sint8 s8Ret = M2M_SUCCESS;
 800dcda:	2300      	movs	r3, #0
 800dcdc:	73fb      	strb	r3, [r7, #15]
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
 800dcde:	f7fd fba9 	bl	800b434 <nmi_get_chipid>
 800dce2:	4603      	mov	r3, r0
 800dce4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800dce8:	f5b3 7f68 	cmp.w	r3, #928	@ 0x3a0
 800dcec:	d331      	bcc.n	800dd52 <spi_flash_enable+0x82>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
 800dcee:	f107 0308 	add.w	r3, r7, #8
 800dcf2:	4619      	mov	r1, r3
 800dcf4:	f241 4010 	movw	r0, #5136	@ 0x1410
 800dcf8:	f7fd fec0 	bl	800ba7c <nm_read_reg_with_ret>
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	73fb      	strb	r3, [r7, #15]
		if(s8Ret != M2M_SUCCESS) {
 800dd00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d126      	bne.n	800dd56 <spi_flash_enable+0x86>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
 800dd08:	68bb      	ldr	r3, [r7, #8]
 800dd0a:	f023 63ee 	bic.w	r3, r3, #124780544	@ 0x7700000
 800dd0e:	f423 23ee 	bic.w	r3, r3, #487424	@ 0x77000
 800dd12:	60bb      	str	r3, [r7, #8]
		if(enable) {
 800dd14:	79fb      	ldrb	r3, [r7, #7]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d00e      	beq.n	800dd38 <spi_flash_enable+0x68>
			u32Val |= ((0x1111ul) << 12);
 800dd1a:	68bb      	ldr	r3, [r7, #8]
 800dd1c:	f043 7388 	orr.w	r3, r3, #17825792	@ 0x1100000
 800dd20:	f443 3388 	orr.w	r3, r3, #69632	@ 0x11000
 800dd24:	60bb      	str	r3, [r7, #8]
			nm_write_reg(0x1410, u32Val);
 800dd26:	68bb      	ldr	r3, [r7, #8]
 800dd28:	4619      	mov	r1, r3
 800dd2a:	f241 4010 	movw	r0, #5136	@ 0x1410
 800dd2e:	f7fd feb3 	bl	800ba98 <nm_write_reg>
			spi_flash_leave_low_power_mode();
 800dd32:	f7ff ff97 	bl	800dc64 <spi_flash_leave_low_power_mode>
 800dd36:	e00f      	b.n	800dd58 <spi_flash_enable+0x88>
		} else {
			spi_flash_enter_low_power_mode();
 800dd38:	f7ff ff5e 	bl	800dbf8 <spi_flash_enter_low_power_mode>
			/* Disable pinmux to SPI flash to minimize leakage. */
			u32Val |= ((0x0010ul) << 12);
 800dd3c:	68bb      	ldr	r3, [r7, #8]
 800dd3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dd42:	60bb      	str	r3, [r7, #8]
			nm_write_reg(0x1410, u32Val);
 800dd44:	68bb      	ldr	r3, [r7, #8]
 800dd46:	4619      	mov	r1, r3
 800dd48:	f241 4010 	movw	r0, #5136	@ 0x1410
 800dd4c:	f7fd fea4 	bl	800ba98 <nm_write_reg>
 800dd50:	e002      	b.n	800dd58 <spi_flash_enable+0x88>
		}
	}
ERR1:
 800dd52:	bf00      	nop
 800dd54:	e000      	b.n	800dd58 <spi_flash_enable+0x88>
			goto ERR1;
 800dd56:	bf00      	nop
	return s8Ret;
 800dd58:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	3710      	adds	r7, #16
 800dd60:	46bd      	mov	sp, r7
 800dd62:	bd80      	pop	{r7, pc}

0800dd64 <malloc>:
 800dd64:	4b02      	ldr	r3, [pc, #8]	@ (800dd70 <malloc+0xc>)
 800dd66:	4601      	mov	r1, r0
 800dd68:	6818      	ldr	r0, [r3, #0]
 800dd6a:	f000 b82d 	b.w	800ddc8 <_malloc_r>
 800dd6e:	bf00      	nop
 800dd70:	20000028 	.word	0x20000028

0800dd74 <free>:
 800dd74:	4b02      	ldr	r3, [pc, #8]	@ (800dd80 <free+0xc>)
 800dd76:	4601      	mov	r1, r0
 800dd78:	6818      	ldr	r0, [r3, #0]
 800dd7a:	f000 bb4f 	b.w	800e41c <_free_r>
 800dd7e:	bf00      	nop
 800dd80:	20000028 	.word	0x20000028

0800dd84 <sbrk_aligned>:
 800dd84:	b570      	push	{r4, r5, r6, lr}
 800dd86:	4e0f      	ldr	r6, [pc, #60]	@ (800ddc4 <sbrk_aligned+0x40>)
 800dd88:	460c      	mov	r4, r1
 800dd8a:	4605      	mov	r5, r0
 800dd8c:	6831      	ldr	r1, [r6, #0]
 800dd8e:	b911      	cbnz	r1, 800dd96 <sbrk_aligned+0x12>
 800dd90:	f000 faf4 	bl	800e37c <_sbrk_r>
 800dd94:	6030      	str	r0, [r6, #0]
 800dd96:	4621      	mov	r1, r4
 800dd98:	4628      	mov	r0, r5
 800dd9a:	f000 faef 	bl	800e37c <_sbrk_r>
 800dd9e:	1c43      	adds	r3, r0, #1
 800dda0:	d103      	bne.n	800ddaa <sbrk_aligned+0x26>
 800dda2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800dda6:	4620      	mov	r0, r4
 800dda8:	bd70      	pop	{r4, r5, r6, pc}
 800ddaa:	1cc4      	adds	r4, r0, #3
 800ddac:	f024 0403 	bic.w	r4, r4, #3
 800ddb0:	42a0      	cmp	r0, r4
 800ddb2:	d0f8      	beq.n	800dda6 <sbrk_aligned+0x22>
 800ddb4:	1a21      	subs	r1, r4, r0
 800ddb6:	4628      	mov	r0, r5
 800ddb8:	f000 fae0 	bl	800e37c <_sbrk_r>
 800ddbc:	3001      	adds	r0, #1
 800ddbe:	d1f2      	bne.n	800dda6 <sbrk_aligned+0x22>
 800ddc0:	e7ef      	b.n	800dda2 <sbrk_aligned+0x1e>
 800ddc2:	bf00      	nop
 800ddc4:	20000ce4 	.word	0x20000ce4

0800ddc8 <_malloc_r>:
 800ddc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddcc:	1ccd      	adds	r5, r1, #3
 800ddce:	4606      	mov	r6, r0
 800ddd0:	f025 0503 	bic.w	r5, r5, #3
 800ddd4:	3508      	adds	r5, #8
 800ddd6:	2d0c      	cmp	r5, #12
 800ddd8:	bf38      	it	cc
 800ddda:	250c      	movcc	r5, #12
 800dddc:	2d00      	cmp	r5, #0
 800ddde:	db01      	blt.n	800dde4 <_malloc_r+0x1c>
 800dde0:	42a9      	cmp	r1, r5
 800dde2:	d904      	bls.n	800ddee <_malloc_r+0x26>
 800dde4:	230c      	movs	r3, #12
 800dde6:	6033      	str	r3, [r6, #0]
 800dde8:	2000      	movs	r0, #0
 800ddea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dec4 <_malloc_r+0xfc>
 800ddf2:	f000 f869 	bl	800dec8 <__malloc_lock>
 800ddf6:	f8d8 3000 	ldr.w	r3, [r8]
 800ddfa:	461c      	mov	r4, r3
 800ddfc:	bb44      	cbnz	r4, 800de50 <_malloc_r+0x88>
 800ddfe:	4629      	mov	r1, r5
 800de00:	4630      	mov	r0, r6
 800de02:	f7ff ffbf 	bl	800dd84 <sbrk_aligned>
 800de06:	1c43      	adds	r3, r0, #1
 800de08:	4604      	mov	r4, r0
 800de0a:	d158      	bne.n	800debe <_malloc_r+0xf6>
 800de0c:	f8d8 4000 	ldr.w	r4, [r8]
 800de10:	4627      	mov	r7, r4
 800de12:	2f00      	cmp	r7, #0
 800de14:	d143      	bne.n	800de9e <_malloc_r+0xd6>
 800de16:	2c00      	cmp	r4, #0
 800de18:	d04b      	beq.n	800deb2 <_malloc_r+0xea>
 800de1a:	6823      	ldr	r3, [r4, #0]
 800de1c:	4639      	mov	r1, r7
 800de1e:	4630      	mov	r0, r6
 800de20:	eb04 0903 	add.w	r9, r4, r3
 800de24:	f000 faaa 	bl	800e37c <_sbrk_r>
 800de28:	4581      	cmp	r9, r0
 800de2a:	d142      	bne.n	800deb2 <_malloc_r+0xea>
 800de2c:	6821      	ldr	r1, [r4, #0]
 800de2e:	4630      	mov	r0, r6
 800de30:	1a6d      	subs	r5, r5, r1
 800de32:	4629      	mov	r1, r5
 800de34:	f7ff ffa6 	bl	800dd84 <sbrk_aligned>
 800de38:	3001      	adds	r0, #1
 800de3a:	d03a      	beq.n	800deb2 <_malloc_r+0xea>
 800de3c:	6823      	ldr	r3, [r4, #0]
 800de3e:	442b      	add	r3, r5
 800de40:	6023      	str	r3, [r4, #0]
 800de42:	f8d8 3000 	ldr.w	r3, [r8]
 800de46:	685a      	ldr	r2, [r3, #4]
 800de48:	bb62      	cbnz	r2, 800dea4 <_malloc_r+0xdc>
 800de4a:	f8c8 7000 	str.w	r7, [r8]
 800de4e:	e00f      	b.n	800de70 <_malloc_r+0xa8>
 800de50:	6822      	ldr	r2, [r4, #0]
 800de52:	1b52      	subs	r2, r2, r5
 800de54:	d420      	bmi.n	800de98 <_malloc_r+0xd0>
 800de56:	2a0b      	cmp	r2, #11
 800de58:	d917      	bls.n	800de8a <_malloc_r+0xc2>
 800de5a:	1961      	adds	r1, r4, r5
 800de5c:	42a3      	cmp	r3, r4
 800de5e:	6025      	str	r5, [r4, #0]
 800de60:	bf18      	it	ne
 800de62:	6059      	strne	r1, [r3, #4]
 800de64:	6863      	ldr	r3, [r4, #4]
 800de66:	bf08      	it	eq
 800de68:	f8c8 1000 	streq.w	r1, [r8]
 800de6c:	5162      	str	r2, [r4, r5]
 800de6e:	604b      	str	r3, [r1, #4]
 800de70:	4630      	mov	r0, r6
 800de72:	f000 f82f 	bl	800ded4 <__malloc_unlock>
 800de76:	f104 000b 	add.w	r0, r4, #11
 800de7a:	1d23      	adds	r3, r4, #4
 800de7c:	f020 0007 	bic.w	r0, r0, #7
 800de80:	1ac2      	subs	r2, r0, r3
 800de82:	bf1c      	itt	ne
 800de84:	1a1b      	subne	r3, r3, r0
 800de86:	50a3      	strne	r3, [r4, r2]
 800de88:	e7af      	b.n	800ddea <_malloc_r+0x22>
 800de8a:	6862      	ldr	r2, [r4, #4]
 800de8c:	42a3      	cmp	r3, r4
 800de8e:	bf0c      	ite	eq
 800de90:	f8c8 2000 	streq.w	r2, [r8]
 800de94:	605a      	strne	r2, [r3, #4]
 800de96:	e7eb      	b.n	800de70 <_malloc_r+0xa8>
 800de98:	4623      	mov	r3, r4
 800de9a:	6864      	ldr	r4, [r4, #4]
 800de9c:	e7ae      	b.n	800ddfc <_malloc_r+0x34>
 800de9e:	463c      	mov	r4, r7
 800dea0:	687f      	ldr	r7, [r7, #4]
 800dea2:	e7b6      	b.n	800de12 <_malloc_r+0x4a>
 800dea4:	461a      	mov	r2, r3
 800dea6:	685b      	ldr	r3, [r3, #4]
 800dea8:	42a3      	cmp	r3, r4
 800deaa:	d1fb      	bne.n	800dea4 <_malloc_r+0xdc>
 800deac:	2300      	movs	r3, #0
 800deae:	6053      	str	r3, [r2, #4]
 800deb0:	e7de      	b.n	800de70 <_malloc_r+0xa8>
 800deb2:	230c      	movs	r3, #12
 800deb4:	4630      	mov	r0, r6
 800deb6:	6033      	str	r3, [r6, #0]
 800deb8:	f000 f80c 	bl	800ded4 <__malloc_unlock>
 800debc:	e794      	b.n	800dde8 <_malloc_r+0x20>
 800debe:	6005      	str	r5, [r0, #0]
 800dec0:	e7d6      	b.n	800de70 <_malloc_r+0xa8>
 800dec2:	bf00      	nop
 800dec4:	20000ce8 	.word	0x20000ce8

0800dec8 <__malloc_lock>:
 800dec8:	4801      	ldr	r0, [pc, #4]	@ (800ded0 <__malloc_lock+0x8>)
 800deca:	f000 baa4 	b.w	800e416 <__retarget_lock_acquire_recursive>
 800dece:	bf00      	nop
 800ded0:	20000e2c 	.word	0x20000e2c

0800ded4 <__malloc_unlock>:
 800ded4:	4801      	ldr	r0, [pc, #4]	@ (800dedc <__malloc_unlock+0x8>)
 800ded6:	f000 ba9f 	b.w	800e418 <__retarget_lock_release_recursive>
 800deda:	bf00      	nop
 800dedc:	20000e2c 	.word	0x20000e2c

0800dee0 <std>:
 800dee0:	2300      	movs	r3, #0
 800dee2:	b510      	push	{r4, lr}
 800dee4:	4604      	mov	r4, r0
 800dee6:	6083      	str	r3, [r0, #8]
 800dee8:	8181      	strh	r1, [r0, #12]
 800deea:	4619      	mov	r1, r3
 800deec:	6643      	str	r3, [r0, #100]	@ 0x64
 800deee:	81c2      	strh	r2, [r0, #14]
 800def0:	2208      	movs	r2, #8
 800def2:	6183      	str	r3, [r0, #24]
 800def4:	e9c0 3300 	strd	r3, r3, [r0]
 800def8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800defc:	305c      	adds	r0, #92	@ 0x5c
 800defe:	f000 fa01 	bl	800e304 <memset>
 800df02:	4b0d      	ldr	r3, [pc, #52]	@ (800df38 <std+0x58>)
 800df04:	6224      	str	r4, [r4, #32]
 800df06:	6263      	str	r3, [r4, #36]	@ 0x24
 800df08:	4b0c      	ldr	r3, [pc, #48]	@ (800df3c <std+0x5c>)
 800df0a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800df0c:	4b0c      	ldr	r3, [pc, #48]	@ (800df40 <std+0x60>)
 800df0e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800df10:	4b0c      	ldr	r3, [pc, #48]	@ (800df44 <std+0x64>)
 800df12:	6323      	str	r3, [r4, #48]	@ 0x30
 800df14:	4b0c      	ldr	r3, [pc, #48]	@ (800df48 <std+0x68>)
 800df16:	429c      	cmp	r4, r3
 800df18:	d006      	beq.n	800df28 <std+0x48>
 800df1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800df1e:	4294      	cmp	r4, r2
 800df20:	d002      	beq.n	800df28 <std+0x48>
 800df22:	33d0      	adds	r3, #208	@ 0xd0
 800df24:	429c      	cmp	r4, r3
 800df26:	d105      	bne.n	800df34 <std+0x54>
 800df28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800df2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df30:	f000 ba70 	b.w	800e414 <__retarget_lock_init_recursive>
 800df34:	bd10      	pop	{r4, pc}
 800df36:	bf00      	nop
 800df38:	0800e155 	.word	0x0800e155
 800df3c:	0800e177 	.word	0x0800e177
 800df40:	0800e1af 	.word	0x0800e1af
 800df44:	0800e1d3 	.word	0x0800e1d3
 800df48:	20000cec 	.word	0x20000cec

0800df4c <stdio_exit_handler>:
 800df4c:	4a02      	ldr	r2, [pc, #8]	@ (800df58 <stdio_exit_handler+0xc>)
 800df4e:	4903      	ldr	r1, [pc, #12]	@ (800df5c <stdio_exit_handler+0x10>)
 800df50:	4803      	ldr	r0, [pc, #12]	@ (800df60 <stdio_exit_handler+0x14>)
 800df52:	f000 b869 	b.w	800e028 <_fwalk_sglue>
 800df56:	bf00      	nop
 800df58:	2000001c 	.word	0x2000001c
 800df5c:	0800eb61 	.word	0x0800eb61
 800df60:	2000002c 	.word	0x2000002c

0800df64 <cleanup_stdio>:
 800df64:	6841      	ldr	r1, [r0, #4]
 800df66:	4b0c      	ldr	r3, [pc, #48]	@ (800df98 <cleanup_stdio+0x34>)
 800df68:	4299      	cmp	r1, r3
 800df6a:	b510      	push	{r4, lr}
 800df6c:	4604      	mov	r4, r0
 800df6e:	d001      	beq.n	800df74 <cleanup_stdio+0x10>
 800df70:	f000 fdf6 	bl	800eb60 <_fflush_r>
 800df74:	68a1      	ldr	r1, [r4, #8]
 800df76:	4b09      	ldr	r3, [pc, #36]	@ (800df9c <cleanup_stdio+0x38>)
 800df78:	4299      	cmp	r1, r3
 800df7a:	d002      	beq.n	800df82 <cleanup_stdio+0x1e>
 800df7c:	4620      	mov	r0, r4
 800df7e:	f000 fdef 	bl	800eb60 <_fflush_r>
 800df82:	68e1      	ldr	r1, [r4, #12]
 800df84:	4b06      	ldr	r3, [pc, #24]	@ (800dfa0 <cleanup_stdio+0x3c>)
 800df86:	4299      	cmp	r1, r3
 800df88:	d004      	beq.n	800df94 <cleanup_stdio+0x30>
 800df8a:	4620      	mov	r0, r4
 800df8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df90:	f000 bde6 	b.w	800eb60 <_fflush_r>
 800df94:	bd10      	pop	{r4, pc}
 800df96:	bf00      	nop
 800df98:	20000cec 	.word	0x20000cec
 800df9c:	20000d54 	.word	0x20000d54
 800dfa0:	20000dbc 	.word	0x20000dbc

0800dfa4 <global_stdio_init.part.0>:
 800dfa4:	b510      	push	{r4, lr}
 800dfa6:	4b0b      	ldr	r3, [pc, #44]	@ (800dfd4 <global_stdio_init.part.0+0x30>)
 800dfa8:	2104      	movs	r1, #4
 800dfaa:	4c0b      	ldr	r4, [pc, #44]	@ (800dfd8 <global_stdio_init.part.0+0x34>)
 800dfac:	4a0b      	ldr	r2, [pc, #44]	@ (800dfdc <global_stdio_init.part.0+0x38>)
 800dfae:	4620      	mov	r0, r4
 800dfb0:	601a      	str	r2, [r3, #0]
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	f7ff ff94 	bl	800dee0 <std>
 800dfb8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800dfbc:	2201      	movs	r2, #1
 800dfbe:	2109      	movs	r1, #9
 800dfc0:	f7ff ff8e 	bl	800dee0 <std>
 800dfc4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800dfc8:	2202      	movs	r2, #2
 800dfca:	2112      	movs	r1, #18
 800dfcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dfd0:	f7ff bf86 	b.w	800dee0 <std>
 800dfd4:	20000e24 	.word	0x20000e24
 800dfd8:	20000cec 	.word	0x20000cec
 800dfdc:	0800df4d 	.word	0x0800df4d

0800dfe0 <__sfp_lock_acquire>:
 800dfe0:	4801      	ldr	r0, [pc, #4]	@ (800dfe8 <__sfp_lock_acquire+0x8>)
 800dfe2:	f000 ba18 	b.w	800e416 <__retarget_lock_acquire_recursive>
 800dfe6:	bf00      	nop
 800dfe8:	20000e2d 	.word	0x20000e2d

0800dfec <__sfp_lock_release>:
 800dfec:	4801      	ldr	r0, [pc, #4]	@ (800dff4 <__sfp_lock_release+0x8>)
 800dfee:	f000 ba13 	b.w	800e418 <__retarget_lock_release_recursive>
 800dff2:	bf00      	nop
 800dff4:	20000e2d 	.word	0x20000e2d

0800dff8 <__sinit>:
 800dff8:	b510      	push	{r4, lr}
 800dffa:	4604      	mov	r4, r0
 800dffc:	f7ff fff0 	bl	800dfe0 <__sfp_lock_acquire>
 800e000:	6a23      	ldr	r3, [r4, #32]
 800e002:	b11b      	cbz	r3, 800e00c <__sinit+0x14>
 800e004:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e008:	f7ff bff0 	b.w	800dfec <__sfp_lock_release>
 800e00c:	4b04      	ldr	r3, [pc, #16]	@ (800e020 <__sinit+0x28>)
 800e00e:	6223      	str	r3, [r4, #32]
 800e010:	4b04      	ldr	r3, [pc, #16]	@ (800e024 <__sinit+0x2c>)
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	2b00      	cmp	r3, #0
 800e016:	d1f5      	bne.n	800e004 <__sinit+0xc>
 800e018:	f7ff ffc4 	bl	800dfa4 <global_stdio_init.part.0>
 800e01c:	e7f2      	b.n	800e004 <__sinit+0xc>
 800e01e:	bf00      	nop
 800e020:	0800df65 	.word	0x0800df65
 800e024:	20000e24 	.word	0x20000e24

0800e028 <_fwalk_sglue>:
 800e028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e02c:	4607      	mov	r7, r0
 800e02e:	4688      	mov	r8, r1
 800e030:	4614      	mov	r4, r2
 800e032:	2600      	movs	r6, #0
 800e034:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e038:	f1b9 0901 	subs.w	r9, r9, #1
 800e03c:	d505      	bpl.n	800e04a <_fwalk_sglue+0x22>
 800e03e:	6824      	ldr	r4, [r4, #0]
 800e040:	2c00      	cmp	r4, #0
 800e042:	d1f7      	bne.n	800e034 <_fwalk_sglue+0xc>
 800e044:	4630      	mov	r0, r6
 800e046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e04a:	89ab      	ldrh	r3, [r5, #12]
 800e04c:	2b01      	cmp	r3, #1
 800e04e:	d907      	bls.n	800e060 <_fwalk_sglue+0x38>
 800e050:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e054:	3301      	adds	r3, #1
 800e056:	d003      	beq.n	800e060 <_fwalk_sglue+0x38>
 800e058:	4629      	mov	r1, r5
 800e05a:	4638      	mov	r0, r7
 800e05c:	47c0      	blx	r8
 800e05e:	4306      	orrs	r6, r0
 800e060:	3568      	adds	r5, #104	@ 0x68
 800e062:	e7e9      	b.n	800e038 <_fwalk_sglue+0x10>

0800e064 <iprintf>:
 800e064:	b40f      	push	{r0, r1, r2, r3}
 800e066:	b507      	push	{r0, r1, r2, lr}
 800e068:	4906      	ldr	r1, [pc, #24]	@ (800e084 <iprintf+0x20>)
 800e06a:	ab04      	add	r3, sp, #16
 800e06c:	6808      	ldr	r0, [r1, #0]
 800e06e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e072:	6881      	ldr	r1, [r0, #8]
 800e074:	9301      	str	r3, [sp, #4]
 800e076:	f000 fa45 	bl	800e504 <_vfiprintf_r>
 800e07a:	b003      	add	sp, #12
 800e07c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e080:	b004      	add	sp, #16
 800e082:	4770      	bx	lr
 800e084:	20000028 	.word	0x20000028

0800e088 <putchar>:
 800e088:	4b02      	ldr	r3, [pc, #8]	@ (800e094 <putchar+0xc>)
 800e08a:	4601      	mov	r1, r0
 800e08c:	6818      	ldr	r0, [r3, #0]
 800e08e:	6882      	ldr	r2, [r0, #8]
 800e090:	f000 bdef 	b.w	800ec72 <_putc_r>
 800e094:	20000028 	.word	0x20000028

0800e098 <_puts_r>:
 800e098:	6a03      	ldr	r3, [r0, #32]
 800e09a:	b570      	push	{r4, r5, r6, lr}
 800e09c:	4605      	mov	r5, r0
 800e09e:	460e      	mov	r6, r1
 800e0a0:	6884      	ldr	r4, [r0, #8]
 800e0a2:	b90b      	cbnz	r3, 800e0a8 <_puts_r+0x10>
 800e0a4:	f7ff ffa8 	bl	800dff8 <__sinit>
 800e0a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e0aa:	07db      	lsls	r3, r3, #31
 800e0ac:	d405      	bmi.n	800e0ba <_puts_r+0x22>
 800e0ae:	89a3      	ldrh	r3, [r4, #12]
 800e0b0:	0598      	lsls	r0, r3, #22
 800e0b2:	d402      	bmi.n	800e0ba <_puts_r+0x22>
 800e0b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e0b6:	f000 f9ae 	bl	800e416 <__retarget_lock_acquire_recursive>
 800e0ba:	89a3      	ldrh	r3, [r4, #12]
 800e0bc:	0719      	lsls	r1, r3, #28
 800e0be:	d502      	bpl.n	800e0c6 <_puts_r+0x2e>
 800e0c0:	6923      	ldr	r3, [r4, #16]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d135      	bne.n	800e132 <_puts_r+0x9a>
 800e0c6:	4621      	mov	r1, r4
 800e0c8:	4628      	mov	r0, r5
 800e0ca:	f000 f8c5 	bl	800e258 <__swsetup_r>
 800e0ce:	b380      	cbz	r0, 800e132 <_puts_r+0x9a>
 800e0d0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800e0d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e0d6:	07da      	lsls	r2, r3, #31
 800e0d8:	d405      	bmi.n	800e0e6 <_puts_r+0x4e>
 800e0da:	89a3      	ldrh	r3, [r4, #12]
 800e0dc:	059b      	lsls	r3, r3, #22
 800e0de:	d402      	bmi.n	800e0e6 <_puts_r+0x4e>
 800e0e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e0e2:	f000 f999 	bl	800e418 <__retarget_lock_release_recursive>
 800e0e6:	4628      	mov	r0, r5
 800e0e8:	bd70      	pop	{r4, r5, r6, pc}
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	da04      	bge.n	800e0f8 <_puts_r+0x60>
 800e0ee:	69a2      	ldr	r2, [r4, #24]
 800e0f0:	429a      	cmp	r2, r3
 800e0f2:	dc17      	bgt.n	800e124 <_puts_r+0x8c>
 800e0f4:	290a      	cmp	r1, #10
 800e0f6:	d015      	beq.n	800e124 <_puts_r+0x8c>
 800e0f8:	6823      	ldr	r3, [r4, #0]
 800e0fa:	1c5a      	adds	r2, r3, #1
 800e0fc:	6022      	str	r2, [r4, #0]
 800e0fe:	7019      	strb	r1, [r3, #0]
 800e100:	68a3      	ldr	r3, [r4, #8]
 800e102:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e106:	3b01      	subs	r3, #1
 800e108:	60a3      	str	r3, [r4, #8]
 800e10a:	2900      	cmp	r1, #0
 800e10c:	d1ed      	bne.n	800e0ea <_puts_r+0x52>
 800e10e:	2b00      	cmp	r3, #0
 800e110:	da11      	bge.n	800e136 <_puts_r+0x9e>
 800e112:	4622      	mov	r2, r4
 800e114:	210a      	movs	r1, #10
 800e116:	4628      	mov	r0, r5
 800e118:	f000 f85f 	bl	800e1da <__swbuf_r>
 800e11c:	3001      	adds	r0, #1
 800e11e:	d0d7      	beq.n	800e0d0 <_puts_r+0x38>
 800e120:	250a      	movs	r5, #10
 800e122:	e7d7      	b.n	800e0d4 <_puts_r+0x3c>
 800e124:	4622      	mov	r2, r4
 800e126:	4628      	mov	r0, r5
 800e128:	f000 f857 	bl	800e1da <__swbuf_r>
 800e12c:	3001      	adds	r0, #1
 800e12e:	d1e7      	bne.n	800e100 <_puts_r+0x68>
 800e130:	e7ce      	b.n	800e0d0 <_puts_r+0x38>
 800e132:	3e01      	subs	r6, #1
 800e134:	e7e4      	b.n	800e100 <_puts_r+0x68>
 800e136:	6823      	ldr	r3, [r4, #0]
 800e138:	1c5a      	adds	r2, r3, #1
 800e13a:	6022      	str	r2, [r4, #0]
 800e13c:	220a      	movs	r2, #10
 800e13e:	701a      	strb	r2, [r3, #0]
 800e140:	e7ee      	b.n	800e120 <_puts_r+0x88>
	...

0800e144 <puts>:
 800e144:	4b02      	ldr	r3, [pc, #8]	@ (800e150 <puts+0xc>)
 800e146:	4601      	mov	r1, r0
 800e148:	6818      	ldr	r0, [r3, #0]
 800e14a:	f7ff bfa5 	b.w	800e098 <_puts_r>
 800e14e:	bf00      	nop
 800e150:	20000028 	.word	0x20000028

0800e154 <__sread>:
 800e154:	b510      	push	{r4, lr}
 800e156:	460c      	mov	r4, r1
 800e158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e15c:	f000 f8fc 	bl	800e358 <_read_r>
 800e160:	2800      	cmp	r0, #0
 800e162:	bfab      	itete	ge
 800e164:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e166:	89a3      	ldrhlt	r3, [r4, #12]
 800e168:	181b      	addge	r3, r3, r0
 800e16a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e16e:	bfac      	ite	ge
 800e170:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e172:	81a3      	strhlt	r3, [r4, #12]
 800e174:	bd10      	pop	{r4, pc}

0800e176 <__swrite>:
 800e176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e17a:	461f      	mov	r7, r3
 800e17c:	898b      	ldrh	r3, [r1, #12]
 800e17e:	4605      	mov	r5, r0
 800e180:	460c      	mov	r4, r1
 800e182:	05db      	lsls	r3, r3, #23
 800e184:	4616      	mov	r6, r2
 800e186:	d505      	bpl.n	800e194 <__swrite+0x1e>
 800e188:	2302      	movs	r3, #2
 800e18a:	2200      	movs	r2, #0
 800e18c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e190:	f000 f8d0 	bl	800e334 <_lseek_r>
 800e194:	89a3      	ldrh	r3, [r4, #12]
 800e196:	4632      	mov	r2, r6
 800e198:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e19c:	4628      	mov	r0, r5
 800e19e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e1a2:	81a3      	strh	r3, [r4, #12]
 800e1a4:	463b      	mov	r3, r7
 800e1a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e1aa:	f000 b8f7 	b.w	800e39c <_write_r>

0800e1ae <__sseek>:
 800e1ae:	b510      	push	{r4, lr}
 800e1b0:	460c      	mov	r4, r1
 800e1b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1b6:	f000 f8bd 	bl	800e334 <_lseek_r>
 800e1ba:	1c43      	adds	r3, r0, #1
 800e1bc:	89a3      	ldrh	r3, [r4, #12]
 800e1be:	bf15      	itete	ne
 800e1c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e1c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e1c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e1ca:	81a3      	strheq	r3, [r4, #12]
 800e1cc:	bf18      	it	ne
 800e1ce:	81a3      	strhne	r3, [r4, #12]
 800e1d0:	bd10      	pop	{r4, pc}

0800e1d2 <__sclose>:
 800e1d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1d6:	f000 b89d 	b.w	800e314 <_close_r>

0800e1da <__swbuf_r>:
 800e1da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1dc:	460e      	mov	r6, r1
 800e1de:	4614      	mov	r4, r2
 800e1e0:	4605      	mov	r5, r0
 800e1e2:	b118      	cbz	r0, 800e1ec <__swbuf_r+0x12>
 800e1e4:	6a03      	ldr	r3, [r0, #32]
 800e1e6:	b90b      	cbnz	r3, 800e1ec <__swbuf_r+0x12>
 800e1e8:	f7ff ff06 	bl	800dff8 <__sinit>
 800e1ec:	69a3      	ldr	r3, [r4, #24]
 800e1ee:	60a3      	str	r3, [r4, #8]
 800e1f0:	89a3      	ldrh	r3, [r4, #12]
 800e1f2:	071a      	lsls	r2, r3, #28
 800e1f4:	d501      	bpl.n	800e1fa <__swbuf_r+0x20>
 800e1f6:	6923      	ldr	r3, [r4, #16]
 800e1f8:	b943      	cbnz	r3, 800e20c <__swbuf_r+0x32>
 800e1fa:	4621      	mov	r1, r4
 800e1fc:	4628      	mov	r0, r5
 800e1fe:	f000 f82b 	bl	800e258 <__swsetup_r>
 800e202:	b118      	cbz	r0, 800e20c <__swbuf_r+0x32>
 800e204:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e208:	4638      	mov	r0, r7
 800e20a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e20c:	6823      	ldr	r3, [r4, #0]
 800e20e:	b2f6      	uxtb	r6, r6
 800e210:	6922      	ldr	r2, [r4, #16]
 800e212:	4637      	mov	r7, r6
 800e214:	1a98      	subs	r0, r3, r2
 800e216:	6963      	ldr	r3, [r4, #20]
 800e218:	4283      	cmp	r3, r0
 800e21a:	dc05      	bgt.n	800e228 <__swbuf_r+0x4e>
 800e21c:	4621      	mov	r1, r4
 800e21e:	4628      	mov	r0, r5
 800e220:	f000 fc9e 	bl	800eb60 <_fflush_r>
 800e224:	2800      	cmp	r0, #0
 800e226:	d1ed      	bne.n	800e204 <__swbuf_r+0x2a>
 800e228:	68a3      	ldr	r3, [r4, #8]
 800e22a:	3b01      	subs	r3, #1
 800e22c:	60a3      	str	r3, [r4, #8]
 800e22e:	6823      	ldr	r3, [r4, #0]
 800e230:	1c5a      	adds	r2, r3, #1
 800e232:	6022      	str	r2, [r4, #0]
 800e234:	701e      	strb	r6, [r3, #0]
 800e236:	1c43      	adds	r3, r0, #1
 800e238:	6962      	ldr	r2, [r4, #20]
 800e23a:	429a      	cmp	r2, r3
 800e23c:	d004      	beq.n	800e248 <__swbuf_r+0x6e>
 800e23e:	89a3      	ldrh	r3, [r4, #12]
 800e240:	07db      	lsls	r3, r3, #31
 800e242:	d5e1      	bpl.n	800e208 <__swbuf_r+0x2e>
 800e244:	2e0a      	cmp	r6, #10
 800e246:	d1df      	bne.n	800e208 <__swbuf_r+0x2e>
 800e248:	4621      	mov	r1, r4
 800e24a:	4628      	mov	r0, r5
 800e24c:	f000 fc88 	bl	800eb60 <_fflush_r>
 800e250:	2800      	cmp	r0, #0
 800e252:	d0d9      	beq.n	800e208 <__swbuf_r+0x2e>
 800e254:	e7d6      	b.n	800e204 <__swbuf_r+0x2a>
	...

0800e258 <__swsetup_r>:
 800e258:	b538      	push	{r3, r4, r5, lr}
 800e25a:	4b29      	ldr	r3, [pc, #164]	@ (800e300 <__swsetup_r+0xa8>)
 800e25c:	4605      	mov	r5, r0
 800e25e:	460c      	mov	r4, r1
 800e260:	6818      	ldr	r0, [r3, #0]
 800e262:	b118      	cbz	r0, 800e26c <__swsetup_r+0x14>
 800e264:	6a03      	ldr	r3, [r0, #32]
 800e266:	b90b      	cbnz	r3, 800e26c <__swsetup_r+0x14>
 800e268:	f7ff fec6 	bl	800dff8 <__sinit>
 800e26c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e270:	0719      	lsls	r1, r3, #28
 800e272:	d422      	bmi.n	800e2ba <__swsetup_r+0x62>
 800e274:	06da      	lsls	r2, r3, #27
 800e276:	d407      	bmi.n	800e288 <__swsetup_r+0x30>
 800e278:	2209      	movs	r2, #9
 800e27a:	602a      	str	r2, [r5, #0]
 800e27c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e280:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e284:	81a3      	strh	r3, [r4, #12]
 800e286:	e033      	b.n	800e2f0 <__swsetup_r+0x98>
 800e288:	0758      	lsls	r0, r3, #29
 800e28a:	d512      	bpl.n	800e2b2 <__swsetup_r+0x5a>
 800e28c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e28e:	b141      	cbz	r1, 800e2a2 <__swsetup_r+0x4a>
 800e290:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e294:	4299      	cmp	r1, r3
 800e296:	d002      	beq.n	800e29e <__swsetup_r+0x46>
 800e298:	4628      	mov	r0, r5
 800e29a:	f000 f8bf 	bl	800e41c <_free_r>
 800e29e:	2300      	movs	r3, #0
 800e2a0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e2a2:	89a3      	ldrh	r3, [r4, #12]
 800e2a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e2a8:	81a3      	strh	r3, [r4, #12]
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	6063      	str	r3, [r4, #4]
 800e2ae:	6923      	ldr	r3, [r4, #16]
 800e2b0:	6023      	str	r3, [r4, #0]
 800e2b2:	89a3      	ldrh	r3, [r4, #12]
 800e2b4:	f043 0308 	orr.w	r3, r3, #8
 800e2b8:	81a3      	strh	r3, [r4, #12]
 800e2ba:	6923      	ldr	r3, [r4, #16]
 800e2bc:	b94b      	cbnz	r3, 800e2d2 <__swsetup_r+0x7a>
 800e2be:	89a3      	ldrh	r3, [r4, #12]
 800e2c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e2c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e2c8:	d003      	beq.n	800e2d2 <__swsetup_r+0x7a>
 800e2ca:	4621      	mov	r1, r4
 800e2cc:	4628      	mov	r0, r5
 800e2ce:	f000 fc94 	bl	800ebfa <__smakebuf_r>
 800e2d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2d6:	f013 0201 	ands.w	r2, r3, #1
 800e2da:	d00a      	beq.n	800e2f2 <__swsetup_r+0x9a>
 800e2dc:	2200      	movs	r2, #0
 800e2de:	60a2      	str	r2, [r4, #8]
 800e2e0:	6962      	ldr	r2, [r4, #20]
 800e2e2:	4252      	negs	r2, r2
 800e2e4:	61a2      	str	r2, [r4, #24]
 800e2e6:	6922      	ldr	r2, [r4, #16]
 800e2e8:	b942      	cbnz	r2, 800e2fc <__swsetup_r+0xa4>
 800e2ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e2ee:	d1c5      	bne.n	800e27c <__swsetup_r+0x24>
 800e2f0:	bd38      	pop	{r3, r4, r5, pc}
 800e2f2:	0799      	lsls	r1, r3, #30
 800e2f4:	bf58      	it	pl
 800e2f6:	6962      	ldrpl	r2, [r4, #20]
 800e2f8:	60a2      	str	r2, [r4, #8]
 800e2fa:	e7f4      	b.n	800e2e6 <__swsetup_r+0x8e>
 800e2fc:	2000      	movs	r0, #0
 800e2fe:	e7f7      	b.n	800e2f0 <__swsetup_r+0x98>
 800e300:	20000028 	.word	0x20000028

0800e304 <memset>:
 800e304:	4402      	add	r2, r0
 800e306:	4603      	mov	r3, r0
 800e308:	4293      	cmp	r3, r2
 800e30a:	d100      	bne.n	800e30e <memset+0xa>
 800e30c:	4770      	bx	lr
 800e30e:	f803 1b01 	strb.w	r1, [r3], #1
 800e312:	e7f9      	b.n	800e308 <memset+0x4>

0800e314 <_close_r>:
 800e314:	b538      	push	{r3, r4, r5, lr}
 800e316:	2300      	movs	r3, #0
 800e318:	4d05      	ldr	r5, [pc, #20]	@ (800e330 <_close_r+0x1c>)
 800e31a:	4604      	mov	r4, r0
 800e31c:	4608      	mov	r0, r1
 800e31e:	602b      	str	r3, [r5, #0]
 800e320:	f7f3 f93e 	bl	80015a0 <_close>
 800e324:	1c43      	adds	r3, r0, #1
 800e326:	d102      	bne.n	800e32e <_close_r+0x1a>
 800e328:	682b      	ldr	r3, [r5, #0]
 800e32a:	b103      	cbz	r3, 800e32e <_close_r+0x1a>
 800e32c:	6023      	str	r3, [r4, #0]
 800e32e:	bd38      	pop	{r3, r4, r5, pc}
 800e330:	20000e28 	.word	0x20000e28

0800e334 <_lseek_r>:
 800e334:	b538      	push	{r3, r4, r5, lr}
 800e336:	4604      	mov	r4, r0
 800e338:	4d06      	ldr	r5, [pc, #24]	@ (800e354 <_lseek_r+0x20>)
 800e33a:	4608      	mov	r0, r1
 800e33c:	4611      	mov	r1, r2
 800e33e:	2200      	movs	r2, #0
 800e340:	602a      	str	r2, [r5, #0]
 800e342:	461a      	mov	r2, r3
 800e344:	f7f3 f953 	bl	80015ee <_lseek>
 800e348:	1c43      	adds	r3, r0, #1
 800e34a:	d102      	bne.n	800e352 <_lseek_r+0x1e>
 800e34c:	682b      	ldr	r3, [r5, #0]
 800e34e:	b103      	cbz	r3, 800e352 <_lseek_r+0x1e>
 800e350:	6023      	str	r3, [r4, #0]
 800e352:	bd38      	pop	{r3, r4, r5, pc}
 800e354:	20000e28 	.word	0x20000e28

0800e358 <_read_r>:
 800e358:	b538      	push	{r3, r4, r5, lr}
 800e35a:	4604      	mov	r4, r0
 800e35c:	4d06      	ldr	r5, [pc, #24]	@ (800e378 <_read_r+0x20>)
 800e35e:	4608      	mov	r0, r1
 800e360:	4611      	mov	r1, r2
 800e362:	2200      	movs	r2, #0
 800e364:	602a      	str	r2, [r5, #0]
 800e366:	461a      	mov	r2, r3
 800e368:	f7f3 f8fd 	bl	8001566 <_read>
 800e36c:	1c43      	adds	r3, r0, #1
 800e36e:	d102      	bne.n	800e376 <_read_r+0x1e>
 800e370:	682b      	ldr	r3, [r5, #0]
 800e372:	b103      	cbz	r3, 800e376 <_read_r+0x1e>
 800e374:	6023      	str	r3, [r4, #0]
 800e376:	bd38      	pop	{r3, r4, r5, pc}
 800e378:	20000e28 	.word	0x20000e28

0800e37c <_sbrk_r>:
 800e37c:	b538      	push	{r3, r4, r5, lr}
 800e37e:	2300      	movs	r3, #0
 800e380:	4d05      	ldr	r5, [pc, #20]	@ (800e398 <_sbrk_r+0x1c>)
 800e382:	4604      	mov	r4, r0
 800e384:	4608      	mov	r0, r1
 800e386:	602b      	str	r3, [r5, #0]
 800e388:	f7f3 f93e 	bl	8001608 <_sbrk>
 800e38c:	1c43      	adds	r3, r0, #1
 800e38e:	d102      	bne.n	800e396 <_sbrk_r+0x1a>
 800e390:	682b      	ldr	r3, [r5, #0]
 800e392:	b103      	cbz	r3, 800e396 <_sbrk_r+0x1a>
 800e394:	6023      	str	r3, [r4, #0]
 800e396:	bd38      	pop	{r3, r4, r5, pc}
 800e398:	20000e28 	.word	0x20000e28

0800e39c <_write_r>:
 800e39c:	b538      	push	{r3, r4, r5, lr}
 800e39e:	4604      	mov	r4, r0
 800e3a0:	4d06      	ldr	r5, [pc, #24]	@ (800e3bc <_write_r+0x20>)
 800e3a2:	4608      	mov	r0, r1
 800e3a4:	4611      	mov	r1, r2
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	602a      	str	r2, [r5, #0]
 800e3aa:	461a      	mov	r2, r3
 800e3ac:	f7f2 fe46 	bl	800103c <_write>
 800e3b0:	1c43      	adds	r3, r0, #1
 800e3b2:	d102      	bne.n	800e3ba <_write_r+0x1e>
 800e3b4:	682b      	ldr	r3, [r5, #0]
 800e3b6:	b103      	cbz	r3, 800e3ba <_write_r+0x1e>
 800e3b8:	6023      	str	r3, [r4, #0]
 800e3ba:	bd38      	pop	{r3, r4, r5, pc}
 800e3bc:	20000e28 	.word	0x20000e28

0800e3c0 <__errno>:
 800e3c0:	4b01      	ldr	r3, [pc, #4]	@ (800e3c8 <__errno+0x8>)
 800e3c2:	6818      	ldr	r0, [r3, #0]
 800e3c4:	4770      	bx	lr
 800e3c6:	bf00      	nop
 800e3c8:	20000028 	.word	0x20000028

0800e3cc <__libc_init_array>:
 800e3cc:	b570      	push	{r4, r5, r6, lr}
 800e3ce:	4d0d      	ldr	r5, [pc, #52]	@ (800e404 <__libc_init_array+0x38>)
 800e3d0:	2600      	movs	r6, #0
 800e3d2:	4c0d      	ldr	r4, [pc, #52]	@ (800e408 <__libc_init_array+0x3c>)
 800e3d4:	1b64      	subs	r4, r4, r5
 800e3d6:	10a4      	asrs	r4, r4, #2
 800e3d8:	42a6      	cmp	r6, r4
 800e3da:	d109      	bne.n	800e3f0 <__libc_init_array+0x24>
 800e3dc:	4d0b      	ldr	r5, [pc, #44]	@ (800e40c <__libc_init_array+0x40>)
 800e3de:	2600      	movs	r6, #0
 800e3e0:	4c0b      	ldr	r4, [pc, #44]	@ (800e410 <__libc_init_array+0x44>)
 800e3e2:	f000 fcab 	bl	800ed3c <_init>
 800e3e6:	1b64      	subs	r4, r4, r5
 800e3e8:	10a4      	asrs	r4, r4, #2
 800e3ea:	42a6      	cmp	r6, r4
 800e3ec:	d105      	bne.n	800e3fa <__libc_init_array+0x2e>
 800e3ee:	bd70      	pop	{r4, r5, r6, pc}
 800e3f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e3f4:	3601      	adds	r6, #1
 800e3f6:	4798      	blx	r3
 800e3f8:	e7ee      	b.n	800e3d8 <__libc_init_array+0xc>
 800e3fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800e3fe:	3601      	adds	r6, #1
 800e400:	4798      	blx	r3
 800e402:	e7f2      	b.n	800e3ea <__libc_init_array+0x1e>
 800e404:	080103c0 	.word	0x080103c0
 800e408:	080103c0 	.word	0x080103c0
 800e40c:	080103c0 	.word	0x080103c0
 800e410:	080103c4 	.word	0x080103c4

0800e414 <__retarget_lock_init_recursive>:
 800e414:	4770      	bx	lr

0800e416 <__retarget_lock_acquire_recursive>:
 800e416:	4770      	bx	lr

0800e418 <__retarget_lock_release_recursive>:
 800e418:	4770      	bx	lr
	...

0800e41c <_free_r>:
 800e41c:	b538      	push	{r3, r4, r5, lr}
 800e41e:	4605      	mov	r5, r0
 800e420:	2900      	cmp	r1, #0
 800e422:	d041      	beq.n	800e4a8 <_free_r+0x8c>
 800e424:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e428:	1f0c      	subs	r4, r1, #4
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	bfb8      	it	lt
 800e42e:	18e4      	addlt	r4, r4, r3
 800e430:	f7ff fd4a 	bl	800dec8 <__malloc_lock>
 800e434:	4a1d      	ldr	r2, [pc, #116]	@ (800e4ac <_free_r+0x90>)
 800e436:	6813      	ldr	r3, [r2, #0]
 800e438:	b933      	cbnz	r3, 800e448 <_free_r+0x2c>
 800e43a:	6063      	str	r3, [r4, #4]
 800e43c:	6014      	str	r4, [r2, #0]
 800e43e:	4628      	mov	r0, r5
 800e440:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e444:	f7ff bd46 	b.w	800ded4 <__malloc_unlock>
 800e448:	42a3      	cmp	r3, r4
 800e44a:	d908      	bls.n	800e45e <_free_r+0x42>
 800e44c:	6820      	ldr	r0, [r4, #0]
 800e44e:	1821      	adds	r1, r4, r0
 800e450:	428b      	cmp	r3, r1
 800e452:	bf01      	itttt	eq
 800e454:	6819      	ldreq	r1, [r3, #0]
 800e456:	685b      	ldreq	r3, [r3, #4]
 800e458:	1809      	addeq	r1, r1, r0
 800e45a:	6021      	streq	r1, [r4, #0]
 800e45c:	e7ed      	b.n	800e43a <_free_r+0x1e>
 800e45e:	461a      	mov	r2, r3
 800e460:	685b      	ldr	r3, [r3, #4]
 800e462:	b10b      	cbz	r3, 800e468 <_free_r+0x4c>
 800e464:	42a3      	cmp	r3, r4
 800e466:	d9fa      	bls.n	800e45e <_free_r+0x42>
 800e468:	6811      	ldr	r1, [r2, #0]
 800e46a:	1850      	adds	r0, r2, r1
 800e46c:	42a0      	cmp	r0, r4
 800e46e:	d10b      	bne.n	800e488 <_free_r+0x6c>
 800e470:	6820      	ldr	r0, [r4, #0]
 800e472:	4401      	add	r1, r0
 800e474:	1850      	adds	r0, r2, r1
 800e476:	6011      	str	r1, [r2, #0]
 800e478:	4283      	cmp	r3, r0
 800e47a:	d1e0      	bne.n	800e43e <_free_r+0x22>
 800e47c:	6818      	ldr	r0, [r3, #0]
 800e47e:	685b      	ldr	r3, [r3, #4]
 800e480:	4408      	add	r0, r1
 800e482:	6053      	str	r3, [r2, #4]
 800e484:	6010      	str	r0, [r2, #0]
 800e486:	e7da      	b.n	800e43e <_free_r+0x22>
 800e488:	d902      	bls.n	800e490 <_free_r+0x74>
 800e48a:	230c      	movs	r3, #12
 800e48c:	602b      	str	r3, [r5, #0]
 800e48e:	e7d6      	b.n	800e43e <_free_r+0x22>
 800e490:	6820      	ldr	r0, [r4, #0]
 800e492:	1821      	adds	r1, r4, r0
 800e494:	428b      	cmp	r3, r1
 800e496:	bf02      	ittt	eq
 800e498:	6819      	ldreq	r1, [r3, #0]
 800e49a:	685b      	ldreq	r3, [r3, #4]
 800e49c:	1809      	addeq	r1, r1, r0
 800e49e:	6063      	str	r3, [r4, #4]
 800e4a0:	bf08      	it	eq
 800e4a2:	6021      	streq	r1, [r4, #0]
 800e4a4:	6054      	str	r4, [r2, #4]
 800e4a6:	e7ca      	b.n	800e43e <_free_r+0x22>
 800e4a8:	bd38      	pop	{r3, r4, r5, pc}
 800e4aa:	bf00      	nop
 800e4ac:	20000ce8 	.word	0x20000ce8

0800e4b0 <__sfputc_r>:
 800e4b0:	6893      	ldr	r3, [r2, #8]
 800e4b2:	3b01      	subs	r3, #1
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	6093      	str	r3, [r2, #8]
 800e4b8:	b410      	push	{r4}
 800e4ba:	da08      	bge.n	800e4ce <__sfputc_r+0x1e>
 800e4bc:	6994      	ldr	r4, [r2, #24]
 800e4be:	42a3      	cmp	r3, r4
 800e4c0:	db01      	blt.n	800e4c6 <__sfputc_r+0x16>
 800e4c2:	290a      	cmp	r1, #10
 800e4c4:	d103      	bne.n	800e4ce <__sfputc_r+0x1e>
 800e4c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4ca:	f7ff be86 	b.w	800e1da <__swbuf_r>
 800e4ce:	6813      	ldr	r3, [r2, #0]
 800e4d0:	1c58      	adds	r0, r3, #1
 800e4d2:	6010      	str	r0, [r2, #0]
 800e4d4:	4608      	mov	r0, r1
 800e4d6:	7019      	strb	r1, [r3, #0]
 800e4d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4dc:	4770      	bx	lr

0800e4de <__sfputs_r>:
 800e4de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4e0:	4606      	mov	r6, r0
 800e4e2:	460f      	mov	r7, r1
 800e4e4:	4614      	mov	r4, r2
 800e4e6:	18d5      	adds	r5, r2, r3
 800e4e8:	42ac      	cmp	r4, r5
 800e4ea:	d101      	bne.n	800e4f0 <__sfputs_r+0x12>
 800e4ec:	2000      	movs	r0, #0
 800e4ee:	e007      	b.n	800e500 <__sfputs_r+0x22>
 800e4f0:	463a      	mov	r2, r7
 800e4f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4f6:	4630      	mov	r0, r6
 800e4f8:	f7ff ffda 	bl	800e4b0 <__sfputc_r>
 800e4fc:	1c43      	adds	r3, r0, #1
 800e4fe:	d1f3      	bne.n	800e4e8 <__sfputs_r+0xa>
 800e500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e504 <_vfiprintf_r>:
 800e504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e508:	460d      	mov	r5, r1
 800e50a:	b09d      	sub	sp, #116	@ 0x74
 800e50c:	4614      	mov	r4, r2
 800e50e:	4698      	mov	r8, r3
 800e510:	4606      	mov	r6, r0
 800e512:	b118      	cbz	r0, 800e51c <_vfiprintf_r+0x18>
 800e514:	6a03      	ldr	r3, [r0, #32]
 800e516:	b90b      	cbnz	r3, 800e51c <_vfiprintf_r+0x18>
 800e518:	f7ff fd6e 	bl	800dff8 <__sinit>
 800e51c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e51e:	07d9      	lsls	r1, r3, #31
 800e520:	d405      	bmi.n	800e52e <_vfiprintf_r+0x2a>
 800e522:	89ab      	ldrh	r3, [r5, #12]
 800e524:	059a      	lsls	r2, r3, #22
 800e526:	d402      	bmi.n	800e52e <_vfiprintf_r+0x2a>
 800e528:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e52a:	f7ff ff74 	bl	800e416 <__retarget_lock_acquire_recursive>
 800e52e:	89ab      	ldrh	r3, [r5, #12]
 800e530:	071b      	lsls	r3, r3, #28
 800e532:	d501      	bpl.n	800e538 <_vfiprintf_r+0x34>
 800e534:	692b      	ldr	r3, [r5, #16]
 800e536:	b99b      	cbnz	r3, 800e560 <_vfiprintf_r+0x5c>
 800e538:	4629      	mov	r1, r5
 800e53a:	4630      	mov	r0, r6
 800e53c:	f7ff fe8c 	bl	800e258 <__swsetup_r>
 800e540:	b170      	cbz	r0, 800e560 <_vfiprintf_r+0x5c>
 800e542:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e544:	07dc      	lsls	r4, r3, #31
 800e546:	d504      	bpl.n	800e552 <_vfiprintf_r+0x4e>
 800e548:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e54c:	b01d      	add	sp, #116	@ 0x74
 800e54e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e552:	89ab      	ldrh	r3, [r5, #12]
 800e554:	0598      	lsls	r0, r3, #22
 800e556:	d4f7      	bmi.n	800e548 <_vfiprintf_r+0x44>
 800e558:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e55a:	f7ff ff5d 	bl	800e418 <__retarget_lock_release_recursive>
 800e55e:	e7f3      	b.n	800e548 <_vfiprintf_r+0x44>
 800e560:	2300      	movs	r3, #0
 800e562:	f8cd 800c 	str.w	r8, [sp, #12]
 800e566:	f04f 0901 	mov.w	r9, #1
 800e56a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800e720 <_vfiprintf_r+0x21c>
 800e56e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e570:	2320      	movs	r3, #32
 800e572:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e576:	2330      	movs	r3, #48	@ 0x30
 800e578:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e57c:	4623      	mov	r3, r4
 800e57e:	469a      	mov	sl, r3
 800e580:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e584:	b10a      	cbz	r2, 800e58a <_vfiprintf_r+0x86>
 800e586:	2a25      	cmp	r2, #37	@ 0x25
 800e588:	d1f9      	bne.n	800e57e <_vfiprintf_r+0x7a>
 800e58a:	ebba 0b04 	subs.w	fp, sl, r4
 800e58e:	d00b      	beq.n	800e5a8 <_vfiprintf_r+0xa4>
 800e590:	465b      	mov	r3, fp
 800e592:	4622      	mov	r2, r4
 800e594:	4629      	mov	r1, r5
 800e596:	4630      	mov	r0, r6
 800e598:	f7ff ffa1 	bl	800e4de <__sfputs_r>
 800e59c:	3001      	adds	r0, #1
 800e59e:	f000 80a7 	beq.w	800e6f0 <_vfiprintf_r+0x1ec>
 800e5a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e5a4:	445a      	add	r2, fp
 800e5a6:	9209      	str	r2, [sp, #36]	@ 0x24
 800e5a8:	f89a 3000 	ldrb.w	r3, [sl]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	f000 809f 	beq.w	800e6f0 <_vfiprintf_r+0x1ec>
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e5b8:	f10a 0a01 	add.w	sl, sl, #1
 800e5bc:	9304      	str	r3, [sp, #16]
 800e5be:	9307      	str	r3, [sp, #28]
 800e5c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e5c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800e5c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5ca:	4654      	mov	r4, sl
 800e5cc:	2205      	movs	r2, #5
 800e5ce:	4854      	ldr	r0, [pc, #336]	@ (800e720 <_vfiprintf_r+0x21c>)
 800e5d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5d4:	f000 fba4 	bl	800ed20 <memchr>
 800e5d8:	9a04      	ldr	r2, [sp, #16]
 800e5da:	b9d8      	cbnz	r0, 800e614 <_vfiprintf_r+0x110>
 800e5dc:	06d1      	lsls	r1, r2, #27
 800e5de:	bf44      	itt	mi
 800e5e0:	2320      	movmi	r3, #32
 800e5e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e5e6:	0713      	lsls	r3, r2, #28
 800e5e8:	bf44      	itt	mi
 800e5ea:	232b      	movmi	r3, #43	@ 0x2b
 800e5ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e5f0:	f89a 3000 	ldrb.w	r3, [sl]
 800e5f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e5f6:	d015      	beq.n	800e624 <_vfiprintf_r+0x120>
 800e5f8:	9a07      	ldr	r2, [sp, #28]
 800e5fa:	4654      	mov	r4, sl
 800e5fc:	2000      	movs	r0, #0
 800e5fe:	f04f 0c0a 	mov.w	ip, #10
 800e602:	4621      	mov	r1, r4
 800e604:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e608:	3b30      	subs	r3, #48	@ 0x30
 800e60a:	2b09      	cmp	r3, #9
 800e60c:	d94b      	bls.n	800e6a6 <_vfiprintf_r+0x1a2>
 800e60e:	b1b0      	cbz	r0, 800e63e <_vfiprintf_r+0x13a>
 800e610:	9207      	str	r2, [sp, #28]
 800e612:	e014      	b.n	800e63e <_vfiprintf_r+0x13a>
 800e614:	eba0 0308 	sub.w	r3, r0, r8
 800e618:	46a2      	mov	sl, r4
 800e61a:	fa09 f303 	lsl.w	r3, r9, r3
 800e61e:	4313      	orrs	r3, r2
 800e620:	9304      	str	r3, [sp, #16]
 800e622:	e7d2      	b.n	800e5ca <_vfiprintf_r+0xc6>
 800e624:	9b03      	ldr	r3, [sp, #12]
 800e626:	1d19      	adds	r1, r3, #4
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	9103      	str	r1, [sp, #12]
 800e62e:	bfbb      	ittet	lt
 800e630:	425b      	neglt	r3, r3
 800e632:	f042 0202 	orrlt.w	r2, r2, #2
 800e636:	9307      	strge	r3, [sp, #28]
 800e638:	9307      	strlt	r3, [sp, #28]
 800e63a:	bfb8      	it	lt
 800e63c:	9204      	strlt	r2, [sp, #16]
 800e63e:	7823      	ldrb	r3, [r4, #0]
 800e640:	2b2e      	cmp	r3, #46	@ 0x2e
 800e642:	d10a      	bne.n	800e65a <_vfiprintf_r+0x156>
 800e644:	7863      	ldrb	r3, [r4, #1]
 800e646:	2b2a      	cmp	r3, #42	@ 0x2a
 800e648:	d132      	bne.n	800e6b0 <_vfiprintf_r+0x1ac>
 800e64a:	9b03      	ldr	r3, [sp, #12]
 800e64c:	3402      	adds	r4, #2
 800e64e:	1d1a      	adds	r2, r3, #4
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e656:	9203      	str	r2, [sp, #12]
 800e658:	9305      	str	r3, [sp, #20]
 800e65a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e730 <_vfiprintf_r+0x22c>
 800e65e:	2203      	movs	r2, #3
 800e660:	7821      	ldrb	r1, [r4, #0]
 800e662:	4650      	mov	r0, sl
 800e664:	f000 fb5c 	bl	800ed20 <memchr>
 800e668:	b138      	cbz	r0, 800e67a <_vfiprintf_r+0x176>
 800e66a:	eba0 000a 	sub.w	r0, r0, sl
 800e66e:	2240      	movs	r2, #64	@ 0x40
 800e670:	9b04      	ldr	r3, [sp, #16]
 800e672:	3401      	adds	r4, #1
 800e674:	4082      	lsls	r2, r0
 800e676:	4313      	orrs	r3, r2
 800e678:	9304      	str	r3, [sp, #16]
 800e67a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e67e:	2206      	movs	r2, #6
 800e680:	4828      	ldr	r0, [pc, #160]	@ (800e724 <_vfiprintf_r+0x220>)
 800e682:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e686:	f000 fb4b 	bl	800ed20 <memchr>
 800e68a:	2800      	cmp	r0, #0
 800e68c:	d03f      	beq.n	800e70e <_vfiprintf_r+0x20a>
 800e68e:	4b26      	ldr	r3, [pc, #152]	@ (800e728 <_vfiprintf_r+0x224>)
 800e690:	bb1b      	cbnz	r3, 800e6da <_vfiprintf_r+0x1d6>
 800e692:	9b03      	ldr	r3, [sp, #12]
 800e694:	3307      	adds	r3, #7
 800e696:	f023 0307 	bic.w	r3, r3, #7
 800e69a:	3308      	adds	r3, #8
 800e69c:	9303      	str	r3, [sp, #12]
 800e69e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6a0:	443b      	add	r3, r7
 800e6a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6a4:	e76a      	b.n	800e57c <_vfiprintf_r+0x78>
 800e6a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6aa:	460c      	mov	r4, r1
 800e6ac:	2001      	movs	r0, #1
 800e6ae:	e7a8      	b.n	800e602 <_vfiprintf_r+0xfe>
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	3401      	adds	r4, #1
 800e6b4:	f04f 0c0a 	mov.w	ip, #10
 800e6b8:	4619      	mov	r1, r3
 800e6ba:	9305      	str	r3, [sp, #20]
 800e6bc:	4620      	mov	r0, r4
 800e6be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6c2:	3a30      	subs	r2, #48	@ 0x30
 800e6c4:	2a09      	cmp	r2, #9
 800e6c6:	d903      	bls.n	800e6d0 <_vfiprintf_r+0x1cc>
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d0c6      	beq.n	800e65a <_vfiprintf_r+0x156>
 800e6cc:	9105      	str	r1, [sp, #20]
 800e6ce:	e7c4      	b.n	800e65a <_vfiprintf_r+0x156>
 800e6d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e6d4:	4604      	mov	r4, r0
 800e6d6:	2301      	movs	r3, #1
 800e6d8:	e7f0      	b.n	800e6bc <_vfiprintf_r+0x1b8>
 800e6da:	ab03      	add	r3, sp, #12
 800e6dc:	462a      	mov	r2, r5
 800e6de:	a904      	add	r1, sp, #16
 800e6e0:	4630      	mov	r0, r6
 800e6e2:	9300      	str	r3, [sp, #0]
 800e6e4:	4b11      	ldr	r3, [pc, #68]	@ (800e72c <_vfiprintf_r+0x228>)
 800e6e6:	f3af 8000 	nop.w
 800e6ea:	4607      	mov	r7, r0
 800e6ec:	1c78      	adds	r0, r7, #1
 800e6ee:	d1d6      	bne.n	800e69e <_vfiprintf_r+0x19a>
 800e6f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e6f2:	07d9      	lsls	r1, r3, #31
 800e6f4:	d405      	bmi.n	800e702 <_vfiprintf_r+0x1fe>
 800e6f6:	89ab      	ldrh	r3, [r5, #12]
 800e6f8:	059a      	lsls	r2, r3, #22
 800e6fa:	d402      	bmi.n	800e702 <_vfiprintf_r+0x1fe>
 800e6fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e6fe:	f7ff fe8b 	bl	800e418 <__retarget_lock_release_recursive>
 800e702:	89ab      	ldrh	r3, [r5, #12]
 800e704:	065b      	lsls	r3, r3, #25
 800e706:	f53f af1f 	bmi.w	800e548 <_vfiprintf_r+0x44>
 800e70a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e70c:	e71e      	b.n	800e54c <_vfiprintf_r+0x48>
 800e70e:	ab03      	add	r3, sp, #12
 800e710:	462a      	mov	r2, r5
 800e712:	a904      	add	r1, sp, #16
 800e714:	4630      	mov	r0, r6
 800e716:	9300      	str	r3, [sp, #0]
 800e718:	4b04      	ldr	r3, [pc, #16]	@ (800e72c <_vfiprintf_r+0x228>)
 800e71a:	f000 f87d 	bl	800e818 <_printf_i>
 800e71e:	e7e4      	b.n	800e6ea <_vfiprintf_r+0x1e6>
 800e720:	08010382 	.word	0x08010382
 800e724:	0801038c 	.word	0x0801038c
 800e728:	00000000 	.word	0x00000000
 800e72c:	0800e4df 	.word	0x0800e4df
 800e730:	08010388 	.word	0x08010388

0800e734 <_printf_common>:
 800e734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e738:	4616      	mov	r6, r2
 800e73a:	4698      	mov	r8, r3
 800e73c:	688a      	ldr	r2, [r1, #8]
 800e73e:	4607      	mov	r7, r0
 800e740:	690b      	ldr	r3, [r1, #16]
 800e742:	460c      	mov	r4, r1
 800e744:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e748:	4293      	cmp	r3, r2
 800e74a:	bfb8      	it	lt
 800e74c:	4613      	movlt	r3, r2
 800e74e:	6033      	str	r3, [r6, #0]
 800e750:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e754:	b10a      	cbz	r2, 800e75a <_printf_common+0x26>
 800e756:	3301      	adds	r3, #1
 800e758:	6033      	str	r3, [r6, #0]
 800e75a:	6823      	ldr	r3, [r4, #0]
 800e75c:	0699      	lsls	r1, r3, #26
 800e75e:	bf42      	ittt	mi
 800e760:	6833      	ldrmi	r3, [r6, #0]
 800e762:	3302      	addmi	r3, #2
 800e764:	6033      	strmi	r3, [r6, #0]
 800e766:	6825      	ldr	r5, [r4, #0]
 800e768:	f015 0506 	ands.w	r5, r5, #6
 800e76c:	d106      	bne.n	800e77c <_printf_common+0x48>
 800e76e:	f104 0a19 	add.w	sl, r4, #25
 800e772:	68e3      	ldr	r3, [r4, #12]
 800e774:	6832      	ldr	r2, [r6, #0]
 800e776:	1a9b      	subs	r3, r3, r2
 800e778:	42ab      	cmp	r3, r5
 800e77a:	dc2b      	bgt.n	800e7d4 <_printf_common+0xa0>
 800e77c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e780:	6822      	ldr	r2, [r4, #0]
 800e782:	3b00      	subs	r3, #0
 800e784:	bf18      	it	ne
 800e786:	2301      	movne	r3, #1
 800e788:	0692      	lsls	r2, r2, #26
 800e78a:	d430      	bmi.n	800e7ee <_printf_common+0xba>
 800e78c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e790:	4641      	mov	r1, r8
 800e792:	4638      	mov	r0, r7
 800e794:	47c8      	blx	r9
 800e796:	3001      	adds	r0, #1
 800e798:	d023      	beq.n	800e7e2 <_printf_common+0xae>
 800e79a:	6823      	ldr	r3, [r4, #0]
 800e79c:	341a      	adds	r4, #26
 800e79e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800e7a2:	f003 0306 	and.w	r3, r3, #6
 800e7a6:	2b04      	cmp	r3, #4
 800e7a8:	bf0a      	itet	eq
 800e7aa:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800e7ae:	2500      	movne	r5, #0
 800e7b0:	6833      	ldreq	r3, [r6, #0]
 800e7b2:	f04f 0600 	mov.w	r6, #0
 800e7b6:	bf08      	it	eq
 800e7b8:	1aed      	subeq	r5, r5, r3
 800e7ba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800e7be:	bf08      	it	eq
 800e7c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e7c4:	4293      	cmp	r3, r2
 800e7c6:	bfc4      	itt	gt
 800e7c8:	1a9b      	subgt	r3, r3, r2
 800e7ca:	18ed      	addgt	r5, r5, r3
 800e7cc:	42b5      	cmp	r5, r6
 800e7ce:	d11a      	bne.n	800e806 <_printf_common+0xd2>
 800e7d0:	2000      	movs	r0, #0
 800e7d2:	e008      	b.n	800e7e6 <_printf_common+0xb2>
 800e7d4:	2301      	movs	r3, #1
 800e7d6:	4652      	mov	r2, sl
 800e7d8:	4641      	mov	r1, r8
 800e7da:	4638      	mov	r0, r7
 800e7dc:	47c8      	blx	r9
 800e7de:	3001      	adds	r0, #1
 800e7e0:	d103      	bne.n	800e7ea <_printf_common+0xb6>
 800e7e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e7e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7ea:	3501      	adds	r5, #1
 800e7ec:	e7c1      	b.n	800e772 <_printf_common+0x3e>
 800e7ee:	18e1      	adds	r1, r4, r3
 800e7f0:	1c5a      	adds	r2, r3, #1
 800e7f2:	2030      	movs	r0, #48	@ 0x30
 800e7f4:	3302      	adds	r3, #2
 800e7f6:	4422      	add	r2, r4
 800e7f8:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e7fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e800:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e804:	e7c2      	b.n	800e78c <_printf_common+0x58>
 800e806:	2301      	movs	r3, #1
 800e808:	4622      	mov	r2, r4
 800e80a:	4641      	mov	r1, r8
 800e80c:	4638      	mov	r0, r7
 800e80e:	47c8      	blx	r9
 800e810:	3001      	adds	r0, #1
 800e812:	d0e6      	beq.n	800e7e2 <_printf_common+0xae>
 800e814:	3601      	adds	r6, #1
 800e816:	e7d9      	b.n	800e7cc <_printf_common+0x98>

0800e818 <_printf_i>:
 800e818:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e81c:	7e0f      	ldrb	r7, [r1, #24]
 800e81e:	4691      	mov	r9, r2
 800e820:	4680      	mov	r8, r0
 800e822:	460c      	mov	r4, r1
 800e824:	2f78      	cmp	r7, #120	@ 0x78
 800e826:	469a      	mov	sl, r3
 800e828:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e82a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e82e:	d807      	bhi.n	800e840 <_printf_i+0x28>
 800e830:	2f62      	cmp	r7, #98	@ 0x62
 800e832:	d80a      	bhi.n	800e84a <_printf_i+0x32>
 800e834:	2f00      	cmp	r7, #0
 800e836:	f000 80d2 	beq.w	800e9de <_printf_i+0x1c6>
 800e83a:	2f58      	cmp	r7, #88	@ 0x58
 800e83c:	f000 80b9 	beq.w	800e9b2 <_printf_i+0x19a>
 800e840:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e844:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e848:	e03a      	b.n	800e8c0 <_printf_i+0xa8>
 800e84a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e84e:	2b15      	cmp	r3, #21
 800e850:	d8f6      	bhi.n	800e840 <_printf_i+0x28>
 800e852:	a101      	add	r1, pc, #4	@ (adr r1, 800e858 <_printf_i+0x40>)
 800e854:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e858:	0800e8b1 	.word	0x0800e8b1
 800e85c:	0800e8c5 	.word	0x0800e8c5
 800e860:	0800e841 	.word	0x0800e841
 800e864:	0800e841 	.word	0x0800e841
 800e868:	0800e841 	.word	0x0800e841
 800e86c:	0800e841 	.word	0x0800e841
 800e870:	0800e8c5 	.word	0x0800e8c5
 800e874:	0800e841 	.word	0x0800e841
 800e878:	0800e841 	.word	0x0800e841
 800e87c:	0800e841 	.word	0x0800e841
 800e880:	0800e841 	.word	0x0800e841
 800e884:	0800e9c5 	.word	0x0800e9c5
 800e888:	0800e8ef 	.word	0x0800e8ef
 800e88c:	0800e97f 	.word	0x0800e97f
 800e890:	0800e841 	.word	0x0800e841
 800e894:	0800e841 	.word	0x0800e841
 800e898:	0800e9e7 	.word	0x0800e9e7
 800e89c:	0800e841 	.word	0x0800e841
 800e8a0:	0800e8ef 	.word	0x0800e8ef
 800e8a4:	0800e841 	.word	0x0800e841
 800e8a8:	0800e841 	.word	0x0800e841
 800e8ac:	0800e987 	.word	0x0800e987
 800e8b0:	6833      	ldr	r3, [r6, #0]
 800e8b2:	1d1a      	adds	r2, r3, #4
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	6032      	str	r2, [r6, #0]
 800e8b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e8bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e8c0:	2301      	movs	r3, #1
 800e8c2:	e09d      	b.n	800ea00 <_printf_i+0x1e8>
 800e8c4:	6833      	ldr	r3, [r6, #0]
 800e8c6:	6820      	ldr	r0, [r4, #0]
 800e8c8:	1d19      	adds	r1, r3, #4
 800e8ca:	6031      	str	r1, [r6, #0]
 800e8cc:	0606      	lsls	r6, r0, #24
 800e8ce:	d501      	bpl.n	800e8d4 <_printf_i+0xbc>
 800e8d0:	681d      	ldr	r5, [r3, #0]
 800e8d2:	e003      	b.n	800e8dc <_printf_i+0xc4>
 800e8d4:	0645      	lsls	r5, r0, #25
 800e8d6:	d5fb      	bpl.n	800e8d0 <_printf_i+0xb8>
 800e8d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e8dc:	2d00      	cmp	r5, #0
 800e8de:	da03      	bge.n	800e8e8 <_printf_i+0xd0>
 800e8e0:	232d      	movs	r3, #45	@ 0x2d
 800e8e2:	426d      	negs	r5, r5
 800e8e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e8e8:	4859      	ldr	r0, [pc, #356]	@ (800ea50 <_printf_i+0x238>)
 800e8ea:	230a      	movs	r3, #10
 800e8ec:	e011      	b.n	800e912 <_printf_i+0xfa>
 800e8ee:	6821      	ldr	r1, [r4, #0]
 800e8f0:	6833      	ldr	r3, [r6, #0]
 800e8f2:	0608      	lsls	r0, r1, #24
 800e8f4:	f853 5b04 	ldr.w	r5, [r3], #4
 800e8f8:	d402      	bmi.n	800e900 <_printf_i+0xe8>
 800e8fa:	0649      	lsls	r1, r1, #25
 800e8fc:	bf48      	it	mi
 800e8fe:	b2ad      	uxthmi	r5, r5
 800e900:	2f6f      	cmp	r7, #111	@ 0x6f
 800e902:	6033      	str	r3, [r6, #0]
 800e904:	4852      	ldr	r0, [pc, #328]	@ (800ea50 <_printf_i+0x238>)
 800e906:	bf14      	ite	ne
 800e908:	230a      	movne	r3, #10
 800e90a:	2308      	moveq	r3, #8
 800e90c:	2100      	movs	r1, #0
 800e90e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e912:	6866      	ldr	r6, [r4, #4]
 800e914:	2e00      	cmp	r6, #0
 800e916:	60a6      	str	r6, [r4, #8]
 800e918:	bfa2      	ittt	ge
 800e91a:	6821      	ldrge	r1, [r4, #0]
 800e91c:	f021 0104 	bicge.w	r1, r1, #4
 800e920:	6021      	strge	r1, [r4, #0]
 800e922:	b90d      	cbnz	r5, 800e928 <_printf_i+0x110>
 800e924:	2e00      	cmp	r6, #0
 800e926:	d04b      	beq.n	800e9c0 <_printf_i+0x1a8>
 800e928:	4616      	mov	r6, r2
 800e92a:	fbb5 f1f3 	udiv	r1, r5, r3
 800e92e:	fb03 5711 	mls	r7, r3, r1, r5
 800e932:	5dc7      	ldrb	r7, [r0, r7]
 800e934:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e938:	462f      	mov	r7, r5
 800e93a:	460d      	mov	r5, r1
 800e93c:	42bb      	cmp	r3, r7
 800e93e:	d9f4      	bls.n	800e92a <_printf_i+0x112>
 800e940:	2b08      	cmp	r3, #8
 800e942:	d10b      	bne.n	800e95c <_printf_i+0x144>
 800e944:	6823      	ldr	r3, [r4, #0]
 800e946:	07df      	lsls	r7, r3, #31
 800e948:	d508      	bpl.n	800e95c <_printf_i+0x144>
 800e94a:	6923      	ldr	r3, [r4, #16]
 800e94c:	6861      	ldr	r1, [r4, #4]
 800e94e:	4299      	cmp	r1, r3
 800e950:	bfde      	ittt	le
 800e952:	2330      	movle	r3, #48	@ 0x30
 800e954:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e958:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800e95c:	1b92      	subs	r2, r2, r6
 800e95e:	6122      	str	r2, [r4, #16]
 800e960:	464b      	mov	r3, r9
 800e962:	aa03      	add	r2, sp, #12
 800e964:	4621      	mov	r1, r4
 800e966:	4640      	mov	r0, r8
 800e968:	f8cd a000 	str.w	sl, [sp]
 800e96c:	f7ff fee2 	bl	800e734 <_printf_common>
 800e970:	3001      	adds	r0, #1
 800e972:	d14a      	bne.n	800ea0a <_printf_i+0x1f2>
 800e974:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e978:	b004      	add	sp, #16
 800e97a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e97e:	6823      	ldr	r3, [r4, #0]
 800e980:	f043 0320 	orr.w	r3, r3, #32
 800e984:	6023      	str	r3, [r4, #0]
 800e986:	2778      	movs	r7, #120	@ 0x78
 800e988:	4832      	ldr	r0, [pc, #200]	@ (800ea54 <_printf_i+0x23c>)
 800e98a:	6823      	ldr	r3, [r4, #0]
 800e98c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e990:	061f      	lsls	r7, r3, #24
 800e992:	6831      	ldr	r1, [r6, #0]
 800e994:	f851 5b04 	ldr.w	r5, [r1], #4
 800e998:	d402      	bmi.n	800e9a0 <_printf_i+0x188>
 800e99a:	065f      	lsls	r7, r3, #25
 800e99c:	bf48      	it	mi
 800e99e:	b2ad      	uxthmi	r5, r5
 800e9a0:	6031      	str	r1, [r6, #0]
 800e9a2:	07d9      	lsls	r1, r3, #31
 800e9a4:	bf44      	itt	mi
 800e9a6:	f043 0320 	orrmi.w	r3, r3, #32
 800e9aa:	6023      	strmi	r3, [r4, #0]
 800e9ac:	b11d      	cbz	r5, 800e9b6 <_printf_i+0x19e>
 800e9ae:	2310      	movs	r3, #16
 800e9b0:	e7ac      	b.n	800e90c <_printf_i+0xf4>
 800e9b2:	4827      	ldr	r0, [pc, #156]	@ (800ea50 <_printf_i+0x238>)
 800e9b4:	e7e9      	b.n	800e98a <_printf_i+0x172>
 800e9b6:	6823      	ldr	r3, [r4, #0]
 800e9b8:	f023 0320 	bic.w	r3, r3, #32
 800e9bc:	6023      	str	r3, [r4, #0]
 800e9be:	e7f6      	b.n	800e9ae <_printf_i+0x196>
 800e9c0:	4616      	mov	r6, r2
 800e9c2:	e7bd      	b.n	800e940 <_printf_i+0x128>
 800e9c4:	6833      	ldr	r3, [r6, #0]
 800e9c6:	6825      	ldr	r5, [r4, #0]
 800e9c8:	1d18      	adds	r0, r3, #4
 800e9ca:	6961      	ldr	r1, [r4, #20]
 800e9cc:	6030      	str	r0, [r6, #0]
 800e9ce:	062e      	lsls	r6, r5, #24
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	d501      	bpl.n	800e9d8 <_printf_i+0x1c0>
 800e9d4:	6019      	str	r1, [r3, #0]
 800e9d6:	e002      	b.n	800e9de <_printf_i+0x1c6>
 800e9d8:	0668      	lsls	r0, r5, #25
 800e9da:	d5fb      	bpl.n	800e9d4 <_printf_i+0x1bc>
 800e9dc:	8019      	strh	r1, [r3, #0]
 800e9de:	2300      	movs	r3, #0
 800e9e0:	4616      	mov	r6, r2
 800e9e2:	6123      	str	r3, [r4, #16]
 800e9e4:	e7bc      	b.n	800e960 <_printf_i+0x148>
 800e9e6:	6833      	ldr	r3, [r6, #0]
 800e9e8:	2100      	movs	r1, #0
 800e9ea:	1d1a      	adds	r2, r3, #4
 800e9ec:	6032      	str	r2, [r6, #0]
 800e9ee:	681e      	ldr	r6, [r3, #0]
 800e9f0:	6862      	ldr	r2, [r4, #4]
 800e9f2:	4630      	mov	r0, r6
 800e9f4:	f000 f994 	bl	800ed20 <memchr>
 800e9f8:	b108      	cbz	r0, 800e9fe <_printf_i+0x1e6>
 800e9fa:	1b80      	subs	r0, r0, r6
 800e9fc:	6060      	str	r0, [r4, #4]
 800e9fe:	6863      	ldr	r3, [r4, #4]
 800ea00:	6123      	str	r3, [r4, #16]
 800ea02:	2300      	movs	r3, #0
 800ea04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ea08:	e7aa      	b.n	800e960 <_printf_i+0x148>
 800ea0a:	6923      	ldr	r3, [r4, #16]
 800ea0c:	4632      	mov	r2, r6
 800ea0e:	4649      	mov	r1, r9
 800ea10:	4640      	mov	r0, r8
 800ea12:	47d0      	blx	sl
 800ea14:	3001      	adds	r0, #1
 800ea16:	d0ad      	beq.n	800e974 <_printf_i+0x15c>
 800ea18:	6823      	ldr	r3, [r4, #0]
 800ea1a:	079b      	lsls	r3, r3, #30
 800ea1c:	d413      	bmi.n	800ea46 <_printf_i+0x22e>
 800ea1e:	68e0      	ldr	r0, [r4, #12]
 800ea20:	9b03      	ldr	r3, [sp, #12]
 800ea22:	4298      	cmp	r0, r3
 800ea24:	bfb8      	it	lt
 800ea26:	4618      	movlt	r0, r3
 800ea28:	e7a6      	b.n	800e978 <_printf_i+0x160>
 800ea2a:	2301      	movs	r3, #1
 800ea2c:	4632      	mov	r2, r6
 800ea2e:	4649      	mov	r1, r9
 800ea30:	4640      	mov	r0, r8
 800ea32:	47d0      	blx	sl
 800ea34:	3001      	adds	r0, #1
 800ea36:	d09d      	beq.n	800e974 <_printf_i+0x15c>
 800ea38:	3501      	adds	r5, #1
 800ea3a:	68e3      	ldr	r3, [r4, #12]
 800ea3c:	9903      	ldr	r1, [sp, #12]
 800ea3e:	1a5b      	subs	r3, r3, r1
 800ea40:	42ab      	cmp	r3, r5
 800ea42:	dcf2      	bgt.n	800ea2a <_printf_i+0x212>
 800ea44:	e7eb      	b.n	800ea1e <_printf_i+0x206>
 800ea46:	2500      	movs	r5, #0
 800ea48:	f104 0619 	add.w	r6, r4, #25
 800ea4c:	e7f5      	b.n	800ea3a <_printf_i+0x222>
 800ea4e:	bf00      	nop
 800ea50:	08010393 	.word	0x08010393
 800ea54:	080103a4 	.word	0x080103a4

0800ea58 <__sflush_r>:
 800ea58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ea5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea60:	0716      	lsls	r6, r2, #28
 800ea62:	4605      	mov	r5, r0
 800ea64:	460c      	mov	r4, r1
 800ea66:	d454      	bmi.n	800eb12 <__sflush_r+0xba>
 800ea68:	684b      	ldr	r3, [r1, #4]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	dc02      	bgt.n	800ea74 <__sflush_r+0x1c>
 800ea6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	dd48      	ble.n	800eb06 <__sflush_r+0xae>
 800ea74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea76:	2e00      	cmp	r6, #0
 800ea78:	d045      	beq.n	800eb06 <__sflush_r+0xae>
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ea80:	682f      	ldr	r7, [r5, #0]
 800ea82:	6a21      	ldr	r1, [r4, #32]
 800ea84:	602b      	str	r3, [r5, #0]
 800ea86:	d030      	beq.n	800eaea <__sflush_r+0x92>
 800ea88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ea8a:	89a3      	ldrh	r3, [r4, #12]
 800ea8c:	0759      	lsls	r1, r3, #29
 800ea8e:	d505      	bpl.n	800ea9c <__sflush_r+0x44>
 800ea90:	6863      	ldr	r3, [r4, #4]
 800ea92:	1ad2      	subs	r2, r2, r3
 800ea94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ea96:	b10b      	cbz	r3, 800ea9c <__sflush_r+0x44>
 800ea98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ea9a:	1ad2      	subs	r2, r2, r3
 800ea9c:	2300      	movs	r3, #0
 800ea9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eaa0:	6a21      	ldr	r1, [r4, #32]
 800eaa2:	4628      	mov	r0, r5
 800eaa4:	47b0      	blx	r6
 800eaa6:	1c43      	adds	r3, r0, #1
 800eaa8:	89a3      	ldrh	r3, [r4, #12]
 800eaaa:	d106      	bne.n	800eaba <__sflush_r+0x62>
 800eaac:	6829      	ldr	r1, [r5, #0]
 800eaae:	291d      	cmp	r1, #29
 800eab0:	d82b      	bhi.n	800eb0a <__sflush_r+0xb2>
 800eab2:	4a2a      	ldr	r2, [pc, #168]	@ (800eb5c <__sflush_r+0x104>)
 800eab4:	410a      	asrs	r2, r1
 800eab6:	07d6      	lsls	r6, r2, #31
 800eab8:	d427      	bmi.n	800eb0a <__sflush_r+0xb2>
 800eaba:	2200      	movs	r2, #0
 800eabc:	04d9      	lsls	r1, r3, #19
 800eabe:	6062      	str	r2, [r4, #4]
 800eac0:	6922      	ldr	r2, [r4, #16]
 800eac2:	6022      	str	r2, [r4, #0]
 800eac4:	d504      	bpl.n	800ead0 <__sflush_r+0x78>
 800eac6:	1c42      	adds	r2, r0, #1
 800eac8:	d101      	bne.n	800eace <__sflush_r+0x76>
 800eaca:	682b      	ldr	r3, [r5, #0]
 800eacc:	b903      	cbnz	r3, 800ead0 <__sflush_r+0x78>
 800eace:	6560      	str	r0, [r4, #84]	@ 0x54
 800ead0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ead2:	602f      	str	r7, [r5, #0]
 800ead4:	b1b9      	cbz	r1, 800eb06 <__sflush_r+0xae>
 800ead6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eada:	4299      	cmp	r1, r3
 800eadc:	d002      	beq.n	800eae4 <__sflush_r+0x8c>
 800eade:	4628      	mov	r0, r5
 800eae0:	f7ff fc9c 	bl	800e41c <_free_r>
 800eae4:	2300      	movs	r3, #0
 800eae6:	6363      	str	r3, [r4, #52]	@ 0x34
 800eae8:	e00d      	b.n	800eb06 <__sflush_r+0xae>
 800eaea:	2301      	movs	r3, #1
 800eaec:	4628      	mov	r0, r5
 800eaee:	47b0      	blx	r6
 800eaf0:	4602      	mov	r2, r0
 800eaf2:	1c50      	adds	r0, r2, #1
 800eaf4:	d1c9      	bne.n	800ea8a <__sflush_r+0x32>
 800eaf6:	682b      	ldr	r3, [r5, #0]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d0c6      	beq.n	800ea8a <__sflush_r+0x32>
 800eafc:	2b1d      	cmp	r3, #29
 800eafe:	d001      	beq.n	800eb04 <__sflush_r+0xac>
 800eb00:	2b16      	cmp	r3, #22
 800eb02:	d11d      	bne.n	800eb40 <__sflush_r+0xe8>
 800eb04:	602f      	str	r7, [r5, #0]
 800eb06:	2000      	movs	r0, #0
 800eb08:	e021      	b.n	800eb4e <__sflush_r+0xf6>
 800eb0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb0e:	b21b      	sxth	r3, r3
 800eb10:	e01a      	b.n	800eb48 <__sflush_r+0xf0>
 800eb12:	690f      	ldr	r7, [r1, #16]
 800eb14:	2f00      	cmp	r7, #0
 800eb16:	d0f6      	beq.n	800eb06 <__sflush_r+0xae>
 800eb18:	0793      	lsls	r3, r2, #30
 800eb1a:	680e      	ldr	r6, [r1, #0]
 800eb1c:	600f      	str	r7, [r1, #0]
 800eb1e:	bf0c      	ite	eq
 800eb20:	694b      	ldreq	r3, [r1, #20]
 800eb22:	2300      	movne	r3, #0
 800eb24:	eba6 0807 	sub.w	r8, r6, r7
 800eb28:	608b      	str	r3, [r1, #8]
 800eb2a:	f1b8 0f00 	cmp.w	r8, #0
 800eb2e:	ddea      	ble.n	800eb06 <__sflush_r+0xae>
 800eb30:	4643      	mov	r3, r8
 800eb32:	463a      	mov	r2, r7
 800eb34:	6a21      	ldr	r1, [r4, #32]
 800eb36:	4628      	mov	r0, r5
 800eb38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eb3a:	47b0      	blx	r6
 800eb3c:	2800      	cmp	r0, #0
 800eb3e:	dc08      	bgt.n	800eb52 <__sflush_r+0xfa>
 800eb40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eb4c:	81a3      	strh	r3, [r4, #12]
 800eb4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb52:	4407      	add	r7, r0
 800eb54:	eba8 0800 	sub.w	r8, r8, r0
 800eb58:	e7e7      	b.n	800eb2a <__sflush_r+0xd2>
 800eb5a:	bf00      	nop
 800eb5c:	dfbffffe 	.word	0xdfbffffe

0800eb60 <_fflush_r>:
 800eb60:	b538      	push	{r3, r4, r5, lr}
 800eb62:	690b      	ldr	r3, [r1, #16]
 800eb64:	4605      	mov	r5, r0
 800eb66:	460c      	mov	r4, r1
 800eb68:	b913      	cbnz	r3, 800eb70 <_fflush_r+0x10>
 800eb6a:	2500      	movs	r5, #0
 800eb6c:	4628      	mov	r0, r5
 800eb6e:	bd38      	pop	{r3, r4, r5, pc}
 800eb70:	b118      	cbz	r0, 800eb7a <_fflush_r+0x1a>
 800eb72:	6a03      	ldr	r3, [r0, #32]
 800eb74:	b90b      	cbnz	r3, 800eb7a <_fflush_r+0x1a>
 800eb76:	f7ff fa3f 	bl	800dff8 <__sinit>
 800eb7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d0f3      	beq.n	800eb6a <_fflush_r+0xa>
 800eb82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eb84:	07d0      	lsls	r0, r2, #31
 800eb86:	d404      	bmi.n	800eb92 <_fflush_r+0x32>
 800eb88:	0599      	lsls	r1, r3, #22
 800eb8a:	d402      	bmi.n	800eb92 <_fflush_r+0x32>
 800eb8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb8e:	f7ff fc42 	bl	800e416 <__retarget_lock_acquire_recursive>
 800eb92:	4628      	mov	r0, r5
 800eb94:	4621      	mov	r1, r4
 800eb96:	f7ff ff5f 	bl	800ea58 <__sflush_r>
 800eb9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eb9c:	4605      	mov	r5, r0
 800eb9e:	07da      	lsls	r2, r3, #31
 800eba0:	d4e4      	bmi.n	800eb6c <_fflush_r+0xc>
 800eba2:	89a3      	ldrh	r3, [r4, #12]
 800eba4:	059b      	lsls	r3, r3, #22
 800eba6:	d4e1      	bmi.n	800eb6c <_fflush_r+0xc>
 800eba8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ebaa:	f7ff fc35 	bl	800e418 <__retarget_lock_release_recursive>
 800ebae:	e7dd      	b.n	800eb6c <_fflush_r+0xc>

0800ebb0 <__swhatbuf_r>:
 800ebb0:	b570      	push	{r4, r5, r6, lr}
 800ebb2:	460c      	mov	r4, r1
 800ebb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebb8:	b096      	sub	sp, #88	@ 0x58
 800ebba:	4615      	mov	r5, r2
 800ebbc:	2900      	cmp	r1, #0
 800ebbe:	461e      	mov	r6, r3
 800ebc0:	da0c      	bge.n	800ebdc <__swhatbuf_r+0x2c>
 800ebc2:	89a3      	ldrh	r3, [r4, #12]
 800ebc4:	2100      	movs	r1, #0
 800ebc6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ebca:	bf14      	ite	ne
 800ebcc:	2340      	movne	r3, #64	@ 0x40
 800ebce:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ebd2:	2000      	movs	r0, #0
 800ebd4:	6031      	str	r1, [r6, #0]
 800ebd6:	602b      	str	r3, [r5, #0]
 800ebd8:	b016      	add	sp, #88	@ 0x58
 800ebda:	bd70      	pop	{r4, r5, r6, pc}
 800ebdc:	466a      	mov	r2, sp
 800ebde:	f000 f87d 	bl	800ecdc <_fstat_r>
 800ebe2:	2800      	cmp	r0, #0
 800ebe4:	dbed      	blt.n	800ebc2 <__swhatbuf_r+0x12>
 800ebe6:	9901      	ldr	r1, [sp, #4]
 800ebe8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ebec:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ebf0:	4259      	negs	r1, r3
 800ebf2:	4159      	adcs	r1, r3
 800ebf4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ebf8:	e7eb      	b.n	800ebd2 <__swhatbuf_r+0x22>

0800ebfa <__smakebuf_r>:
 800ebfa:	898b      	ldrh	r3, [r1, #12]
 800ebfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ebfe:	079d      	lsls	r5, r3, #30
 800ec00:	4606      	mov	r6, r0
 800ec02:	460c      	mov	r4, r1
 800ec04:	d507      	bpl.n	800ec16 <__smakebuf_r+0x1c>
 800ec06:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ec0a:	6023      	str	r3, [r4, #0]
 800ec0c:	6123      	str	r3, [r4, #16]
 800ec0e:	2301      	movs	r3, #1
 800ec10:	6163      	str	r3, [r4, #20]
 800ec12:	b003      	add	sp, #12
 800ec14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec16:	ab01      	add	r3, sp, #4
 800ec18:	466a      	mov	r2, sp
 800ec1a:	f7ff ffc9 	bl	800ebb0 <__swhatbuf_r>
 800ec1e:	9f00      	ldr	r7, [sp, #0]
 800ec20:	4605      	mov	r5, r0
 800ec22:	4630      	mov	r0, r6
 800ec24:	4639      	mov	r1, r7
 800ec26:	f7ff f8cf 	bl	800ddc8 <_malloc_r>
 800ec2a:	b948      	cbnz	r0, 800ec40 <__smakebuf_r+0x46>
 800ec2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec30:	059a      	lsls	r2, r3, #22
 800ec32:	d4ee      	bmi.n	800ec12 <__smakebuf_r+0x18>
 800ec34:	f023 0303 	bic.w	r3, r3, #3
 800ec38:	f043 0302 	orr.w	r3, r3, #2
 800ec3c:	81a3      	strh	r3, [r4, #12]
 800ec3e:	e7e2      	b.n	800ec06 <__smakebuf_r+0xc>
 800ec40:	89a3      	ldrh	r3, [r4, #12]
 800ec42:	6020      	str	r0, [r4, #0]
 800ec44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec48:	81a3      	strh	r3, [r4, #12]
 800ec4a:	9b01      	ldr	r3, [sp, #4]
 800ec4c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ec50:	b15b      	cbz	r3, 800ec6a <__smakebuf_r+0x70>
 800ec52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec56:	4630      	mov	r0, r6
 800ec58:	f000 f852 	bl	800ed00 <_isatty_r>
 800ec5c:	b128      	cbz	r0, 800ec6a <__smakebuf_r+0x70>
 800ec5e:	89a3      	ldrh	r3, [r4, #12]
 800ec60:	f023 0303 	bic.w	r3, r3, #3
 800ec64:	f043 0301 	orr.w	r3, r3, #1
 800ec68:	81a3      	strh	r3, [r4, #12]
 800ec6a:	89a3      	ldrh	r3, [r4, #12]
 800ec6c:	431d      	orrs	r5, r3
 800ec6e:	81a5      	strh	r5, [r4, #12]
 800ec70:	e7cf      	b.n	800ec12 <__smakebuf_r+0x18>

0800ec72 <_putc_r>:
 800ec72:	b570      	push	{r4, r5, r6, lr}
 800ec74:	460d      	mov	r5, r1
 800ec76:	4614      	mov	r4, r2
 800ec78:	4606      	mov	r6, r0
 800ec7a:	b118      	cbz	r0, 800ec84 <_putc_r+0x12>
 800ec7c:	6a03      	ldr	r3, [r0, #32]
 800ec7e:	b90b      	cbnz	r3, 800ec84 <_putc_r+0x12>
 800ec80:	f7ff f9ba 	bl	800dff8 <__sinit>
 800ec84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ec86:	07d8      	lsls	r0, r3, #31
 800ec88:	d405      	bmi.n	800ec96 <_putc_r+0x24>
 800ec8a:	89a3      	ldrh	r3, [r4, #12]
 800ec8c:	0599      	lsls	r1, r3, #22
 800ec8e:	d402      	bmi.n	800ec96 <_putc_r+0x24>
 800ec90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ec92:	f7ff fbc0 	bl	800e416 <__retarget_lock_acquire_recursive>
 800ec96:	68a3      	ldr	r3, [r4, #8]
 800ec98:	3b01      	subs	r3, #1
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	60a3      	str	r3, [r4, #8]
 800ec9e:	da05      	bge.n	800ecac <_putc_r+0x3a>
 800eca0:	69a2      	ldr	r2, [r4, #24]
 800eca2:	4293      	cmp	r3, r2
 800eca4:	db12      	blt.n	800eccc <_putc_r+0x5a>
 800eca6:	b2eb      	uxtb	r3, r5
 800eca8:	2b0a      	cmp	r3, #10
 800ecaa:	d00f      	beq.n	800eccc <_putc_r+0x5a>
 800ecac:	6823      	ldr	r3, [r4, #0]
 800ecae:	1c5a      	adds	r2, r3, #1
 800ecb0:	6022      	str	r2, [r4, #0]
 800ecb2:	701d      	strb	r5, [r3, #0]
 800ecb4:	b2ed      	uxtb	r5, r5
 800ecb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ecb8:	07da      	lsls	r2, r3, #31
 800ecba:	d405      	bmi.n	800ecc8 <_putc_r+0x56>
 800ecbc:	89a3      	ldrh	r3, [r4, #12]
 800ecbe:	059b      	lsls	r3, r3, #22
 800ecc0:	d402      	bmi.n	800ecc8 <_putc_r+0x56>
 800ecc2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ecc4:	f7ff fba8 	bl	800e418 <__retarget_lock_release_recursive>
 800ecc8:	4628      	mov	r0, r5
 800ecca:	bd70      	pop	{r4, r5, r6, pc}
 800eccc:	4629      	mov	r1, r5
 800ecce:	4622      	mov	r2, r4
 800ecd0:	4630      	mov	r0, r6
 800ecd2:	f7ff fa82 	bl	800e1da <__swbuf_r>
 800ecd6:	4605      	mov	r5, r0
 800ecd8:	e7ed      	b.n	800ecb6 <_putc_r+0x44>
	...

0800ecdc <_fstat_r>:
 800ecdc:	b538      	push	{r3, r4, r5, lr}
 800ecde:	2300      	movs	r3, #0
 800ece0:	4d06      	ldr	r5, [pc, #24]	@ (800ecfc <_fstat_r+0x20>)
 800ece2:	4604      	mov	r4, r0
 800ece4:	4608      	mov	r0, r1
 800ece6:	4611      	mov	r1, r2
 800ece8:	602b      	str	r3, [r5, #0]
 800ecea:	f7f2 fc65 	bl	80015b8 <_fstat>
 800ecee:	1c43      	adds	r3, r0, #1
 800ecf0:	d102      	bne.n	800ecf8 <_fstat_r+0x1c>
 800ecf2:	682b      	ldr	r3, [r5, #0]
 800ecf4:	b103      	cbz	r3, 800ecf8 <_fstat_r+0x1c>
 800ecf6:	6023      	str	r3, [r4, #0]
 800ecf8:	bd38      	pop	{r3, r4, r5, pc}
 800ecfa:	bf00      	nop
 800ecfc:	20000e28 	.word	0x20000e28

0800ed00 <_isatty_r>:
 800ed00:	b538      	push	{r3, r4, r5, lr}
 800ed02:	2300      	movs	r3, #0
 800ed04:	4d05      	ldr	r5, [pc, #20]	@ (800ed1c <_isatty_r+0x1c>)
 800ed06:	4604      	mov	r4, r0
 800ed08:	4608      	mov	r0, r1
 800ed0a:	602b      	str	r3, [r5, #0]
 800ed0c:	f7f2 fc64 	bl	80015d8 <_isatty>
 800ed10:	1c43      	adds	r3, r0, #1
 800ed12:	d102      	bne.n	800ed1a <_isatty_r+0x1a>
 800ed14:	682b      	ldr	r3, [r5, #0]
 800ed16:	b103      	cbz	r3, 800ed1a <_isatty_r+0x1a>
 800ed18:	6023      	str	r3, [r4, #0]
 800ed1a:	bd38      	pop	{r3, r4, r5, pc}
 800ed1c:	20000e28 	.word	0x20000e28

0800ed20 <memchr>:
 800ed20:	b2c9      	uxtb	r1, r1
 800ed22:	4603      	mov	r3, r0
 800ed24:	4402      	add	r2, r0
 800ed26:	b510      	push	{r4, lr}
 800ed28:	4293      	cmp	r3, r2
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	d101      	bne.n	800ed32 <memchr+0x12>
 800ed2e:	2000      	movs	r0, #0
 800ed30:	e003      	b.n	800ed3a <memchr+0x1a>
 800ed32:	7804      	ldrb	r4, [r0, #0]
 800ed34:	3301      	adds	r3, #1
 800ed36:	428c      	cmp	r4, r1
 800ed38:	d1f6      	bne.n	800ed28 <memchr+0x8>
 800ed3a:	bd10      	pop	{r4, pc}

0800ed3c <_init>:
 800ed3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed3e:	bf00      	nop
 800ed40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed42:	bc08      	pop	{r3}
 800ed44:	469e      	mov	lr, r3
 800ed46:	4770      	bx	lr

0800ed48 <_fini>:
 800ed48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed4a:	bf00      	nop
 800ed4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed4e:	bc08      	pop	{r3}
 800ed50:	469e      	mov	lr, r3
 800ed52:	4770      	bx	lr
