

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_gemm_i8_l_j8'
================================================================
* Date:           Wed Sep  6 10:24:10 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.070 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      776|      776|  7.760 us|  7.760 us|  776|  776|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i8_l_j8  |      774|      774|         8|          1|          1|   768|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    7|       -|      -|    -|
|Expression       |        -|    -|       0|    365|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    705|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|    1119|    384|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|    1119|   1526|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------------+---------+----+---+----+-----+
    |        Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U404  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U405  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U406  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U407  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U408  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mux_42_22_1_1_U409     |mux_42_22_1_1     |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U380      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U381      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U382      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U383      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U384      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U385      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U386      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U387      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U388      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U389      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U390      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U391      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U392      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U393      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U394      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U395      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U396      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U397      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U398      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U399      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U400      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U401      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U402      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U403      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    +-----------------------+------------------+---------+----+---+----+-----+
    |Total                  |                  |        0|   0|  0| 705|    0|
    +-----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+-----------------------------+--------------+
    |             Instance             |            Module           |  Expression  |
    +----------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_8s_16s_17_4_1_U410  |mac_muladd_8s_8s_16s_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_17_4_1_U411  |mac_muladd_8s_8s_16s_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_17_4_1_U413  |mac_muladd_8s_8s_16s_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_17_4_1_U414  |mac_muladd_8s_8s_16s_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_17_4_1_U415  |mac_muladd_8s_8s_16s_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_17s_17_4_1_U412  |mac_muladd_8s_8s_17s_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_17s_17_4_1_U416  |mac_muladd_8s_8s_17s_17_4_1  |  i0 + i1 * i2|
    +----------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln195_1_fu_1433_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln195_2_fu_1792_p2     |         +|   0|  0|  14|           6|           3|
    |add_ln195_3_fu_1805_p2     |         +|   0|  0|  14|           6|           3|
    |add_ln195_4_fu_1818_p2     |         +|   0|  0|  14|           6|           3|
    |add_ln195_5_fu_1831_p2     |         +|   0|  0|  14|           6|           3|
    |add_ln195_6_fu_1844_p2     |         +|   0|  0|  14|           6|           4|
    |add_ln195_7_fu_1857_p2     |         +|   0|  0|  14|           6|           4|
    |add_ln195_8_fu_1870_p2     |         +|   0|  0|  14|           6|           4|
    |add_ln195_9_fu_1883_p2     |         +|   0|  0|  14|           6|           4|
    |add_ln195_fu_1442_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln196_fu_1758_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln75_10_fu_2381_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln75_11_fu_2407_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln75_1_fu_2390_p2      |         +|   0|  0|  29|          22|          22|
    |add_ln75_4_fu_2398_p2      |         +|   0|  0|  22|          22|          22|
    |add_ln75_9_fu_2375_p2      |         +|   0|  0|  18|          18|          18|
    |empty_430_fu_1899_p2       |         +|   0|  0|  15|           8|           8|
    |sub_ln198_1_fu_1504_p2     |         -|   0|  0|  14|           6|           6|
    |sub_ln198_fu_1421_p2       |         -|   0|  0|  14|           6|           6|
    |icmp_ln195_fu_1427_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln196_fu_1448_p2      |      icmp|   0|  0|  11|           7|           8|
    |or_ln195_1_fu_1540_p2      |        or|   0|  0|   6|           6|           2|
    |or_ln195_2_fu_1554_p2      |        or|   0|  0|   6|           6|           2|
    |or_ln195_fu_1526_p2        |        or|   0|  0|   6|           6|           1|
    |select_ln195_1_fu_1462_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln195_2_fu_1779_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln195_3_fu_1510_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln195_fu_1454_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 365|         231|         191|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i8_1                    |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten366_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j8_load                 |   9|          2|    7|         14|
    |i8_fu_134                                |   9|          2|    4|          8|
    |indvar_flatten366_fu_138                 |   9|          2|   10|         20|
    |j8_fu_130                                |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   44|         88|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_outp2_V_1_addr_reg_3214       |   8|   0|    8|          0|
    |acc_outp2_V_2_addr_reg_3220       |   8|   0|    8|          0|
    |acc_outp2_V_3_addr_reg_3226       |   8|   0|    8|          0|
    |acc_outp2_V_addr_reg_3208         |   8|   0|    8|          0|
    |add_ln75_10_reg_3272              |  18|   0|   18|          0|
    |add_ln75_11_reg_3277              |  22|   0|   22|          0|
    |add_ln75_reg_3262                 |  17|   0|   17|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |empty_430_reg_3043                |   8|   0|    8|          0|
    |empty_431_reg_2627                |   2|   0|    2|          0|
    |i8_fu_134                         |   4|   0|    4|          0|
    |icmp_ln196_reg_2503               |   1|   0|    1|          0|
    |indvar_flatten366_fu_138          |  10|   0|   10|          0|
    |j8_fu_130                         |   7|   0|    7|          0|
    |p_mid1_reg_2530                   |   2|   0|    2|          0|
    |select_ln195_3_reg_2535           |   4|   0|    6|          2|
    |select_ln195_reg_2508             |   7|   0|    7|          0|
    |tmp_24_reg_2494                   |   2|   0|    2|          0|
    |tmp_s_reg_3257                    |  22|   0|   22|          0|
    |trunc_ln195_reg_2513              |   2|   0|    2|          0|
    |v92_1_reg_3058                    |   8|   0|    8|          0|
    |v92_1_reg_3058_pp0_iter2_reg      |   8|   0|    8|          0|
    |v92_2_reg_3068                    |   8|   0|    8|          0|
    |v92_3_reg_3078                    |   8|   0|    8|          0|
    |v92_5_reg_3138                    |   8|   0|    8|          0|
    |v92_5_reg_3138_pp0_iter3_reg      |   8|   0|    8|          0|
    |v92_8_reg_3163                    |   8|   0|    8|          0|
    |v92_9_reg_3168                    |   8|   0|    8|          0|
    |v92_9_reg_3168_pp0_iter3_reg      |   8|   0|    8|          0|
    |v93_10_reg_3123                   |   8|   0|    8|          0|
    |v93_1_reg_3063                    |   8|   0|    8|          0|
    |v93_1_reg_3063_pp0_iter2_reg      |   8|   0|    8|          0|
    |v93_2_reg_3073                    |   8|   0|    8|          0|
    |v93_3_reg_3083                    |   8|   0|    8|          0|
    |v93_4_reg_3088                    |   8|   0|    8|          0|
    |v93_5_reg_3093                    |   8|   0|    8|          0|
    |v93_6_reg_3098                    |   8|   0|    8|          0|
    |v93_7_reg_3103                    |   8|   0|    8|          0|
    |v93_8_reg_3108                    |   8|   0|    8|          0|
    |v93_8_reg_3108_pp0_iter2_reg      |   8|   0|    8|          0|
    |v93_9_reg_3113                    |   8|   0|    8|          0|
    |v93_s_reg_3118                    |   8|   0|    8|          0|
    |acc_outp2_V_1_addr_reg_3214       |  64|  32|    8|          0|
    |acc_outp2_V_2_addr_reg_3220       |  64|  32|    8|          0|
    |acc_outp2_V_3_addr_reg_3226       |  64|  32|    8|          0|
    |acc_outp2_V_addr_reg_3208         |  64|  32|    8|          0|
    |empty_430_reg_3043                |  64|  32|    8|          0|
    |trunc_ln195_reg_2513              |  64|  32|    2|          0|
    |v92_2_reg_3068                    |  64|  32|    8|          0|
    |v92_3_reg_3078                    |  64|  32|    8|          0|
    |v93_2_reg_3073                    |  64|  32|    8|          0|
    |v93_3_reg_3083                    |  64|  32|    8|          0|
    |v93_5_reg_3093                    |  64|  32|    8|          0|
    |v93_9_reg_3113                    |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1119| 384|  443|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i8_l_j8|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i8_l_j8|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i8_l_j8|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i8_l_j8|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i8_l_j8|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_gemm_i8_l_j8|  return value|
|v124_address0           |  out|    6|   ap_memory|                                    v124|         array|
|v124_ce0                |  out|    1|   ap_memory|                                    v124|         array|
|v124_q0                 |   in|    8|   ap_memory|                                    v124|         array|
|v124_address1           |  out|    6|   ap_memory|                                    v124|         array|
|v124_ce1                |  out|    1|   ap_memory|                                    v124|         array|
|v124_q1                 |   in|    8|   ap_memory|                                    v124|         array|
|v124_address2           |  out|    6|   ap_memory|                                    v124|         array|
|v124_ce2                |  out|    1|   ap_memory|                                    v124|         array|
|v124_q2                 |   in|    8|   ap_memory|                                    v124|         array|
|v124_address3           |  out|    6|   ap_memory|                                    v124|         array|
|v124_ce3                |  out|    1|   ap_memory|                                    v124|         array|
|v124_q3                 |   in|    8|   ap_memory|                                    v124|         array|
|v124_address4           |  out|    6|   ap_memory|                                    v124|         array|
|v124_ce4                |  out|    1|   ap_memory|                                    v124|         array|
|v124_q4                 |   in|    8|   ap_memory|                                    v124|         array|
|v124_address5           |  out|    6|   ap_memory|                                    v124|         array|
|v124_ce5                |  out|    1|   ap_memory|                                    v124|         array|
|v124_q5                 |   in|    8|   ap_memory|                                    v124|         array|
|v124_address6           |  out|    6|   ap_memory|                                    v124|         array|
|v124_ce6                |  out|    1|   ap_memory|                                    v124|         array|
|v124_q6                 |   in|    8|   ap_memory|                                    v124|         array|
|v124_address7           |  out|    6|   ap_memory|                                    v124|         array|
|v124_ce7                |  out|    1|   ap_memory|                                    v124|         array|
|v124_q7                 |   in|    8|   ap_memory|                                    v124|         array|
|v124_address8           |  out|    6|   ap_memory|                                    v124|         array|
|v124_ce8                |  out|    1|   ap_memory|                                    v124|         array|
|v124_q8                 |   in|    8|   ap_memory|                                    v124|         array|
|v124_address9           |  out|    6|   ap_memory|                                    v124|         array|
|v124_ce9                |  out|    1|   ap_memory|                                    v124|         array|
|v124_q9                 |   in|    8|   ap_memory|                                    v124|         array|
|v124_address10          |  out|    6|   ap_memory|                                    v124|         array|
|v124_ce10               |  out|    1|   ap_memory|                                    v124|         array|
|v124_q10                |   in|    8|   ap_memory|                                    v124|         array|
|v124_address11          |  out|    6|   ap_memory|                                    v124|         array|
|v124_ce11               |  out|    1|   ap_memory|                                    v124|         array|
|v124_q11                |   in|    8|   ap_memory|                                    v124|         array|
|v124_1_address0         |  out|    6|   ap_memory|                                  v124_1|         array|
|v124_1_ce0              |  out|    1|   ap_memory|                                  v124_1|         array|
|v124_1_q0               |   in|    8|   ap_memory|                                  v124_1|         array|
|v124_1_address1         |  out|    6|   ap_memory|                                  v124_1|         array|
|v124_1_ce1              |  out|    1|   ap_memory|                                  v124_1|         array|
|v124_1_q1               |   in|    8|   ap_memory|                                  v124_1|         array|
|v124_1_address2         |  out|    6|   ap_memory|                                  v124_1|         array|
|v124_1_ce2              |  out|    1|   ap_memory|                                  v124_1|         array|
|v124_1_q2               |   in|    8|   ap_memory|                                  v124_1|         array|
|v124_1_address3         |  out|    6|   ap_memory|                                  v124_1|         array|
|v124_1_ce3              |  out|    1|   ap_memory|                                  v124_1|         array|
|v124_1_q3               |   in|    8|   ap_memory|                                  v124_1|         array|
|v124_1_address4         |  out|    6|   ap_memory|                                  v124_1|         array|
|v124_1_ce4              |  out|    1|   ap_memory|                                  v124_1|         array|
|v124_1_q4               |   in|    8|   ap_memory|                                  v124_1|         array|
|v124_1_address5         |  out|    6|   ap_memory|                                  v124_1|         array|
|v124_1_ce5              |  out|    1|   ap_memory|                                  v124_1|         array|
|v124_1_q5               |   in|    8|   ap_memory|                                  v124_1|         array|
|v124_1_address6         |  out|    6|   ap_memory|                                  v124_1|         array|
|v124_1_ce6              |  out|    1|   ap_memory|                                  v124_1|         array|
|v124_1_q6               |   in|    8|   ap_memory|                                  v124_1|         array|
|v124_1_address7         |  out|    6|   ap_memory|                                  v124_1|         array|
|v124_1_ce7              |  out|    1|   ap_memory|                                  v124_1|         array|
|v124_1_q7               |   in|    8|   ap_memory|                                  v124_1|         array|
|v124_1_address8         |  out|    6|   ap_memory|                                  v124_1|         array|
|v124_1_ce8              |  out|    1|   ap_memory|                                  v124_1|         array|
|v124_1_q8               |   in|    8|   ap_memory|                                  v124_1|         array|
|v124_1_address9         |  out|    6|   ap_memory|                                  v124_1|         array|
|v124_1_ce9              |  out|    1|   ap_memory|                                  v124_1|         array|
|v124_1_q9               |   in|    8|   ap_memory|                                  v124_1|         array|
|v124_1_address10        |  out|    6|   ap_memory|                                  v124_1|         array|
|v124_1_ce10             |  out|    1|   ap_memory|                                  v124_1|         array|
|v124_1_q10              |   in|    8|   ap_memory|                                  v124_1|         array|
|v124_1_address11        |  out|    6|   ap_memory|                                  v124_1|         array|
|v124_1_ce11             |  out|    1|   ap_memory|                                  v124_1|         array|
|v124_1_q11              |   in|    8|   ap_memory|                                  v124_1|         array|
|v124_2_address0         |  out|    6|   ap_memory|                                  v124_2|         array|
|v124_2_ce0              |  out|    1|   ap_memory|                                  v124_2|         array|
|v124_2_q0               |   in|    8|   ap_memory|                                  v124_2|         array|
|v124_2_address1         |  out|    6|   ap_memory|                                  v124_2|         array|
|v124_2_ce1              |  out|    1|   ap_memory|                                  v124_2|         array|
|v124_2_q1               |   in|    8|   ap_memory|                                  v124_2|         array|
|v124_2_address2         |  out|    6|   ap_memory|                                  v124_2|         array|
|v124_2_ce2              |  out|    1|   ap_memory|                                  v124_2|         array|
|v124_2_q2               |   in|    8|   ap_memory|                                  v124_2|         array|
|v124_2_address3         |  out|    6|   ap_memory|                                  v124_2|         array|
|v124_2_ce3              |  out|    1|   ap_memory|                                  v124_2|         array|
|v124_2_q3               |   in|    8|   ap_memory|                                  v124_2|         array|
|v124_2_address4         |  out|    6|   ap_memory|                                  v124_2|         array|
|v124_2_ce4              |  out|    1|   ap_memory|                                  v124_2|         array|
|v124_2_q4               |   in|    8|   ap_memory|                                  v124_2|         array|
|v124_2_address5         |  out|    6|   ap_memory|                                  v124_2|         array|
|v124_2_ce5              |  out|    1|   ap_memory|                                  v124_2|         array|
|v124_2_q5               |   in|    8|   ap_memory|                                  v124_2|         array|
|v124_2_address6         |  out|    6|   ap_memory|                                  v124_2|         array|
|v124_2_ce6              |  out|    1|   ap_memory|                                  v124_2|         array|
|v124_2_q6               |   in|    8|   ap_memory|                                  v124_2|         array|
|v124_2_address7         |  out|    6|   ap_memory|                                  v124_2|         array|
|v124_2_ce7              |  out|    1|   ap_memory|                                  v124_2|         array|
|v124_2_q7               |   in|    8|   ap_memory|                                  v124_2|         array|
|v124_2_address8         |  out|    6|   ap_memory|                                  v124_2|         array|
|v124_2_ce8              |  out|    1|   ap_memory|                                  v124_2|         array|
|v124_2_q8               |   in|    8|   ap_memory|                                  v124_2|         array|
|v124_2_address9         |  out|    6|   ap_memory|                                  v124_2|         array|
|v124_2_ce9              |  out|    1|   ap_memory|                                  v124_2|         array|
|v124_2_q9               |   in|    8|   ap_memory|                                  v124_2|         array|
|v124_2_address10        |  out|    6|   ap_memory|                                  v124_2|         array|
|v124_2_ce10             |  out|    1|   ap_memory|                                  v124_2|         array|
|v124_2_q10              |   in|    8|   ap_memory|                                  v124_2|         array|
|v124_2_address11        |  out|    6|   ap_memory|                                  v124_2|         array|
|v124_2_ce11             |  out|    1|   ap_memory|                                  v124_2|         array|
|v124_2_q11              |   in|    8|   ap_memory|                                  v124_2|         array|
|v124_3_address0         |  out|    6|   ap_memory|                                  v124_3|         array|
|v124_3_ce0              |  out|    1|   ap_memory|                                  v124_3|         array|
|v124_3_q0               |   in|    8|   ap_memory|                                  v124_3|         array|
|v124_3_address1         |  out|    6|   ap_memory|                                  v124_3|         array|
|v124_3_ce1              |  out|    1|   ap_memory|                                  v124_3|         array|
|v124_3_q1               |   in|    8|   ap_memory|                                  v124_3|         array|
|v124_3_address2         |  out|    6|   ap_memory|                                  v124_3|         array|
|v124_3_ce2              |  out|    1|   ap_memory|                                  v124_3|         array|
|v124_3_q2               |   in|    8|   ap_memory|                                  v124_3|         array|
|v124_3_address3         |  out|    6|   ap_memory|                                  v124_3|         array|
|v124_3_ce3              |  out|    1|   ap_memory|                                  v124_3|         array|
|v124_3_q3               |   in|    8|   ap_memory|                                  v124_3|         array|
|v124_3_address4         |  out|    6|   ap_memory|                                  v124_3|         array|
|v124_3_ce4              |  out|    1|   ap_memory|                                  v124_3|         array|
|v124_3_q4               |   in|    8|   ap_memory|                                  v124_3|         array|
|v124_3_address5         |  out|    6|   ap_memory|                                  v124_3|         array|
|v124_3_ce5              |  out|    1|   ap_memory|                                  v124_3|         array|
|v124_3_q5               |   in|    8|   ap_memory|                                  v124_3|         array|
|v124_3_address6         |  out|    6|   ap_memory|                                  v124_3|         array|
|v124_3_ce6              |  out|    1|   ap_memory|                                  v124_3|         array|
|v124_3_q6               |   in|    8|   ap_memory|                                  v124_3|         array|
|v124_3_address7         |  out|    6|   ap_memory|                                  v124_3|         array|
|v124_3_ce7              |  out|    1|   ap_memory|                                  v124_3|         array|
|v124_3_q7               |   in|    8|   ap_memory|                                  v124_3|         array|
|v124_3_address8         |  out|    6|   ap_memory|                                  v124_3|         array|
|v124_3_ce8              |  out|    1|   ap_memory|                                  v124_3|         array|
|v124_3_q8               |   in|    8|   ap_memory|                                  v124_3|         array|
|v124_3_address9         |  out|    6|   ap_memory|                                  v124_3|         array|
|v124_3_ce9              |  out|    1|   ap_memory|                                  v124_3|         array|
|v124_3_q9               |   in|    8|   ap_memory|                                  v124_3|         array|
|v124_3_address10        |  out|    6|   ap_memory|                                  v124_3|         array|
|v124_3_ce10             |  out|    1|   ap_memory|                                  v124_3|         array|
|v124_3_q10              |   in|    8|   ap_memory|                                  v124_3|         array|
|v124_3_address11        |  out|    6|   ap_memory|                                  v124_3|         array|
|v124_3_ce11             |  out|    1|   ap_memory|                                  v124_3|         array|
|v124_3_q11              |   in|    8|   ap_memory|                                  v124_3|         array|
|acc_outp2_V_address0    |  out|    8|   ap_memory|                             acc_outp2_V|         array|
|acc_outp2_V_ce0         |  out|    1|   ap_memory|                             acc_outp2_V|         array|
|acc_outp2_V_we0         |  out|    1|   ap_memory|                             acc_outp2_V|         array|
|acc_outp2_V_d0          |  out|   22|   ap_memory|                             acc_outp2_V|         array|
|acc_outp2_V_address1    |  out|    8|   ap_memory|                             acc_outp2_V|         array|
|acc_outp2_V_ce1         |  out|    1|   ap_memory|                             acc_outp2_V|         array|
|acc_outp2_V_q1          |   in|   22|   ap_memory|                             acc_outp2_V|         array|
|acc_outp2_V_1_address0  |  out|    8|   ap_memory|                           acc_outp2_V_1|         array|
|acc_outp2_V_1_ce0       |  out|    1|   ap_memory|                           acc_outp2_V_1|         array|
|acc_outp2_V_1_we0       |  out|    1|   ap_memory|                           acc_outp2_V_1|         array|
|acc_outp2_V_1_d0        |  out|   22|   ap_memory|                           acc_outp2_V_1|         array|
|acc_outp2_V_1_address1  |  out|    8|   ap_memory|                           acc_outp2_V_1|         array|
|acc_outp2_V_1_ce1       |  out|    1|   ap_memory|                           acc_outp2_V_1|         array|
|acc_outp2_V_1_q1        |   in|   22|   ap_memory|                           acc_outp2_V_1|         array|
|acc_outp2_V_2_address0  |  out|    8|   ap_memory|                           acc_outp2_V_2|         array|
|acc_outp2_V_2_ce0       |  out|    1|   ap_memory|                           acc_outp2_V_2|         array|
|acc_outp2_V_2_we0       |  out|    1|   ap_memory|                           acc_outp2_V_2|         array|
|acc_outp2_V_2_d0        |  out|   22|   ap_memory|                           acc_outp2_V_2|         array|
|acc_outp2_V_2_address1  |  out|    8|   ap_memory|                           acc_outp2_V_2|         array|
|acc_outp2_V_2_ce1       |  out|    1|   ap_memory|                           acc_outp2_V_2|         array|
|acc_outp2_V_2_q1        |   in|   22|   ap_memory|                           acc_outp2_V_2|         array|
|acc_outp2_V_3_address0  |  out|    8|   ap_memory|                           acc_outp2_V_3|         array|
|acc_outp2_V_3_ce0       |  out|    1|   ap_memory|                           acc_outp2_V_3|         array|
|acc_outp2_V_3_we0       |  out|    1|   ap_memory|                           acc_outp2_V_3|         array|
|acc_outp2_V_3_d0        |  out|   22|   ap_memory|                           acc_outp2_V_3|         array|
|acc_outp2_V_3_address1  |  out|    8|   ap_memory|                           acc_outp2_V_3|         array|
|acc_outp2_V_3_ce1       |  out|    1|   ap_memory|                           acc_outp2_V_3|         array|
|acc_outp2_V_3_q1        |   in|   22|   ap_memory|                           acc_outp2_V_3|         array|
|V_h_address0            |  out|    8|   ap_memory|                                     V_h|         array|
|V_h_ce0                 |  out|    1|   ap_memory|                                     V_h|         array|
|V_h_q0                  |   in|    8|   ap_memory|                                     V_h|         array|
|V_h_address1            |  out|    8|   ap_memory|                                     V_h|         array|
|V_h_ce1                 |  out|    1|   ap_memory|                                     V_h|         array|
|V_h_q1                  |   in|    8|   ap_memory|                                     V_h|         array|
|V_h_address2            |  out|    8|   ap_memory|                                     V_h|         array|
|V_h_ce2                 |  out|    1|   ap_memory|                                     V_h|         array|
|V_h_q2                  |   in|    8|   ap_memory|                                     V_h|         array|
|V_h_address3            |  out|    8|   ap_memory|                                     V_h|         array|
|V_h_ce3                 |  out|    1|   ap_memory|                                     V_h|         array|
|V_h_q3                  |   in|    8|   ap_memory|                                     V_h|         array|
|V_h_address4            |  out|    8|   ap_memory|                                     V_h|         array|
|V_h_ce4                 |  out|    1|   ap_memory|                                     V_h|         array|
|V_h_q4                  |   in|    8|   ap_memory|                                     V_h|         array|
|V_h_address5            |  out|    8|   ap_memory|                                     V_h|         array|
|V_h_ce5                 |  out|    1|   ap_memory|                                     V_h|         array|
|V_h_q5                  |   in|    8|   ap_memory|                                     V_h|         array|
|V_h_address6            |  out|    8|   ap_memory|                                     V_h|         array|
|V_h_ce6                 |  out|    1|   ap_memory|                                     V_h|         array|
|V_h_q6                  |   in|    8|   ap_memory|                                     V_h|         array|
|V_h_address7            |  out|    8|   ap_memory|                                     V_h|         array|
|V_h_ce7                 |  out|    1|   ap_memory|                                     V_h|         array|
|V_h_q7                  |   in|    8|   ap_memory|                                     V_h|         array|
|V_h_address8            |  out|    8|   ap_memory|                                     V_h|         array|
|V_h_ce8                 |  out|    1|   ap_memory|                                     V_h|         array|
|V_h_q8                  |   in|    8|   ap_memory|                                     V_h|         array|
|V_h_address9            |  out|    8|   ap_memory|                                     V_h|         array|
|V_h_ce9                 |  out|    1|   ap_memory|                                     V_h|         array|
|V_h_q9                  |   in|    8|   ap_memory|                                     V_h|         array|
|V_h_address10           |  out|    8|   ap_memory|                                     V_h|         array|
|V_h_ce10                |  out|    1|   ap_memory|                                     V_h|         array|
|V_h_q10                 |   in|    8|   ap_memory|                                     V_h|         array|
|V_h_address11           |  out|    8|   ap_memory|                                     V_h|         array|
|V_h_ce11                |  out|    1|   ap_memory|                                     V_h|         array|
|V_h_q11                 |   in|    8|   ap_memory|                                     V_h|         array|
|V_h_1_address0          |  out|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_ce0               |  out|    1|   ap_memory|                                   V_h_1|         array|
|V_h_1_q0                |   in|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_address1          |  out|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_ce1               |  out|    1|   ap_memory|                                   V_h_1|         array|
|V_h_1_q1                |   in|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_address2          |  out|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_ce2               |  out|    1|   ap_memory|                                   V_h_1|         array|
|V_h_1_q2                |   in|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_address3          |  out|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_ce3               |  out|    1|   ap_memory|                                   V_h_1|         array|
|V_h_1_q3                |   in|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_address4          |  out|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_ce4               |  out|    1|   ap_memory|                                   V_h_1|         array|
|V_h_1_q4                |   in|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_address5          |  out|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_ce5               |  out|    1|   ap_memory|                                   V_h_1|         array|
|V_h_1_q5                |   in|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_address6          |  out|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_ce6               |  out|    1|   ap_memory|                                   V_h_1|         array|
|V_h_1_q6                |   in|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_address7          |  out|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_ce7               |  out|    1|   ap_memory|                                   V_h_1|         array|
|V_h_1_q7                |   in|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_address8          |  out|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_ce8               |  out|    1|   ap_memory|                                   V_h_1|         array|
|V_h_1_q8                |   in|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_address9          |  out|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_ce9               |  out|    1|   ap_memory|                                   V_h_1|         array|
|V_h_1_q9                |   in|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_address10         |  out|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_ce10              |  out|    1|   ap_memory|                                   V_h_1|         array|
|V_h_1_q10               |   in|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_address11         |  out|    8|   ap_memory|                                   V_h_1|         array|
|V_h_1_ce11              |  out|    1|   ap_memory|                                   V_h_1|         array|
|V_h_1_q11               |   in|    8|   ap_memory|                                   V_h_1|         array|
|V_h_2_address0          |  out|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_ce0               |  out|    1|   ap_memory|                                   V_h_2|         array|
|V_h_2_q0                |   in|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_address1          |  out|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_ce1               |  out|    1|   ap_memory|                                   V_h_2|         array|
|V_h_2_q1                |   in|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_address2          |  out|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_ce2               |  out|    1|   ap_memory|                                   V_h_2|         array|
|V_h_2_q2                |   in|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_address3          |  out|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_ce3               |  out|    1|   ap_memory|                                   V_h_2|         array|
|V_h_2_q3                |   in|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_address4          |  out|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_ce4               |  out|    1|   ap_memory|                                   V_h_2|         array|
|V_h_2_q4                |   in|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_address5          |  out|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_ce5               |  out|    1|   ap_memory|                                   V_h_2|         array|
|V_h_2_q5                |   in|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_address6          |  out|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_ce6               |  out|    1|   ap_memory|                                   V_h_2|         array|
|V_h_2_q6                |   in|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_address7          |  out|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_ce7               |  out|    1|   ap_memory|                                   V_h_2|         array|
|V_h_2_q7                |   in|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_address8          |  out|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_ce8               |  out|    1|   ap_memory|                                   V_h_2|         array|
|V_h_2_q8                |   in|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_address9          |  out|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_ce9               |  out|    1|   ap_memory|                                   V_h_2|         array|
|V_h_2_q9                |   in|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_address10         |  out|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_ce10              |  out|    1|   ap_memory|                                   V_h_2|         array|
|V_h_2_q10               |   in|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_address11         |  out|    8|   ap_memory|                                   V_h_2|         array|
|V_h_2_ce11              |  out|    1|   ap_memory|                                   V_h_2|         array|
|V_h_2_q11               |   in|    8|   ap_memory|                                   V_h_2|         array|
|V_h_3_address0          |  out|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_ce0               |  out|    1|   ap_memory|                                   V_h_3|         array|
|V_h_3_q0                |   in|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_address1          |  out|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_ce1               |  out|    1|   ap_memory|                                   V_h_3|         array|
|V_h_3_q1                |   in|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_address2          |  out|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_ce2               |  out|    1|   ap_memory|                                   V_h_3|         array|
|V_h_3_q2                |   in|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_address3          |  out|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_ce3               |  out|    1|   ap_memory|                                   V_h_3|         array|
|V_h_3_q3                |   in|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_address4          |  out|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_ce4               |  out|    1|   ap_memory|                                   V_h_3|         array|
|V_h_3_q4                |   in|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_address5          |  out|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_ce5               |  out|    1|   ap_memory|                                   V_h_3|         array|
|V_h_3_q5                |   in|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_address6          |  out|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_ce6               |  out|    1|   ap_memory|                                   V_h_3|         array|
|V_h_3_q6                |   in|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_address7          |  out|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_ce7               |  out|    1|   ap_memory|                                   V_h_3|         array|
|V_h_3_q7                |   in|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_address8          |  out|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_ce8               |  out|    1|   ap_memory|                                   V_h_3|         array|
|V_h_3_q8                |   in|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_address9          |  out|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_ce9               |  out|    1|   ap_memory|                                   V_h_3|         array|
|V_h_3_q9                |   in|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_address10         |  out|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_ce10              |  out|    1|   ap_memory|                                   V_h_3|         array|
|V_h_3_q10               |   in|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_address11         |  out|    8|   ap_memory|                                   V_h_3|         array|
|V_h_3_ce11              |  out|    1|   ap_memory|                                   V_h_3|         array|
|V_h_3_q11               |   in|    8|   ap_memory|                                   V_h_3|         array|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

