`timescale 1ns / 1ps

module ControlUnitTest();

    ControlUnit dut();
    
endmodule