#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e0304ab500 .scope module, "CPU_TEST" "CPU_TEST" 2 8;
 .timescale -9 -12;
v0x55e030548ef0_0 .var "CLOCK", 0 0;
v0x55e030548fb0_0 .net "IC_wire", 31 0, v0x55e0305477a0_0;  1 drivers
v0x55e030549070_0 .net "PC_wire", 63 0, v0x55e030546000_0;  1 drivers
v0x55e030549110_0 .var "RESET", 0 0;
v0x55e0305491b0_0 .net "control_memread", 0 0, v0x55e03053d030_0;  1 drivers
v0x55e0305492a0_0 .net "control_memwrite", 0 0, v0x55e03053d1a0_0;  1 drivers
v0x55e030549340_0 .net "mem_address", 63 0, v0x55e03053c8e0_0;  1 drivers
v0x55e0305493e0_0 .net "mem_data_in", 63 0, v0x55e03053d660_0;  1 drivers
v0x55e0305494a0_0 .net "mem_data_out", 63 0, v0x55e030548d40_0;  1 drivers
S_0x55e0304ab680 .scope module, "core" "ARM_CPU" 2 25, 3 8 0, S_0x55e0304ab500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RESET"
    .port_info 1 /INPUT 1 "CLOCK"
    .port_info 2 /INPUT 32 "IC"
    .port_info 3 /INPUT 64 "mem_data_in"
    .port_info 4 /OUTPUT 64 "PC"
    .port_info 5 /OUTPUT 64 "mem_address_out"
    .port_info 6 /OUTPUT 64 "mem_data_out"
    .port_info 7 /OUTPUT 1 "control_memwrite_out"
    .port_info 8 /OUTPUT 1 "control_memread_out"
v0x55e030543b30_0 .net "CLOCK", 0 0, v0x55e030548ef0_0;  1 drivers
v0x55e030543bf0_0 .net "CONTROL_aluop", 1 0, v0x55e03053fa40_0;  1 drivers
v0x55e030543d00_0 .net "CONTROL_alusrc", 0 0, v0x55e03053fb20_0;  1 drivers
v0x55e030543df0_0 .net "CONTROL_isUnconBranch", 0 0, v0x55e03053fbf0_0;  1 drivers
v0x55e030543ee0_0 .net "CONTROL_isZeroBranch", 0 0, v0x55e03053fcf0_0;  1 drivers
v0x55e030544020_0 .net "CONTROL_mem2reg", 0 0, v0x55e03053fdc0_0;  1 drivers
v0x55e030544110_0 .net "CONTROL_memRead", 0 0, v0x55e03053feb0_0;  1 drivers
v0x55e030544200_0 .net "CONTROL_memwrite", 0 0, v0x55e03053ff80_0;  1 drivers
v0x55e0305442f0_0 .net "CONTROL_regwrite", 0 0, v0x55e030540050_0;  1 drivers
v0x55e030544420_0 .net "EXMEM_alu_zero", 0 0, v0x55e03053ca60_0;  1 drivers
v0x55e030544510_0 .net "EXMEM_isUnconBranch", 0 0, v0x55e03053cc10_0;  1 drivers
v0x55e030544600_0 .net "EXMEM_isZeroBranch", 0 0, v0x55e03053cd50_0;  1 drivers
v0x55e0305446f0_0 .net "EXMEM_mem2reg", 0 0, v0x55e03053cec0_0;  1 drivers
v0x55e0305447e0_0 .net "EXMEM_regwrite", 0 0, v0x55e03053d310_0;  1 drivers
v0x55e0305448d0_0 .net "EXMEM_write_reg", 4 0, v0x55e03053d810_0;  1 drivers
v0x55e0305449c0_0 .net "IC", 31 0, v0x55e0305477a0_0;  alias, 1 drivers
v0x55e030544a80_0 .net "IDEX_PC", 63 0, v0x55e03053a9d0_0;  1 drivers
v0x55e030544c80_0 .net "IDEX_alu_control", 10 0, v0x55e03053ab50_0;  1 drivers
v0x55e030544d90_0 .net "IDEX_aluop", 1 0, v0x55e03053ad60_0;  1 drivers
v0x55e030544ea0_0 .net "IDEX_alusrc", 0 0, v0x55e03053af00_0;  1 drivers
v0x55e030544f90_0 .net "IDEX_isUnconBranch", 0 0, v0x55e03053b080_0;  1 drivers
v0x55e030545080_0 .net "IDEX_isZeroBranch", 0 0, v0x55e03053b200_0;  1 drivers
v0x55e030545170_0 .net "IDEX_mem2reg", 0 0, v0x55e03053b380_0;  1 drivers
v0x55e030545260_0 .net "IDEX_memRead", 0 0, v0x55e03053b500_0;  1 drivers
v0x55e030545350_0 .net "IDEX_memwrite", 0 0, v0x55e03053b680_0;  1 drivers
v0x55e030545440_0 .net "IDEX_reg1_data", 63 0, v0x55e03053b820_0;  1 drivers
v0x55e030545550_0 .net "IDEX_reg2_data", 63 0, v0x55e03053b9e0_0;  1 drivers
v0x55e030545610_0 .net "IDEX_regwrite", 0 0, v0x55e03053bb80_0;  1 drivers
v0x55e030545700_0 .net "IDEX_sign_extend", 63 0, v0x55e03053bd20_0;  1 drivers
v0x55e0305457c0_0 .net "IDEX_write_reg", 4 0, v0x55e03053bee0_0;  1 drivers
v0x55e0305458d0_0 .net "IFID_IC", 31 0, v0x55e030512c50_0;  1 drivers
v0x55e0305459e0_0 .net "IFID_PC", 63 0, v0x55e03053a210_0;  1 drivers
v0x55e030545af0_0 .net "MEMWB_address", 63 0, v0x55e03053e190_0;  1 drivers
v0x55e030545c00_0 .net "MEMWB_mem2reg", 0 0, v0x55e03053dff0_0;  1 drivers
v0x55e030545cf0_0 .net "MEMWB_read_data", 63 0, v0x55e03053e360_0;  1 drivers
v0x55e030545e00_0 .net "MEMWB_regwrite", 0 0, v0x55e03053e4e0_0;  1 drivers
v0x55e030545ef0_0 .net "MEMWB_write_reg", 4 0, v0x55e03053e670_0;  1 drivers
v0x55e030546000_0 .var "PC", 63 0;
v0x55e0305460c0_0 .net "PCSrc_wire", 0 0, v0x55e030542fe0_0;  1 drivers
v0x55e030546160_0 .net "PC_jump", 63 0, v0x55e0305424e0_0;  1 drivers
v0x55e030546250_0 .net "RESET", 0 0, v0x55e030549110_0;  1 drivers
v0x55e0305462f0_0 .net "alu_data2_wire", 63 0, v0x55e03053f5a0_0;  1 drivers
v0x55e030546400_0 .net "alu_main_control_wire", 3 0, v0x55e030542bd0_0;  1 drivers
v0x55e030546510_0 .net "alu_main_is_zero", 0 0, v0x55e03053eee0_0;  1 drivers
v0x55e030546600_0 .net "alu_main_result", 63 0, v0x55e03053edf0_0;  1 drivers
v0x55e030546710_0 .net "control_memread_out", 0 0, v0x55e03053d030_0;  alias, 1 drivers
v0x55e0305467b0_0 .net "control_memwrite_out", 0 0, v0x55e03053d1a0_0;  alias, 1 drivers
v0x55e030546850_0 .net "jump_PC_wire", 63 0, v0x55e03053d490_0;  1 drivers
v0x55e0305468f0_0 .net "jump_is_zero", 0 0, v0x55e0305425d0_0;  1 drivers
v0x55e030546990_0 .net "mem_address_out", 63 0, v0x55e03053c8e0_0;  alias, 1 drivers
v0x55e030546a80_0 .net "mem_data_in", 63 0, v0x55e030548d40_0;  alias, 1 drivers
v0x55e030546b20_0 .net "mem_data_out", 63 0, v0x55e03053d660_0;  alias, 1 drivers
v0x55e030546bc0_0 .net "reg1_data", 63 0, v0x55e030540ef0_0;  1 drivers
v0x55e030546cb0_0 .net "reg2_data", 63 0, v0x55e030540fc0_0;  1 drivers
v0x55e030546da0_0 .net "reg2_wire", 4 0, v0x55e030540710_0;  1 drivers
v0x55e030546eb0_0 .net "shift_left_wire", 63 0, v0x55e030541e30_0;  1 drivers
v0x55e030546fc0_0 .net "sign_extend_wire", 63 0, v0x55e030541960_0;  1 drivers
v0x55e0305470d0_0 .net "write_reg_data", 63 0, v0x55e030543a10_0;  1 drivers
L_0x55e0305495f0 .part v0x55e030512c50_0, 21, 11;
L_0x55e030549690 .part v0x55e030512c50_0, 16, 5;
L_0x55e0305497c0 .part v0x55e030512c50_0, 0, 5;
L_0x55e030549860 .part v0x55e030512c50_0, 28, 1;
L_0x55e030549900 .part v0x55e030512c50_0, 5, 5;
L_0x55e0305499a0 .part v0x55e030512c50_0, 21, 11;
L_0x55e030549a80 .part v0x55e030512c50_0, 0, 5;
S_0x55e0304b9b00 .scope module, "cache1" "IFID" 3 38, 3 119 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK"
    .port_info 1 /INPUT 64 "PC_in"
    .port_info 2 /INPUT 32 "IC_in"
    .port_info 3 /OUTPUT 64 "PC_out"
    .port_info 4 /OUTPUT 32 "IC_out"
v0x55e030515940_0 .net "CLOCK", 0 0, v0x55e030548ef0_0;  alias, 1 drivers
v0x55e030513fa0_0 .net "IC_in", 31 0, v0x55e0305477a0_0;  alias, 1 drivers
v0x55e030512c50_0 .var "IC_out", 31 0;
v0x55e03050b2d0_0 .net "PC_in", 63 0, v0x55e030546000_0;  alias, 1 drivers
v0x55e03053a210_0 .var "PC_out", 63 0;
E_0x55e0304c4e60 .event negedge, v0x55e030515940_0;
S_0x55e03053a3e0 .scope module, "cache2" "IDEX" 3 78, 3 135 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK"
    .port_info 1 /INPUT 2 "aluop_in"
    .port_info 2 /INPUT 1 "alusrc_in"
    .port_info 3 /INPUT 1 "isZeroBranch_in"
    .port_info 4 /INPUT 1 "isUnconBranch_in"
    .port_info 5 /INPUT 1 "memRead_in"
    .port_info 6 /INPUT 1 "memwrite_in"
    .port_info 7 /INPUT 1 "regwrite_in"
    .port_info 8 /INPUT 1 "mem2reg_in"
    .port_info 9 /INPUT 64 "PC_in"
    .port_info 10 /INPUT 64 "regdata1_in"
    .port_info 11 /INPUT 64 "regdata2_in"
    .port_info 12 /INPUT 64 "sign_extend_in"
    .port_info 13 /INPUT 11 "alu_control_in"
    .port_info 14 /INPUT 5 "write_reg_in"
    .port_info 15 /OUTPUT 2 "aluop_out"
    .port_info 16 /OUTPUT 1 "alusrc_out"
    .port_info 17 /OUTPUT 1 "isZeroBranch_out"
    .port_info 18 /OUTPUT 1 "isUnconBranch_out"
    .port_info 19 /OUTPUT 1 "memRead_out"
    .port_info 20 /OUTPUT 1 "memwrite_out"
    .port_info 21 /OUTPUT 1 "regwrite_out"
    .port_info 22 /OUTPUT 1 "mem2reg_out"
    .port_info 23 /OUTPUT 64 "PC_out"
    .port_info 24 /OUTPUT 64 "regdata1_out"
    .port_info 25 /OUTPUT 64 "regdata2_out"
    .port_info 26 /OUTPUT 64 "sign_extend_out"
    .port_info 27 /OUTPUT 11 "alu_control_out"
    .port_info 28 /OUTPUT 5 "write_reg_out"
v0x55e03053a890_0 .net "CLOCK", 0 0, v0x55e030548ef0_0;  alias, 1 drivers
v0x55e03053a930_0 .net "PC_in", 63 0, v0x55e03053a210_0;  alias, 1 drivers
v0x55e03053a9d0_0 .var "PC_out", 63 0;
v0x55e03053aa70_0 .net "alu_control_in", 10 0, L_0x55e0305499a0;  1 drivers
v0x55e03053ab50_0 .var "alu_control_out", 10 0;
v0x55e03053ac80_0 .net "aluop_in", 1 0, v0x55e03053fa40_0;  alias, 1 drivers
v0x55e03053ad60_0 .var "aluop_out", 1 0;
v0x55e03053ae40_0 .net "alusrc_in", 0 0, v0x55e03053fb20_0;  alias, 1 drivers
v0x55e03053af00_0 .var "alusrc_out", 0 0;
v0x55e03053afc0_0 .net "isUnconBranch_in", 0 0, v0x55e03053fbf0_0;  alias, 1 drivers
v0x55e03053b080_0 .var "isUnconBranch_out", 0 0;
v0x55e03053b140_0 .net "isZeroBranch_in", 0 0, v0x55e03053fcf0_0;  alias, 1 drivers
v0x55e03053b200_0 .var "isZeroBranch_out", 0 0;
v0x55e03053b2c0_0 .net "mem2reg_in", 0 0, v0x55e03053fdc0_0;  alias, 1 drivers
v0x55e03053b380_0 .var "mem2reg_out", 0 0;
v0x55e03053b440_0 .net "memRead_in", 0 0, v0x55e03053feb0_0;  alias, 1 drivers
v0x55e03053b500_0 .var "memRead_out", 0 0;
v0x55e03053b5c0_0 .net "memwrite_in", 0 0, v0x55e03053ff80_0;  alias, 1 drivers
v0x55e03053b680_0 .var "memwrite_out", 0 0;
v0x55e03053b740_0 .net "regdata1_in", 63 0, v0x55e030540ef0_0;  alias, 1 drivers
v0x55e03053b820_0 .var "regdata1_out", 63 0;
v0x55e03053b900_0 .net "regdata2_in", 63 0, v0x55e030540fc0_0;  alias, 1 drivers
v0x55e03053b9e0_0 .var "regdata2_out", 63 0;
v0x55e03053bac0_0 .net "regwrite_in", 0 0, v0x55e030540050_0;  alias, 1 drivers
v0x55e03053bb80_0 .var "regwrite_out", 0 0;
v0x55e03053bc40_0 .net "sign_extend_in", 63 0, v0x55e030541960_0;  alias, 1 drivers
v0x55e03053bd20_0 .var "sign_extend_out", 63 0;
v0x55e03053be00_0 .net "write_reg_in", 4 0, L_0x55e030549a80;  1 drivers
v0x55e03053bee0_0 .var "write_reg_out", 4 0;
S_0x55e03053c360 .scope module, "cache3" "EXMEM" 3 102, 3 196 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK"
    .port_info 1 /INPUT 1 "isZeroBranch_in"
    .port_info 2 /INPUT 1 "isUnconBranch_in"
    .port_info 3 /INPUT 1 "memRead_in"
    .port_info 4 /INPUT 1 "memwrite_in"
    .port_info 5 /INPUT 1 "regwrite_in"
    .port_info 6 /INPUT 1 "mem2reg_in"
    .port_info 7 /INPUT 64 "shifted_PC_in"
    .port_info 8 /INPUT 1 "alu_zero_in"
    .port_info 9 /INPUT 64 "alu_result_in"
    .port_info 10 /INPUT 64 "write_data_mem_in"
    .port_info 11 /INPUT 5 "write_reg_in"
    .port_info 12 /OUTPUT 1 "isZeroBranch_out"
    .port_info 13 /OUTPUT 1 "isUnconBranch_out"
    .port_info 14 /OUTPUT 1 "memRead_out"
    .port_info 15 /OUTPUT 1 "memwrite_out"
    .port_info 16 /OUTPUT 1 "regwrite_out"
    .port_info 17 /OUTPUT 1 "mem2reg_out"
    .port_info 18 /OUTPUT 64 "shifted_PC_out"
    .port_info 19 /OUTPUT 1 "alu_zero_out"
    .port_info 20 /OUTPUT 64 "alu_result_out"
    .port_info 21 /OUTPUT 64 "write_data_mem_out"
    .port_info 22 /OUTPUT 5 "write_reg_out"
v0x55e03053c710_0 .net "CLOCK", 0 0, v0x55e030548ef0_0;  alias, 1 drivers
v0x55e03053c800_0 .net "alu_result_in", 63 0, v0x55e03053edf0_0;  alias, 1 drivers
v0x55e03053c8e0_0 .var "alu_result_out", 63 0;
v0x55e03053c9a0_0 .net "alu_zero_in", 0 0, v0x55e03053eee0_0;  alias, 1 drivers
v0x55e03053ca60_0 .var "alu_zero_out", 0 0;
v0x55e03053cb70_0 .net "isUnconBranch_in", 0 0, v0x55e03053b080_0;  alias, 1 drivers
v0x55e03053cc10_0 .var "isUnconBranch_out", 0 0;
v0x55e03053ccb0_0 .net "isZeroBranch_in", 0 0, v0x55e03053b200_0;  alias, 1 drivers
v0x55e03053cd50_0 .var "isZeroBranch_out", 0 0;
v0x55e03053cdf0_0 .net "mem2reg_in", 0 0, v0x55e03053b380_0;  alias, 1 drivers
v0x55e03053cec0_0 .var "mem2reg_out", 0 0;
v0x55e03053cf60_0 .net "memRead_in", 0 0, v0x55e03053b500_0;  alias, 1 drivers
v0x55e03053d030_0 .var "memRead_out", 0 0;
v0x55e03053d0d0_0 .net "memwrite_in", 0 0, v0x55e03053b680_0;  alias, 1 drivers
v0x55e03053d1a0_0 .var "memwrite_out", 0 0;
v0x55e03053d240_0 .net "regwrite_in", 0 0, v0x55e03053bb80_0;  alias, 1 drivers
v0x55e03053d310_0 .var "regwrite_out", 0 0;
v0x55e03053d3b0_0 .net "shifted_PC_in", 63 0, v0x55e0305424e0_0;  alias, 1 drivers
v0x55e03053d490_0 .var "shifted_PC_out", 63 0;
v0x55e03053d570_0 .net "write_data_mem_in", 63 0, v0x55e03053b9e0_0;  alias, 1 drivers
v0x55e03053d660_0 .var "write_data_mem_out", 63 0;
v0x55e03053d720_0 .net "write_reg_in", 4 0, v0x55e03053bee0_0;  alias, 1 drivers
v0x55e03053d810_0 .var "write_reg_out", 4 0;
S_0x55e03053dbb0 .scope module, "cache4" "MEMWB" 3 111, 3 244 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK"
    .port_info 1 /INPUT 64 "mem_address_in"
    .port_info 2 /INPUT 64 "mem_data_in"
    .port_info 3 /INPUT 5 "write_reg_in"
    .port_info 4 /INPUT 1 "regwrite_in"
    .port_info 5 /INPUT 1 "mem2reg_in"
    .port_info 6 /OUTPUT 64 "mem_address_out"
    .port_info 7 /OUTPUT 64 "mem_data_out"
    .port_info 8 /OUTPUT 5 "write_reg_out"
    .port_info 9 /OUTPUT 1 "regwrite_out"
    .port_info 10 /OUTPUT 1 "mem2reg_out"
v0x55e03053de40_0 .net "CLOCK", 0 0, v0x55e030548ef0_0;  alias, 1 drivers
v0x55e03053df00_0 .net "mem2reg_in", 0 0, v0x55e03053cec0_0;  alias, 1 drivers
v0x55e03053dff0_0 .var "mem2reg_out", 0 0;
v0x55e03053e0c0_0 .net "mem_address_in", 63 0, v0x55e03053c8e0_0;  alias, 1 drivers
v0x55e03053e190_0 .var "mem_address_out", 63 0;
v0x55e03053e280_0 .net "mem_data_in", 63 0, v0x55e030548d40_0;  alias, 1 drivers
v0x55e03053e360_0 .var "mem_data_out", 63 0;
v0x55e03053e440_0 .net "regwrite_in", 0 0, v0x55e03053d310_0;  alias, 1 drivers
v0x55e03053e4e0_0 .var "regwrite_out", 0 0;
v0x55e03053e580_0 .net "write_reg_in", 4 0, v0x55e03053d810_0;  alias, 1 drivers
v0x55e03053e670_0 .var "write_reg_out", 4 0;
S_0x55e03053e890 .scope module, "main_alu" "ALU" 3 94, 3 463 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A"
    .port_info 1 /INPUT 64 "B"
    .port_info 2 /INPUT 4 "CONTROL"
    .port_info 3 /OUTPUT 64 "RESULT"
    .port_info 4 /OUTPUT 1 "ZEROFLAG"
v0x55e03053eb30_0 .net "A", 63 0, v0x55e03053b820_0;  alias, 1 drivers
v0x55e03053ec40_0 .net "B", 63 0, v0x55e03053f5a0_0;  alias, 1 drivers
v0x55e03053ed00_0 .net "CONTROL", 3 0, v0x55e030542bd0_0;  alias, 1 drivers
v0x55e03053edf0_0 .var "RESULT", 63 0;
v0x55e03053eee0_0 .var "ZEROFLAG", 0 0;
E_0x55e0304c5290 .event edge, v0x55e03053ed00_0, v0x55e03053b820_0, v0x55e03053ec40_0, v0x55e03053c800_0;
S_0x55e03053f060 .scope module, "mux3" "ALU_Mux" 3 93, 3 520 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "input1"
    .port_info 1 /INPUT 64 "input2"
    .port_info 2 /INPUT 1 "CONTROL_ALUSRC"
    .port_info 3 /OUTPUT 64 "out"
v0x55e03053f2f0_0 .net "CONTROL_ALUSRC", 0 0, v0x55e03053af00_0;  alias, 1 drivers
v0x55e03053f3e0_0 .net "input1", 63 0, v0x55e03053b9e0_0;  alias, 1 drivers
v0x55e03053f4d0_0 .net "input2", 63 0, v0x55e03053bd20_0;  alias, 1 drivers
v0x55e03053f5a0_0 .var "out", 63 0;
E_0x55e0304c5670 .event edge, v0x55e03053ec40_0, v0x55e03053af00_0, v0x55e03053bd20_0, v0x55e03053b9e0_0;
S_0x55e03053f700 .scope module, "unit1" "ARM_Control" 3 50, 3 636 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "instruction"
    .port_info 1 /OUTPUT 2 "control_aluop"
    .port_info 2 /OUTPUT 1 "control_alusrc"
    .port_info 3 /OUTPUT 1 "control_isZeroBranch"
    .port_info 4 /OUTPUT 1 "control_isUnconBranch"
    .port_info 5 /OUTPUT 1 "control_memRead"
    .port_info 6 /OUTPUT 1 "control_memwrite"
    .port_info 7 /OUTPUT 1 "control_regwrite"
    .port_info 8 /OUTPUT 1 "control_mem2reg"
v0x55e03053fa40_0 .var "control_aluop", 1 0;
v0x55e03053fb20_0 .var "control_alusrc", 0 0;
v0x55e03053fbf0_0 .var "control_isUnconBranch", 0 0;
v0x55e03053fcf0_0 .var "control_isZeroBranch", 0 0;
v0x55e03053fdc0_0 .var "control_mem2reg", 0 0;
v0x55e03053feb0_0 .var "control_memRead", 0 0;
v0x55e03053ff80_0 .var "control_memwrite", 0 0;
v0x55e030540050_0 .var "control_regwrite", 0 0;
v0x55e030540120_0 .net "instruction", 10 0, L_0x55e0305495f0;  1 drivers
E_0x55e0304c5aa0 .event edge, v0x55e030540120_0;
S_0x55e030540200 .scope module, "unit2" "ID_Mux" 3 53, 3 540 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "read1_in"
    .port_info 1 /INPUT 5 "read2_in"
    .port_info 2 /INPUT 1 "reg2loc_in"
    .port_info 3 /OUTPUT 5 "reg_out"
v0x55e030540460_0 .net "read1_in", 4 0, L_0x55e030549690;  1 drivers
v0x55e030540560_0 .net "read2_in", 4 0, L_0x55e0305497c0;  1 drivers
v0x55e030540640_0 .net "reg2loc_in", 0 0, L_0x55e030549860;  1 drivers
v0x55e030540710_0 .var "reg_out", 4 0;
E_0x55e0304c5d00 .event edge, v0x55e030540640_0, v0x55e030540560_0, v0x55e030540460_0;
S_0x55e0305408a0 .scope module, "unit3" "Registers" 3 59, 3 269 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /INPUT 5 "writeReg"
    .port_info 4 /INPUT 64 "writeData"
    .port_info 5 /INPUT 1 "CONTROL_REGWRITE"
    .port_info 6 /OUTPUT 64 "data1"
    .port_info 7 /OUTPUT 64 "data2"
v0x55e030540c10_0 .net "CLOCK", 0 0, v0x55e030548ef0_0;  alias, 1 drivers
v0x55e030540d60_0 .net "CONTROL_REGWRITE", 0 0, v0x55e03053e4e0_0;  alias, 1 drivers
v0x55e030540e20 .array "Data", 0 31, 63 0;
v0x55e030540ef0_0 .var "data1", 63 0;
v0x55e030540fc0_0 .var "data2", 63 0;
v0x55e030541060_0 .var/i "initCount", 31 0;
v0x55e030541100_0 .net "read1", 4 0, L_0x55e030549900;  1 drivers
v0x55e0305411e0_0 .net "read2", 4 0, v0x55e030540710_0;  alias, 1 drivers
v0x55e0305412d0_0 .net "writeData", 63 0, v0x55e030543a10_0;  alias, 1 drivers
v0x55e030541420_0 .net "writeReg", 4 0, v0x55e03053e670_0;  alias, 1 drivers
E_0x55e030520d70 .event posedge, v0x55e030515940_0;
S_0x55e0305415f0 .scope module, "unit4" "SignExtend" 3 62, 3 596 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inputInstruction"
    .port_info 1 /OUTPUT 64 "outImmediate"
v0x55e030541850_0 .net "inputInstruction", 31 0, v0x55e030512c50_0;  alias, 1 drivers
v0x55e030541960_0 .var "outImmediate", 63 0;
E_0x55e0305417d0 .event edge, v0x55e030512c50_0;
S_0x55e030541a70 .scope module, "unit5" "Shift_Left" 3 85, 3 584 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "data_in"
    .port_info 1 /OUTPUT 64 "data_out"
v0x55e030541d00_0 .net "data_in", 63 0, v0x55e03053bd20_0;  alias, 1 drivers
v0x55e030541e30_0 .var "data_out", 63 0;
E_0x55e030541c80 .event edge, v0x55e03053bd20_0;
S_0x55e030541f70 .scope module, "unit6" "ALU" 3 86, 3 463 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A"
    .port_info 1 /INPUT 64 "B"
    .port_info 2 /INPUT 4 "CONTROL"
    .port_info 3 /OUTPUT 64 "RESULT"
    .port_info 4 /OUTPUT 1 "ZEROFLAG"
v0x55e030542230_0 .net "A", 63 0, v0x55e03053a9d0_0;  alias, 1 drivers
v0x55e030542340_0 .net "B", 63 0, v0x55e030541e30_0;  alias, 1 drivers
L_0x7f8a1437b018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55e030542410_0 .net "CONTROL", 3 0, L_0x7f8a1437b018;  1 drivers
v0x55e0305424e0_0 .var "RESULT", 63 0;
v0x55e0305425d0_0 .var "ZEROFLAG", 0 0;
E_0x55e0305421c0 .event edge, v0x55e030542410_0, v0x55e03053a9d0_0, v0x55e030541e30_0, v0x55e03053d3b0_0;
S_0x55e030542760 .scope module, "unit7" "ALU_Control" 3 92, 3 494 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALU_Op"
    .port_info 1 /INPUT 11 "ALU_INSTRUCTION"
    .port_info 2 /OUTPUT 4 "ALU_Out"
v0x55e030542a20_0 .net "ALU_INSTRUCTION", 10 0, v0x55e03053ab50_0;  alias, 1 drivers
v0x55e030542b00_0 .net "ALU_Op", 1 0, v0x55e03053ad60_0;  alias, 1 drivers
v0x55e030542bd0_0 .var "ALU_Out", 3 0;
E_0x55e0305429a0 .event edge, v0x55e03053ab50_0, v0x55e03053ad60_0;
S_0x55e030542d10 .scope module, "unit8" "Branch" 3 106, 3 619 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "unconditional_branch_in"
    .port_info 1 /INPUT 1 "conditional_branch_in"
    .port_info 2 /INPUT 1 "alu_main_is_zero"
    .port_info 3 /OUTPUT 1 "PC_src_out"
v0x55e030542fe0_0 .var "PC_src_out", 0 0;
v0x55e0305430c0_0 .net "alu_main_is_zero", 0 0, v0x55e03053ca60_0;  alias, 1 drivers
v0x55e0305431b0_0 .net "conditional_branch_in", 0 0, v0x55e03053cd50_0;  alias, 1 drivers
v0x55e0305432b0_0 .var "conditional_branch_temp", 0 0;
v0x55e030543350_0 .net "unconditional_branch_in", 0 0, v0x55e03053cc10_0;  alias, 1 drivers
E_0x55e030542f80 .event edge, v0x55e03053ca60_0, v0x55e03053cd50_0, v0x55e03053cc10_0;
S_0x55e030543470 .scope module, "unit9" "WB_Mux" 3 115, 3 564 0, S_0x55e0304ab680;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "input1"
    .port_info 1 /INPUT 64 "input2"
    .port_info 2 /INPUT 1 "mem2reg_control"
    .port_info 3 /OUTPUT 64 "out"
v0x55e030543730_0 .net "input1", 63 0, v0x55e03053e190_0;  alias, 1 drivers
v0x55e030543840_0 .net "input2", 63 0, v0x55e03053e360_0;  alias, 1 drivers
v0x55e030543910_0 .net "mem2reg_control", 0 0, v0x55e03053dff0_0;  alias, 1 drivers
v0x55e030543a10_0 .var "out", 63 0;
E_0x55e0305436b0 .event edge, v0x55e03053dff0_0, v0x55e03053e190_0, v0x55e03053e360_0;
S_0x55e030547350 .scope module, "mem1" "IC" 2 26, 3 310 0, S_0x55e0304ab500;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "PC_in"
    .port_info 1 /OUTPUT 32 "instruction_out"
v0x55e0305475b0 .array "Data", 0 63, 8 0;
v0x55e030547690_0 .net "PC_in", 63 0, v0x55e030546000_0;  alias, 1 drivers
v0x55e0305477a0_0 .var "instruction_out", 31 0;
E_0x55e030547530 .event edge, v0x55e03050b2d0_0;
S_0x55e0305478f0 .scope module, "mem2" "Data_Memory" 2 27, 3 418 0, S_0x55e0304ab500;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "inputAddress"
    .port_info 1 /INPUT 64 "inputData"
    .port_info 2 /INPUT 1 "CONTROL_MemWrite"
    .port_info 3 /INPUT 1 "CONTROL_MemRead"
    .port_info 4 /OUTPUT 64 "outputData"
v0x55e030547db0_0 .net "CONTROL_MemRead", 0 0, v0x55e03053d030_0;  alias, 1 drivers
v0x55e030547ea0_0 .net "CONTROL_MemWrite", 0 0, v0x55e03053d1a0_0;  alias, 1 drivers
v0x55e030547fb0 .array "Data", 0 63, 63 0;
v0x55e030548a40_0 .var/i "initCount", 31 0;
v0x55e030548b20_0 .net "inputAddress", 63 0, v0x55e03053c8e0_0;  alias, 1 drivers
v0x55e030548c30_0 .net "inputData", 63 0, v0x55e03053d660_0;  alias, 1 drivers
v0x55e030548d40_0 .var "outputData", 63 0;
E_0x55e030547b40/0 .event edge, v0x55e03053d1a0_0, v0x55e03053d660_0, v0x55e03053c8e0_0, v0x55e03053d030_0;
v0x55e030547fb0_0 .array/port v0x55e030547fb0, 0;
v0x55e030547fb0_1 .array/port v0x55e030547fb0, 1;
v0x55e030547fb0_2 .array/port v0x55e030547fb0, 2;
v0x55e030547fb0_3 .array/port v0x55e030547fb0, 3;
E_0x55e030547b40/1 .event edge, v0x55e030547fb0_0, v0x55e030547fb0_1, v0x55e030547fb0_2, v0x55e030547fb0_3;
v0x55e030547fb0_4 .array/port v0x55e030547fb0, 4;
v0x55e030547fb0_5 .array/port v0x55e030547fb0, 5;
v0x55e030547fb0_6 .array/port v0x55e030547fb0, 6;
v0x55e030547fb0_7 .array/port v0x55e030547fb0, 7;
E_0x55e030547b40/2 .event edge, v0x55e030547fb0_4, v0x55e030547fb0_5, v0x55e030547fb0_6, v0x55e030547fb0_7;
v0x55e030547fb0_8 .array/port v0x55e030547fb0, 8;
v0x55e030547fb0_9 .array/port v0x55e030547fb0, 9;
v0x55e030547fb0_10 .array/port v0x55e030547fb0, 10;
v0x55e030547fb0_11 .array/port v0x55e030547fb0, 11;
E_0x55e030547b40/3 .event edge, v0x55e030547fb0_8, v0x55e030547fb0_9, v0x55e030547fb0_10, v0x55e030547fb0_11;
v0x55e030547fb0_12 .array/port v0x55e030547fb0, 12;
v0x55e030547fb0_13 .array/port v0x55e030547fb0, 13;
v0x55e030547fb0_14 .array/port v0x55e030547fb0, 14;
v0x55e030547fb0_15 .array/port v0x55e030547fb0, 15;
E_0x55e030547b40/4 .event edge, v0x55e030547fb0_12, v0x55e030547fb0_13, v0x55e030547fb0_14, v0x55e030547fb0_15;
v0x55e030547fb0_16 .array/port v0x55e030547fb0, 16;
v0x55e030547fb0_17 .array/port v0x55e030547fb0, 17;
v0x55e030547fb0_18 .array/port v0x55e030547fb0, 18;
v0x55e030547fb0_19 .array/port v0x55e030547fb0, 19;
E_0x55e030547b40/5 .event edge, v0x55e030547fb0_16, v0x55e030547fb0_17, v0x55e030547fb0_18, v0x55e030547fb0_19;
v0x55e030547fb0_20 .array/port v0x55e030547fb0, 20;
v0x55e030547fb0_21 .array/port v0x55e030547fb0, 21;
v0x55e030547fb0_22 .array/port v0x55e030547fb0, 22;
v0x55e030547fb0_23 .array/port v0x55e030547fb0, 23;
E_0x55e030547b40/6 .event edge, v0x55e030547fb0_20, v0x55e030547fb0_21, v0x55e030547fb0_22, v0x55e030547fb0_23;
v0x55e030547fb0_24 .array/port v0x55e030547fb0, 24;
v0x55e030547fb0_25 .array/port v0x55e030547fb0, 25;
v0x55e030547fb0_26 .array/port v0x55e030547fb0, 26;
v0x55e030547fb0_27 .array/port v0x55e030547fb0, 27;
E_0x55e030547b40/7 .event edge, v0x55e030547fb0_24, v0x55e030547fb0_25, v0x55e030547fb0_26, v0x55e030547fb0_27;
v0x55e030547fb0_28 .array/port v0x55e030547fb0, 28;
v0x55e030547fb0_29 .array/port v0x55e030547fb0, 29;
v0x55e030547fb0_30 .array/port v0x55e030547fb0, 30;
v0x55e030547fb0_31 .array/port v0x55e030547fb0, 31;
E_0x55e030547b40/8 .event edge, v0x55e030547fb0_28, v0x55e030547fb0_29, v0x55e030547fb0_30, v0x55e030547fb0_31;
v0x55e030547fb0_32 .array/port v0x55e030547fb0, 32;
v0x55e030547fb0_33 .array/port v0x55e030547fb0, 33;
v0x55e030547fb0_34 .array/port v0x55e030547fb0, 34;
v0x55e030547fb0_35 .array/port v0x55e030547fb0, 35;
E_0x55e030547b40/9 .event edge, v0x55e030547fb0_32, v0x55e030547fb0_33, v0x55e030547fb0_34, v0x55e030547fb0_35;
v0x55e030547fb0_36 .array/port v0x55e030547fb0, 36;
v0x55e030547fb0_37 .array/port v0x55e030547fb0, 37;
v0x55e030547fb0_38 .array/port v0x55e030547fb0, 38;
v0x55e030547fb0_39 .array/port v0x55e030547fb0, 39;
E_0x55e030547b40/10 .event edge, v0x55e030547fb0_36, v0x55e030547fb0_37, v0x55e030547fb0_38, v0x55e030547fb0_39;
v0x55e030547fb0_40 .array/port v0x55e030547fb0, 40;
v0x55e030547fb0_41 .array/port v0x55e030547fb0, 41;
v0x55e030547fb0_42 .array/port v0x55e030547fb0, 42;
v0x55e030547fb0_43 .array/port v0x55e030547fb0, 43;
E_0x55e030547b40/11 .event edge, v0x55e030547fb0_40, v0x55e030547fb0_41, v0x55e030547fb0_42, v0x55e030547fb0_43;
v0x55e030547fb0_44 .array/port v0x55e030547fb0, 44;
v0x55e030547fb0_45 .array/port v0x55e030547fb0, 45;
v0x55e030547fb0_46 .array/port v0x55e030547fb0, 46;
v0x55e030547fb0_47 .array/port v0x55e030547fb0, 47;
E_0x55e030547b40/12 .event edge, v0x55e030547fb0_44, v0x55e030547fb0_45, v0x55e030547fb0_46, v0x55e030547fb0_47;
v0x55e030547fb0_48 .array/port v0x55e030547fb0, 48;
v0x55e030547fb0_49 .array/port v0x55e030547fb0, 49;
v0x55e030547fb0_50 .array/port v0x55e030547fb0, 50;
v0x55e030547fb0_51 .array/port v0x55e030547fb0, 51;
E_0x55e030547b40/13 .event edge, v0x55e030547fb0_48, v0x55e030547fb0_49, v0x55e030547fb0_50, v0x55e030547fb0_51;
v0x55e030547fb0_52 .array/port v0x55e030547fb0, 52;
v0x55e030547fb0_53 .array/port v0x55e030547fb0, 53;
v0x55e030547fb0_54 .array/port v0x55e030547fb0, 54;
v0x55e030547fb0_55 .array/port v0x55e030547fb0, 55;
E_0x55e030547b40/14 .event edge, v0x55e030547fb0_52, v0x55e030547fb0_53, v0x55e030547fb0_54, v0x55e030547fb0_55;
v0x55e030547fb0_56 .array/port v0x55e030547fb0, 56;
v0x55e030547fb0_57 .array/port v0x55e030547fb0, 57;
v0x55e030547fb0_58 .array/port v0x55e030547fb0, 58;
v0x55e030547fb0_59 .array/port v0x55e030547fb0, 59;
E_0x55e030547b40/15 .event edge, v0x55e030547fb0_56, v0x55e030547fb0_57, v0x55e030547fb0_58, v0x55e030547fb0_59;
v0x55e030547fb0_60 .array/port v0x55e030547fb0, 60;
v0x55e030547fb0_61 .array/port v0x55e030547fb0, 61;
v0x55e030547fb0_62 .array/port v0x55e030547fb0, 62;
v0x55e030547fb0_63 .array/port v0x55e030547fb0, 63;
E_0x55e030547b40/16 .event edge, v0x55e030547fb0_60, v0x55e030547fb0_61, v0x55e030547fb0_62, v0x55e030547fb0_63;
E_0x55e030547b40/17 .event edge, v0x55e030548a40_0;
E_0x55e030547b40 .event/or E_0x55e030547b40/0, E_0x55e030547b40/1, E_0x55e030547b40/2, E_0x55e030547b40/3, E_0x55e030547b40/4, E_0x55e030547b40/5, E_0x55e030547b40/6, E_0x55e030547b40/7, E_0x55e030547b40/8, E_0x55e030547b40/9, E_0x55e030547b40/10, E_0x55e030547b40/11, E_0x55e030547b40/12, E_0x55e030547b40/13, E_0x55e030547b40/14, E_0x55e030547b40/15, E_0x55e030547b40/16, E_0x55e030547b40/17;
    .scope S_0x55e0304b9b00;
T_0 ;
    %wait E_0x55e0304c4e60;
    %load/vec4 v0x55e03050b2d0_0;
    %assign/vec4 v0x55e03053a210_0, 0;
    %load/vec4 v0x55e030513fa0_0;
    %assign/vec4 v0x55e030512c50_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55e03053f700;
T_1 ;
    %wait E_0x55e0304c5aa0;
    %load/vec4 v0x55e030540120_0;
    %parti/s 6, 5, 4;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55e03053fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053ff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fb20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55e03053fa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e03053fbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e030540050_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55e030540120_0;
    %parti/s 8, 3, 3;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55e03053fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053ff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fb20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55e03053fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e03053fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e030540050_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fbf0_0, 0;
    %load/vec4 v0x55e030540120_0;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55e03053fcf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55e03053fbf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55e03053fdc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55e03053feb0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55e03053ff80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55e03053fb20_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55e03053fa40_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55e030540050_0, 0;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e03053fdc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e03053feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053ff80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e03053fb20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e03053fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e030540050_0, 0;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55e03053fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053feb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e03053ff80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e03053fb20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e03053fa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e030540050_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053ff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fb20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55e03053fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e030540050_0, 0;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053ff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fb20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55e03053fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e030540050_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053ff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fb20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55e03053fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e030540050_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053ff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e03053fb20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55e03053fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e030540050_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55e030540200;
T_2 ;
    %wait E_0x55e0304c5d00;
    %load/vec4 v0x55e030540640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 1, 1, 5;
    %assign/vec4 v0x55e030540710_0, 0;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x55e030540460_0;
    %assign/vec4 v0x55e030540710_0, 0;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x55e030540560_0;
    %assign/vec4 v0x55e030540710_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55e0305408a0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e030541060_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55e030541060_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x55e030541060_0;
    %pad/s 64;
    %ix/getv/s 4, v0x55e030541060_0;
    %store/vec4a v0x55e030540e20, 4, 0;
    %load/vec4 v0x55e030541060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e030541060_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e030540e20, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x55e0305408a0;
T_4 ;
    %wait E_0x55e030520d70;
    %load/vec4 v0x55e030541100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e030540e20, 4;
    %store/vec4 v0x55e030540ef0_0, 0, 64;
    %load/vec4 v0x55e0305411e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e030540e20, 4;
    %store/vec4 v0x55e030540fc0_0, 0, 64;
    %load/vec4 v0x55e030540d60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55e0305412d0_0;
    %load/vec4 v0x55e030541420_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55e030540e20, 4, 0;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e030541060_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55e030541060_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %vpi_call 3 304 "$display", "REGISTER[%0d] = %0d", v0x55e030541060_0, &A<v0x55e030540e20, v0x55e030541060_0 > {0 0 0};
    %load/vec4 v0x55e030541060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e030541060_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55e0305415f0;
T_5 ;
    %wait E_0x55e0305417d0;
    %load/vec4 v0x55e030541850_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55e030541850_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e030541960_0, 4, 26;
    %load/vec4 v0x55e030541960_0;
    %parti/s 1, 25, 6;
    %replicate 64;
    %pad/u 38;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e030541960_0, 4, 38;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e030541850_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x55e030541850_0;
    %parti/s 19, 5, 4;
    %pad/u 20;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e030541960_0, 4, 20;
    %load/vec4 v0x55e030541960_0;
    %parti/s 1, 19, 6;
    %replicate 64;
    %pad/u 44;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e030541960_0, 4, 44;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55e030541850_0;
    %parti/s 9, 12, 5;
    %pad/u 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e030541960_0, 4, 10;
    %load/vec4 v0x55e030541960_0;
    %parti/s 1, 9, 5;
    %replicate 64;
    %pad/u 54;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e030541960_0, 4, 54;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55e03053a3e0;
T_6 ;
    %wait E_0x55e0304c4e60;
    %load/vec4 v0x55e03053ac80_0;
    %assign/vec4 v0x55e03053ad60_0, 0;
    %load/vec4 v0x55e03053ae40_0;
    %assign/vec4 v0x55e03053af00_0, 0;
    %load/vec4 v0x55e03053b140_0;
    %assign/vec4 v0x55e03053b200_0, 0;
    %load/vec4 v0x55e03053afc0_0;
    %assign/vec4 v0x55e03053b080_0, 0;
    %load/vec4 v0x55e03053b440_0;
    %assign/vec4 v0x55e03053b500_0, 0;
    %load/vec4 v0x55e03053b5c0_0;
    %assign/vec4 v0x55e03053b680_0, 0;
    %load/vec4 v0x55e03053bac0_0;
    %assign/vec4 v0x55e03053bb80_0, 0;
    %load/vec4 v0x55e03053b2c0_0;
    %assign/vec4 v0x55e03053b380_0, 0;
    %load/vec4 v0x55e03053a930_0;
    %assign/vec4 v0x55e03053a9d0_0, 0;
    %load/vec4 v0x55e03053b740_0;
    %assign/vec4 v0x55e03053b820_0, 0;
    %load/vec4 v0x55e03053b900_0;
    %assign/vec4 v0x55e03053b9e0_0, 0;
    %load/vec4 v0x55e03053bc40_0;
    %assign/vec4 v0x55e03053bd20_0, 0;
    %load/vec4 v0x55e03053aa70_0;
    %assign/vec4 v0x55e03053ab50_0, 0;
    %load/vec4 v0x55e03053be00_0;
    %assign/vec4 v0x55e03053bee0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e030541a70;
T_7 ;
    %wait E_0x55e030541c80;
    %load/vec4 v0x55e030541d00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55e030541e30_0, 0, 64;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55e030541f70;
T_8 ;
    %wait E_0x55e0305421c0;
    %load/vec4 v0x55e030542410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55e0305424e0_0, 0, 64;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x55e030542230_0;
    %load/vec4 v0x55e030542340_0;
    %and;
    %store/vec4 v0x55e0305424e0_0, 0, 64;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x55e030542230_0;
    %load/vec4 v0x55e030542340_0;
    %or;
    %store/vec4 v0x55e0305424e0_0, 0, 64;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x55e030542230_0;
    %load/vec4 v0x55e030542340_0;
    %add;
    %store/vec4 v0x55e0305424e0_0, 0, 64;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x55e030542230_0;
    %load/vec4 v0x55e030542340_0;
    %sub;
    %store/vec4 v0x55e0305424e0_0, 0, 64;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x55e030542340_0;
    %store/vec4 v0x55e0305424e0_0, 0, 64;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x55e030542230_0;
    %load/vec4 v0x55e030542340_0;
    %or;
    %inv;
    %store/vec4 v0x55e0305424e0_0, 0, 64;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55e0305424e0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e0305425d0_0, 0, 1;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x55e0305424e0_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e0305425d0_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55e0305425d0_0, 0, 1;
T_8.11 ;
T_8.9 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55e030542760;
T_9 ;
    %wait E_0x55e0305429a0;
    %load/vec4 v0x55e030542b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55e030542bd0_0, 0, 4;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55e030542bd0_0, 0, 4;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55e030542bd0_0, 0, 4;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x55e030542a20_0;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %jmp T_9.9;
T_9.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55e030542bd0_0, 0, 4;
    %jmp T_9.9;
T_9.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55e030542bd0_0, 0, 4;
    %jmp T_9.9;
T_9.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e030542bd0_0, 0, 4;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55e030542bd0_0, 0, 4;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55e03053f060;
T_10 ;
    %wait E_0x55e0304c5670;
    %load/vec4 v0x55e03053f2f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55e03053f3e0_0;
    %assign/vec4 v0x55e03053f5a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55e03053f4d0_0;
    %assign/vec4 v0x55e03053f5a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55e03053e890;
T_11 ;
    %wait E_0x55e0304c5290;
    %load/vec4 v0x55e03053ed00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55e03053edf0_0, 0, 64;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x55e03053eb30_0;
    %load/vec4 v0x55e03053ec40_0;
    %and;
    %store/vec4 v0x55e03053edf0_0, 0, 64;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x55e03053eb30_0;
    %load/vec4 v0x55e03053ec40_0;
    %or;
    %store/vec4 v0x55e03053edf0_0, 0, 64;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x55e03053eb30_0;
    %load/vec4 v0x55e03053ec40_0;
    %add;
    %store/vec4 v0x55e03053edf0_0, 0, 64;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x55e03053eb30_0;
    %load/vec4 v0x55e03053ec40_0;
    %sub;
    %store/vec4 v0x55e03053edf0_0, 0, 64;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x55e03053ec40_0;
    %store/vec4 v0x55e03053edf0_0, 0, 64;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x55e03053eb30_0;
    %load/vec4 v0x55e03053ec40_0;
    %or;
    %inv;
    %store/vec4 v0x55e03053edf0_0, 0, 64;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55e03053edf0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e03053eee0_0, 0, 1;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x55e03053edf0_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e03053eee0_0, 0, 1;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55e03053eee0_0, 0, 1;
T_11.11 ;
T_11.9 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55e03053c360;
T_12 ;
    %wait E_0x55e0304c4e60;
    %load/vec4 v0x55e03053ccb0_0;
    %assign/vec4 v0x55e03053cd50_0, 0;
    %load/vec4 v0x55e03053cb70_0;
    %assign/vec4 v0x55e03053cc10_0, 0;
    %load/vec4 v0x55e03053cf60_0;
    %assign/vec4 v0x55e03053d030_0, 0;
    %load/vec4 v0x55e03053d0d0_0;
    %assign/vec4 v0x55e03053d1a0_0, 0;
    %load/vec4 v0x55e03053d240_0;
    %assign/vec4 v0x55e03053d310_0, 0;
    %load/vec4 v0x55e03053cdf0_0;
    %assign/vec4 v0x55e03053cec0_0, 0;
    %load/vec4 v0x55e03053d3b0_0;
    %assign/vec4 v0x55e03053d490_0, 0;
    %load/vec4 v0x55e03053c9a0_0;
    %assign/vec4 v0x55e03053ca60_0, 0;
    %load/vec4 v0x55e03053c800_0;
    %assign/vec4 v0x55e03053c8e0_0, 0;
    %load/vec4 v0x55e03053d570_0;
    %assign/vec4 v0x55e03053d660_0, 0;
    %load/vec4 v0x55e03053d720_0;
    %assign/vec4 v0x55e03053d810_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55e030542d10;
T_13 ;
    %wait E_0x55e030542f80;
    %load/vec4 v0x55e0305431b0_0;
    %load/vec4 v0x55e0305430c0_0;
    %and;
    %store/vec4 v0x55e0305432b0_0, 0, 1;
    %load/vec4 v0x55e030543350_0;
    %load/vec4 v0x55e0305432b0_0;
    %or;
    %store/vec4 v0x55e030542fe0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55e03053dbb0;
T_14 ;
    %wait E_0x55e0304c4e60;
    %load/vec4 v0x55e03053e440_0;
    %assign/vec4 v0x55e03053e4e0_0, 0;
    %load/vec4 v0x55e03053df00_0;
    %assign/vec4 v0x55e03053dff0_0, 0;
    %load/vec4 v0x55e03053e0c0_0;
    %assign/vec4 v0x55e03053e190_0, 0;
    %load/vec4 v0x55e03053e280_0;
    %assign/vec4 v0x55e03053e360_0, 0;
    %load/vec4 v0x55e03053e580_0;
    %assign/vec4 v0x55e03053e670_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55e030543470;
T_15 ;
    %wait E_0x55e0305436b0;
    %load/vec4 v0x55e030543910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55e030543730_0;
    %assign/vec4 v0x55e030543a10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55e030543840_0;
    %assign/vec4 v0x55e030543a10_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55e0304ab680;
T_16 ;
    %wait E_0x55e030520d70;
    %load/vec4 v0x55e030546000_0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %cmp/e;
    %jmp/0xz  T_16.0, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55e030546000_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55e0305460c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x55e030546850_0;
    %assign/vec4 v0x55e030546000_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55e030546000_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x55e030546000_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55e030547350;
T_17 ;
    %pushi/vec4 248, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 66, 0, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 128, 0, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 42, 0, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 203, 0, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 3, 0, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 75, 0, 9;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 139, 0, 9;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 4, 0, 9;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 108, 0, 9;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 248, 0, 9;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 67, 0, 9;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 45, 0, 9;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 139, 0, 9;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 6, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %pushi/vec4 174, 0, 9;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e0305475b0, 4, 0;
    %end;
    .thread T_17;
    .scope S_0x55e030547350;
T_18 ;
    %wait E_0x55e030547530;
    %load/vec4 v0x55e030547690_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55e0305475b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e0305477a0_0, 4, 9;
    %load/vec4 v0x55e030547690_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55e0305475b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e0305477a0_0, 4, 9;
    %load/vec4 v0x55e030547690_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55e0305475b0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e0305477a0_0, 4, 9;
    %ix/getv 4, v0x55e030547690_0;
    %load/vec4a v0x55e0305475b0, 4;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e0305477a0_0, 4, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55e0305478f0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e030548a40_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x55e030548a40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0x55e030548a40_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/getv/s 4, v0x55e030548a40_0;
    %store/vec4a v0x55e030547fb0, 4, 0;
    %load/vec4 v0x55e030548a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e030548a40_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 170, 0, 64;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e030547fb0, 4, 0;
    %pushi/vec4 187, 0, 64;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e030547fb0, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x55e0305478f0;
T_20 ;
    %wait E_0x55e030547b40;
    %load/vec4 v0x55e030547ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x55e030548c30_0;
    %ix/getv 4, v0x55e030548b20_0;
    %store/vec4a v0x55e030547fb0, 4, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55e030547db0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.2, 4;
    %ix/getv 4, v0x55e030548b20_0;
    %load/vec4a v0x55e030547fb0, 4;
    %store/vec4 v0x55e030548d40_0, 0, 64;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55e030548d40_0, 0, 64;
T_20.3 ;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e030548a40_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x55e030548a40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %vpi_call 3 457 "$display", "RAM[%0d] = %0d", v0x55e030548a40_0, &A<v0x55e030547fb0, v0x55e030548a40_0 > {0 0 0};
    %load/vec4 v0x55e030548a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e030548a40_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55e0304ab500;
T_21 ;
    %vpi_call 2 31 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e030548ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e030549110_0, 0, 1;
    %delay 18000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x55e0304ab500;
T_22 ;
    %delay 1000, 0;
    %load/vec4 v0x55e030548ef0_0;
    %inv;
    %store/vec4 v0x55e030548ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e030549110_0, 0, 1;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "CPU_TEST.v";
    "ARM_CPU.v";
