<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559941985117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559941985124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 18:13:05 2019 " "Processing started: Fri Jun 07 18:13:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559941985124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559941985124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiftreg -c shiftreg " "Command: quartus_map --read_settings_files=on --write_settings_files=off shiftreg -c shiftreg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559941985124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1559941985514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "approx_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file approx_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 approx_reg-behavior " "Found design unit 1: approx_reg-behavior" {  } { { "approx_reg.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/approx_reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559941994013 ""} { "Info" "ISGN_ENTITY_NAME" "1 approx_reg " "Found entity 1: approx_reg" {  } { { "approx_reg.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/approx_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559941994013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559941994013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saadc_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file saadc_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saadc_fsm-rtl " "Found design unit 1: saadc_fsm-rtl" {  } { { "saadc_fsm.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/saadc_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559941994015 ""} { "Info" "ISGN_ENTITY_NAME" "1 saadc_fsm " "Found entity 1: saadc_fsm" {  } { { "saadc_fsm.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/saadc_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559941994015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559941994015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR-behavior " "Found design unit 1: SAR-behavior" {  } { { "SAR.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/SAR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559941994017 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR " "Found entity 1: SAR" {  } { { "SAR.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/SAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559941994017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559941994017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_1-behavior " "Found design unit 1: shiftreg_1-behavior" {  } { { "shiftreg_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/shiftreg_1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559941994019 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_1 " "Found entity 1: shiftreg_1" {  } { { "shiftreg_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/shiftreg_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559941994019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559941994019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch.vhd 0 0 " "Found 0 design units, including 0 entities, in source file latch.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559941994021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_1-behavior " "Found design unit 1: latch_1-behavior" {  } { { "latch_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559941994023 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_1 " "Found entity 1: latch_1" {  } { { "latch_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559941994023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559941994023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_sar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ad_sar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD_SAR-behavior " "Found design unit 1: AD_SAR-behavior" {  } { { "AD_SAR.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/AD_SAR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559941994023 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD_SAR " "Found entity 1: AD_SAR" {  } { { "AD_SAR.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/AD_SAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559941994023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559941994023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AD_SAR " "Elaborating entity \"AD_SAR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559941994061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR SAR:mySAR " "Elaborating entity \"SAR\" for hierarchy \"SAR:mySAR\"" {  } { { "AD_SAR.vhd" "mySAR" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/AD_SAR.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559941994091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saadc_fsm SAR:mySAR\|saadc_fsm:mySaadc_fsm " "Elaborating entity \"saadc_fsm\" for hierarchy \"SAR:mySAR\|saadc_fsm:mySaadc_fsm\"" {  } { { "SAR.vhd" "mySaadc_fsm" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/SAR.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559941994091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_1 SAR:mySAR\|shiftreg_1:myShiftreg " "Elaborating entity \"shiftreg_1\" for hierarchy \"SAR:mySAR\|shiftreg_1:myShiftreg\"" {  } { { "SAR.vhd" "myShiftreg" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/SAR.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559941994095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "approx_reg SAR:mySAR\|approx_reg:myApprox_reg " "Elaborating entity \"approx_reg\" for hierarchy \"SAR:mySAR\|approx_reg:myApprox_reg\"" {  } { { "SAR.vhd" "myApprox_reg" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/SAR.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559941994097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_1 latch_1:myLatch " "Elaborating entity \"latch_1\" for hierarchy \"latch_1:myLatch\"" {  } { { "AD_SAR.vhd" "myLatch" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/AD_SAR.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559941994099 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d_in latch_1.vhd(17) " "VHDL Process Statement warning at latch_1.vhd(17): signal \"d_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latch_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559941994100 "|latch_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q latch_1.vhd(12) " "VHDL Process Statement warning at latch_1.vhd(12): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "latch_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559941994100 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] latch_1.vhd(12) " "Inferred latch for \"q\[0\]\" at latch_1.vhd(12)" {  } { { "latch_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559941994100 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] latch_1.vhd(12) " "Inferred latch for \"q\[1\]\" at latch_1.vhd(12)" {  } { { "latch_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559941994102 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] latch_1.vhd(12) " "Inferred latch for \"q\[2\]\" at latch_1.vhd(12)" {  } { { "latch_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559941994102 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] latch_1.vhd(12) " "Inferred latch for \"q\[3\]\" at latch_1.vhd(12)" {  } { { "latch_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559941994102 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] latch_1.vhd(12) " "Inferred latch for \"q\[4\]\" at latch_1.vhd(12)" {  } { { "latch_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559941994102 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] latch_1.vhd(12) " "Inferred latch for \"q\[5\]\" at latch_1.vhd(12)" {  } { { "latch_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559941994102 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] latch_1.vhd(12) " "Inferred latch for \"q\[6\]\" at latch_1.vhd(12)" {  } { { "latch_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559941994102 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] latch_1.vhd(12) " "Inferred latch for \"q\[7\]\" at latch_1.vhd(12)" {  } { { "latch_1.vhd" "" { Text "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/latch_1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559941994102 "|latch_1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1559941994618 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559941995124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559941995124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559941995253 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559941995253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559941995253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559941995253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559941995308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 18:13:15 2019 " "Processing ended: Fri Jun 07 18:13:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559941995308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559941995308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559941995308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559941995308 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559773296477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559773296479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 19:21:36 2019 " "Processing started: Wed Jun  5 19:21:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559773296479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559773296479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiftreg -c shiftreg " "Command: quartus_map --read_settings_files=on --write_settings_files=off shiftreg -c shiftreg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559773296479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559773296719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "approx_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file approx_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 approx_reg-behavior " "Found design unit 1: approx_reg-behavior" {  } { { "approx_reg.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/approx_reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559773313051 ""} { "Info" "ISGN_ENTITY_NAME" "1 approx_reg " "Found entity 1: approx_reg" {  } { { "approx_reg.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/approx_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559773313051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559773313051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saadc_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file saadc_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saadc_fsm-rtl " "Found design unit 1: saadc_fsm-rtl" {  } { { "saadc_fsm.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/saadc_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559773313052 ""} { "Info" "ISGN_ENTITY_NAME" "1 saadc_fsm " "Found entity 1: saadc_fsm" {  } { { "saadc_fsm.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/saadc_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559773313052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559773313052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SAR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR-behavior " "Found design unit 1: SAR-behavior" {  } { { "SAR.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/SAR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559773313053 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR " "Found entity 1: SAR" {  } { { "SAR.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/SAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559773313053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559773313053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_1-behavior " "Found design unit 1: shiftreg_1-behavior" {  } { { "shiftreg_1.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/shiftreg_1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559773313053 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_1 " "Found entity 1: shiftreg_1" {  } { { "shiftreg_1.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/shiftreg_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559773313053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559773313053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch.vhd 0 0 " "Found 0 design units, including 0 entities, in source file latch.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559773313054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_1-behavior " "Found design unit 1: latch_1-behavior" {  } { { "latch_1.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/latch_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559773313055 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_1 " "Found entity 1: latch_1" {  } { { "latch_1.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/latch_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559773313055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559773313055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AD_SAR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AD_SAR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD_SAR-behavior " "Found design unit 1: AD_SAR-behavior" {  } { { "AD_SAR.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/AD_SAR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559773313055 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD_SAR " "Found entity 1: AD_SAR" {  } { { "AD_SAR.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/AD_SAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559773313055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559773313055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "saadc_fsm " "Elaborating entity \"saadc_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559773313143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1559773313912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559773314733 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559773314733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559773314796 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559773314796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559773314796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559773314796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "959 " "Peak virtual memory: 959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559773314803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 19:21:54 2019 " "Processing ended: Wed Jun  5 19:21:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559773314803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559773314803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559773314803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559773314803 ""}
>>>>>>> 8d436a92879aea4afb293f2f7146206db0661194
