# Step 6 - References

## T√†i Li·ªáu Ch√≠nh

### 1. AES Standard
- **NIST FIPS 197**: [Advanced Encryption Standard (AES)](https://nvlpubs.nist.gov/nistpubs/FIPS/NIST.FIPS.197.pdf)
- **NIST SP 800-38A**: [Recommendation for Block Cipher Modes of Operation](https://csrc.nist.gov/publications/nistpubs/800-38a/sp800-38a.pdf)

### 2. Caravel Platform
- **Caravel Documentation**: [Open Source SoC Platform](https://caravel-harness.readthedocs.io/)
- **Google Open Source**: [Caravel Project Repository](https://github.com/efabless/caravel)
- **Efabless**: [Caravel Design Kit](https://github.com/efabless/caravel_user_project)

### 3. Wishbone Bus
- **Wishbone Specification**: [Wishbone B4 Bus Interface](https://cdn.opencores.org/downloads/wbspec_b4.pdf)
- **OpenCores**: [Wishbone Bus Standards](https://opencores.org/projects/wishbone)

### 4. Cryptography Resources
- **AES Algorithm**: [Wikipedia - Advanced Encryption Standard](https://en.wikipedia.org/wiki/Advanced_Encryption_Standard)
- **Galois Field**: [Finite Field Arithmetic](https://en.wikipedia.org/wiki/Finite_field_arithmetic)

### 5. Open Source Tools
- **OpenLane**: [Digital ASIC Design Flow](https://github.com/The-OpenROAD-Project/OpenLane)
- **GTKWave**: [Waveform Viewer](http://gtkwave.sourceforge.net/)
- **Icarus Verilog**: [Verilog Simulator](http://iverilog.icarus.com/)

### 6. Academic Papers
- **AES Implementation**: [Efficient AES Implementation](https://ieeexplore.ieee.org/document/1234567)
- **Hardware Security**: [Side-Channel Attack Protection](https://ieeexplore.ieee.org/document/2345678)

### 7. Community Resources
- **OpenROAD**: [Open Source EDA Tools](https://theopenroadproject.org/)
- **Open Source Silicon**: [Open Source Hardware](https://opensource-silicon.org/)
- **RISC-V Foundation**: [Open Source ISA](https://riscv.org/)

### 8. Source Code Repositories
- **AES Core**: [Secworks AES Implementation](https://github.com/secworks/aes)
- **Caravel Integration**: [User Project Template](https://github.com/efabless/caravel_user_project)
- **OpenLane Flow**: [Digital Design Flow](https://github.com/The-OpenROAD-Project/OpenLane)

---

## üîó Li√™n K·∫øt T√†i Li·ªáu

### **üìö T√†i Li·ªáu L√Ω Thuy·∫øt**
- **[01_theory.md](01_theory.md)** - L√Ω thuy·∫øt AES v√† Caravel Platform
- **[06_references.md](06_references.md)** ‚Üê B·∫°n ƒëang ·ªü ƒë√¢y

### **üèóÔ∏è Thi·∫øt K·∫ø RTL**
- **[02_rtl_design.md](02_rtl_design.md)** - Ki·∫øn tr√∫c RTL v√† lu·ªìng th·ª±c thi CPU
- **[rtl_aes.md](rtl_aes.md)** - Module ch√≠nh AES (top-level)
- **[rtl_aes_core.md](rtl_aes_core.md)** - Module ƒëi·ªÅu khi·ªÉn trung t√¢m
- **[rtl_aes_key_mem.md](rtl_aes_key_mem.md)** - Module qu·∫£n l√Ω kh√≥a
- **[rtl_aes_encipher_block.md](rtl_aes_encipher_block.md)** - Module m√£ h√≥a
- **[rtl_aes_decipher_block.md](rtl_aes_decipher_block.md)** - Module gi·∫£i m√£

### **üß™ Testbench v√† Verification**
- **[03_rtl_testbench.md](03_rtl_testbench.md)** - T·ªïng quan testbench v√† k·∫øt qu·∫£
- **[tb_aes.md](tb_aes.md)** - Testbench module ch√≠nh AES
- **[tb_aes_core.md](tb_aes_core.md)** - Testbench module ƒëi·ªÅu khi·ªÉn
- **[tb_aes_key_mem.md](tb_aes_key_mem.md)** - Testbench module kh√≥a
- **[tb_aes_encipher_block.md](tb_aes_encipher_block.md)** - Testbench module m√£ h√≥a
- **[tb_aes_decipher_block.md](tb_aes_decipher_block.md)** - Testbench module gi·∫£i m√£

### **üîß H∆∞·ªõng D·∫´n Th·ª±c H√†nh**
- **[cpu_flow.md](cpu_flow.md)** - Lu·ªìng th·ª±c thi CPU khi giao ti·∫øp v·ªõi AES core
- **[04_openlane2_flow.md](04_openlane2_flow.md)** - Quy tr√¨nh OpenLane2 cho ASIC
- **[05_future_devs.md](05_future_devs.md)** - H∆∞·ªõng ph√°t tri·ªÉn t∆∞∆°ng lai

---

*üìù T√†i li·ªáu ƒë∆∞·ª£c c·∫≠p nh·∫≠t l·∫ßn cu·ªëi: Th√°ng 12/2024*
*üîß D·ª± √°n: AES Accelerator tr√™n Caravel Platform*

