INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/utils/defines2.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol regwrite1D, assumed default net type wire [C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/controller.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/do_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module do_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol memce, assumed default net type wire [C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/mycpu_top.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/CPU_mips/CO-lab-material-CQU-2021/test/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
