{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699303898831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699303898831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 15:51:38 2023 " "Processing started: Mon Nov 06 15:51:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699303898831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699303898831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL_stopwatch -c VHDL_stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL_stopwatch -c VHDL_stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699303898831 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699303899069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg-arch " "Found design unit 1: sevenSeg-arch" {  } { { "sevenSeg.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/sevenSeg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/sevenSeg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod10_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod10_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOD10_Count-arch " "Found design unit 1: MOD10_Count-arch" {  } { { "MOD10_Count.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/MOD10_Count.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOD10_Count " "Found entity 1: MOD10_Count" {  } { { "MOD10_Count.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/MOD10_Count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_div-a " "Found design unit 1: freq_div-a" {  } { { "freq_div.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/freq_div.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/freq_div.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_stopwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_stopwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_stopwatch-arch " "Found design unit 1: vhdl_stopwatch-arch" {  } { { "vhdl_stopwatch.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/vhdl_stopwatch.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_stopwatch " "Found entity 1: vhdl_stopwatch" {  } { { "vhdl_stopwatch.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/vhdl_stopwatch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_stopwatch_sch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vhdl_stopwatch_sch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vhdl_stopwatch_sch " "Found entity 1: vhdl_stopwatch_sch" {  } { { "vhdl_stopwatch_sch.bdf" "" { Schematic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/vhdl_stopwatch_sch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699303899369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vhdl_stopwatch_sch " "Elaborating entity \"vhdl_stopwatch_sch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699303899400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_stopwatch vhdl_stopwatch:inst " "Elaborating entity \"vhdl_stopwatch\" for hierarchy \"vhdl_stopwatch:inst\"" {  } { { "vhdl_stopwatch_sch.bdf" "inst" { Schematic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/vhdl_stopwatch_sch.bdf" { { 216 552 792 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699303899400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freq_div vhdl_stopwatch:inst\|freq_div:comp_freq_div A:a " "Elaborating entity \"freq_div\" using architecture \"A:a\" for hierarchy \"vhdl_stopwatch:inst\|freq_div:comp_freq_div\"" {  } { { "vhdl_stopwatch.vhd" "comp_freq_div" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/vhdl_stopwatch.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699303899415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MOD10_Count vhdl_stopwatch:inst\|MOD10_Count:comp_100ms_counter A:arch " "Elaborating entity \"MOD10_Count\" using architecture \"A:arch\" for hierarchy \"vhdl_stopwatch:inst\|MOD10_Count:comp_100ms_counter\"" {  } { { "vhdl_stopwatch.vhd" "comp_100ms_counter" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/vhdl_stopwatch.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699303899415 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_D MOD10_Count.vhd(39) " "VHDL Process Statement warning at MOD10_Count.vhd(39): signal \"i_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MOD10_Count.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/MOD10_Count.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699303899415 "|vhdl_stopwatch_sch|vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_D MOD10_Count.vhd(42) " "VHDL Process Statement warning at MOD10_Count.vhd(42): signal \"i_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MOD10_Count.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/MOD10_Count.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699303899415 "|vhdl_stopwatch_sch|vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_reg MOD10_Count.vhd(45) " "VHDL Process Statement warning at MOD10_Count.vhd(45): signal \"r_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MOD10_Count.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/MOD10_Count.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699303899415 "|vhdl_stopwatch_sch|vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_reg MOD10_Count.vhd(46) " "VHDL Process Statement warning at MOD10_Count.vhd(46): signal \"r_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MOD10_Count.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/MOD10_Count.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699303899415 "|vhdl_stopwatch_sch|vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_reg MOD10_Count.vhd(51) " "VHDL Process Statement warning at MOD10_Count.vhd(51): signal \"r_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MOD10_Count.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/MOD10_Count.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699303899415 "|vhdl_stopwatch_sch|vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sevenSeg vhdl_stopwatch:inst\|sevenSeg:comp_100ms_dsp A:arch " "Elaborating entity \"sevenSeg\" using architecture \"A:arch\" for hierarchy \"vhdl_stopwatch:inst\|sevenSeg:comp_100ms_dsp\"" {  } { { "vhdl_stopwatch.vhd" "comp_100ms_dsp" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/vhdl_stopwatch.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699303899415 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_display2_7 GND " "Pin \"o_display2_7\" is stuck at GND" {  } { { "vhdl_stopwatch_sch.bdf" "" { Schematic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/vhdl_stopwatch_sch.bdf" { { 344 1136 1312 360 "o_display2_7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699303899651 "|vhdl_stopwatch_sch|o_display2_7"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_display1_7 VCC " "Pin \"o_display1_7\" is stuck at VCC" {  } { { "vhdl_stopwatch_sch.bdf" "" { Schematic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/vhdl_stopwatch_sch.bdf" { { 496 1136 1312 512 "o_display1_7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699303899651 "|vhdl_stopwatch_sch|o_display1_7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699303899651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699303899745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699303899745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699303899776 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699303899776 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699303899776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699303899776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699303899791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 15:51:39 2023 " "Processing ended: Mon Nov 06 15:51:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699303899791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699303899791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699303899791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699303899791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699303900639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699303900639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 15:51:40 2023 " "Processing started: Mon Nov 06 15:51:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699303900639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699303900639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VHDL_stopwatch -c VHDL_stopwatch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VHDL_stopwatch -c VHDL_stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699303900639 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699303900686 ""}
{ "Info" "0" "" "Project  = VHDL_stopwatch" {  } {  } 0 0 "Project  = VHDL_stopwatch" 0 0 "Fitter" 0 0 1699303900686 ""}
{ "Info" "0" "" "Revision = VHDL_stopwatch" {  } {  } 0 0 "Revision = VHDL_stopwatch" 0 0 "Fitter" 0 0 1699303900686 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1699303900733 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VHDL_stopwatch EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"VHDL_stopwatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699303900748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699303900764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699303900764 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699303900811 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699303900811 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699303901469 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699303901469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699303901469 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699303901469 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VHDL_stopwatch.sdc " "Synopsys Design Constraints File file not found: 'VHDL_stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699303901645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699303901645 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699303901645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50MHz (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node CLK_50MHz (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699303901645 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_50MHz } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHz" } } } } { "vhdl_stopwatch_sch.bdf" "" { Schematic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/vhdl_stopwatch_sch.bdf" { { 272 256 424 288 "CLK_50MHz" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699303901645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz  " "Automatically promoted node vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699303901645 ""}  } { { "freq_div.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/freq_div.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699303901645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg  " "Automatically promoted node vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699303901645 ""}  } { { "freq_div.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/freq_div.vhd" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699303901645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg  " "Automatically promoted node vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699303901645 ""}  } { { "freq_div.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/freq_div.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699303901645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg  " "Automatically promoted node vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699303901645 ""}  } { { "freq_div.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/freq_div.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699303901645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg  " "Automatically promoted node vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699303901645 ""}  } { { "freq_div.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/freq_div.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699303901645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg  " "Automatically promoted node vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699303901645 ""}  } { { "freq_div.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/freq_div.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699303901645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699303901692 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699303901692 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699303901692 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699303901692 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699303901707 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699303901708 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699303901708 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699303901708 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699303901708 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1699303901708 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699303901708 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699303901708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699303903507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699303903597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699303903597 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699303904313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699303904313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699303904344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X36_Y0 X47_Y12 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y0 to location X47_Y12" {  } { { "loc" "" { Generic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y0 to location X47_Y12"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y0 to location X47_Y12"} 36 0 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1699303905409 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699303905409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699303905866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1699303905866 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699303905866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1699303905882 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699303905882 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_CO 0 " "Pin \"o_CO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2_0 0 " "Pin \"o_display2_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2_1 0 " "Pin \"o_display2_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2_2 0 " "Pin \"o_display2_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2_3 0 " "Pin \"o_display2_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2_4 0 " "Pin \"o_display2_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2_5 0 " "Pin \"o_display2_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2_6 0 " "Pin \"o_display2_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display2_7 0 " "Pin \"o_display2_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1_0 0 " "Pin \"o_display1_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1_1 0 " "Pin \"o_display1_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1_2 0 " "Pin \"o_display1_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1_3 0 " "Pin \"o_display1_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1_4 0 " "Pin \"o_display1_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1_5 0 " "Pin \"o_display1_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1_6 0 " "Pin \"o_display1_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_display1_7 0 " "Pin \"o_display1_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1699303905882 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1699303905882 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699303905976 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699303905991 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699303906085 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699303906429 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/output_files/VHDL_stopwatch.fit.smsg " "Generated suppressed messages file C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/lab10/VHDL_stopwatch/output_files/VHDL_stopwatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699303906588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699303906697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 15:51:46 2023 " "Processing ended: Mon Nov 06 15:51:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699303906697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699303906697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699303906697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699303906697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699303907437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699303907437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 15:51:47 2023 " "Processing started: Mon Nov 06 15:51:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699303907437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699303907437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VHDL_stopwatch -c VHDL_stopwatch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VHDL_stopwatch -c VHDL_stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699303907437 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699303909020 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699303909098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699303909663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 15:51:49 2023 " "Processing ended: Mon Nov 06 15:51:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699303909663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699303909663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699303909663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699303909663 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699303910221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699303910518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 15:51:50 2023 " "Processing started: Mon Nov 06 15:51:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699303910518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699303910518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VHDL_stopwatch -c VHDL_stopwatch " "Command: quartus_sta VHDL_stopwatch -c VHDL_stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699303910518 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1699303910582 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699303910676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1699303910692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1699303910692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VHDL_stopwatch.sdc " "Synopsys Design Constraints File file not found: 'VHDL_stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1699303910755 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1699303910755 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50MHz CLK_50MHz " "create_clock -period 1.000 -name CLK_50MHz CLK_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz " "create_clock -period 1.000 -name vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Start_Stop Start_Stop " "create_clock -period 1.000 -name Start_Stop Start_Stop" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg " "create_clock -period 1.000 -name vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg " "create_clock -period 1.000 -name vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg " "create_clock -period 1.000 -name vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg " "create_clock -period 1.000 -name vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg " "create_clock -period 1.000 -name vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910755 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910755 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1699303910770 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1699303910770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1699303910770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.587 " "Worst-case setup slack is -3.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.587       -24.280 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz  " "   -3.587       -24.280 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.084        -8.220 CLK_50MHz  " "   -1.084        -8.220 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199        -0.246 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg  " "   -0.199        -0.246 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069        -0.148 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg  " "   -0.069        -0.148 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069        -0.145 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg  " "   -0.069        -0.145 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069        -0.105 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg  " "   -0.069        -0.105 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058        -0.110 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg  " "   -0.058        -0.110 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 Start_Stop  " "    0.379         0.000 Start_Stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699303910770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.071 " "Worst-case hold slack is 0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071         0.000 CLK_50MHz  " "    0.071         0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Start_Stop  " "    0.391         0.000 Start_Stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg  " "    0.391         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg  " "    0.391         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz  " "    0.391         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg  " "    0.391         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg  " "    0.391         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg  " "    0.391         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699303910786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699303910786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -16.380 CLK_50MHz  " "   -1.380       -16.380 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 Start_Stop  " "   -1.222        -2.222 Start_Stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz  " "   -0.500        -8.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg  " "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg  " "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg  " "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg  " "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg  " "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699303910786 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1699303910977 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1699303910977 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1699303910977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.145 " "Worst-case setup slack is -1.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.145        -7.224 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz  " "   -1.145        -7.224 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014        -0.098 CLK_50MHz  " "   -0.014        -0.098 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg  " "    0.444         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg  " "    0.505         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg  " "    0.508         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg  " "    0.508         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg  " "    0.512         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 Start_Stop  " "    0.665         0.000 Start_Stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699303910977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.013 " "Worst-case hold slack is -0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013        -0.013 CLK_50MHz  " "   -0.013        -0.013 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Start_Stop  " "    0.215         0.000 Start_Stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg  " "    0.215         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg  " "    0.215         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz  " "    0.215         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg  " "    0.215         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg  " "    0.215         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg  " "    0.215         0.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699303910992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699303910992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -16.380 CLK_50MHz  " "   -1.380       -16.380 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 Start_Stop  " "   -1.222        -2.222 Start_Stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz  " "   -0.500        -8.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg  " "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg  " "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg  " "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg  " "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg  " "   -0.500        -4.000 vhdl_stopwatch:inst\|freq_div:comp_freq_div\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699303910992 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1699303911211 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1699303911227 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1699303911227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699303911273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 15:51:51 2023 " "Processing ended: Mon Nov 06 15:51:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699303911273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699303911273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699303911273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699303911273 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699303911885 ""}
