

================================================================
== Vivado HLS Report for 'imDiff'
================================================================
* Date:           Wed Dec 16 08:39:50 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------------+-----+--------------+---------+
    |       Latency      |      Interval      | Pipeline|
    | min |      max     | min |      max     |   Type  |
    +-----+--------------+-----+--------------+---------+
    |    1|  200402002001|    1|  200402002001|   none  |
    +-----+--------------+-----+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |            |       Latency      |   Iteration   |  Initiation Interval  |   Trip   |          |
        |  Loop Name | min |      max     |    Latency    |  achieved |   target  |   Count  | Pipelined|
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |- L66       |    0|  200402002000| 2 ~ 200402002 |          -|          -| 0 ~ 1000 |    no    |
        | + L77      |    0|     200402000|   2 ~ 200402  |          -|          -| 0 ~ 1000 |    no    |
        |  ++ L88    |    0|        200400|    2 ~ 1002   |          -|          -|  0 ~ 200 |    no    |
        |   +++ L99  |    0|          1000|              5|          -|          -|  0 ~ 200 |    no    |
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_30)
3 --> 
	4  / (tmp_32)
	2  / (!tmp_32)
4 --> 
	5  / (tmp_34)
	3  / (!tmp_34)
5 --> 
	6  / (tmp_40)
	4  / (!tmp_40)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
* FSM state operations: 

 <State 1>: 2.44ns
ST_1: minSAD (7)  [1/1] 0.00ns
:0  %minSAD = alloca i32

ST_1: output_struct_y_writ (8)  [1/1] 0.00ns
:1  %output_struct_y_writ = alloca i32

ST_1: output_struct_x_writ (9)  [1/1] 0.00ns
:2  %output_struct_x_writ = alloca i32

ST_1: tplWidth_read (10)  [1/1] 0.00ns
:3  %tplWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplWidth)

ST_1: tplHeight_read (11)  [1/1] 0.00ns
:4  %tplHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplHeight)

ST_1: imWidth_read (12)  [1/1] 0.00ns
:5  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth)

ST_1: imHeight_read (13)  [1/1] 0.00ns
:6  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight)

ST_1: tmp (14)  [1/1] 2.44ns  loc: imProcessing.cpp:104
:7  %tmp = sub nsw i32 %imHeight_read, %tplHeight_read

ST_1: tmp_s (15)  [1/1] 2.44ns  loc: imProcessing.cpp:106
:8  %tmp_s = sub nsw i32 %imWidth_read, %tplWidth_read

ST_1: StgValue_19 (16)  [1/1] 1.57ns
:9  store i32 0, i32* %minSAD

ST_1: StgValue_20 (17)  [1/1] 1.57ns  loc: imProcessing.cpp:104
:10  br label %1


 <State 2>: 2.52ns
ST_2: output_struct_y (19)  [1/1] 0.00ns
:0  %output_struct_y = phi i31 [ 0, %0 ], [ %row_img, %10 ]

ST_2: output_struct_y_cast (20)  [1/1] 0.00ns  loc: imProcessing.cpp:104
:1  %output_struct_y_cast = zext i31 %output_struct_y to i32

ST_2: tmp_30 (21)  [1/1] 2.52ns  loc: imProcessing.cpp:104
:2  %tmp_30 = icmp slt i32 %output_struct_y_cast, %tmp

ST_2: row_img (22)  [1/1] 2.44ns  loc: imProcessing.cpp:104
:3  %row_img = add i31 %output_struct_y, 1

ST_2: StgValue_25 (23)  [1/1] 0.00ns  loc: imProcessing.cpp:104
:4  br i1 %tmp_30, label %2, label %11

ST_2: StgValue_26 (25)  [1/1] 0.00ns  loc: imProcessing.cpp:104
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str728) nounwind

ST_2: tmp_31 (26)  [1/1] 0.00ns  loc: imProcessing.cpp:104
:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str728)

ST_2: StgValue_28 (27)  [1/1] 0.00ns  loc: imProcessing.cpp:105
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str122) nounwind

ST_2: StgValue_29 (28)  [1/1] 1.57ns  loc: imProcessing.cpp:106
:3  br label %3

ST_2: output_struct_y_writ_2 (116)  [1/1] 0.00ns
:0  %output_struct_y_writ_2 = load i32* %output_struct_y_writ

ST_2: output_struct_x_writ_2 (117)  [1/1] 0.00ns
:1  %output_struct_x_writ_2 = load i32* %output_struct_x_writ

ST_2: newret (118)  [1/1] 0.00ns
:2  %newret = insertvalue { i32, i32 } undef, i32 %output_struct_x_writ_2, 0

ST_2: newret2 (119)  [1/1] 0.00ns
:3  %newret2 = insertvalue { i32, i32 } %newret, i32 %output_struct_y_writ_2, 1

ST_2: StgValue_34 (120)  [1/1] 0.00ns
:4  ret { i32, i32 } %newret2


 <State 3>: 2.52ns
ST_3: output_struct_x (30)  [1/1] 0.00ns
:0  %output_struct_x = phi i31 [ 0, %2 ], [ %col_img, %._crit_edge ]

ST_3: output_struct_x_cast (31)  [1/1] 0.00ns  loc: imProcessing.cpp:106
:1  %output_struct_x_cast = zext i31 %output_struct_x to i32

ST_3: tmp_32 (32)  [1/1] 2.52ns  loc: imProcessing.cpp:106
:2  %tmp_32 = icmp slt i32 %output_struct_x_cast, %tmp_s

ST_3: col_img (33)  [1/1] 2.44ns  loc: imProcessing.cpp:106
:3  %col_img = add i31 %output_struct_x, 1

ST_3: StgValue_39 (34)  [1/1] 0.00ns  loc: imProcessing.cpp:106
:4  br i1 %tmp_32, label %4, label %10

ST_3: StgValue_40 (36)  [1/1] 0.00ns  loc: imProcessing.cpp:106
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str829) nounwind

ST_3: tmp_33 (37)  [1/1] 0.00ns  loc: imProcessing.cpp:106
:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str829)

ST_3: StgValue_42 (38)  [1/1] 0.00ns  loc: imProcessing.cpp:107
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str122) nounwind

ST_3: StgValue_43 (39)  [1/1] 1.57ns  loc: imProcessing.cpp:110
:3  br label %5

ST_3: empty_20 (113)  [1/1] 0.00ns  loc: imProcessing.cpp:129
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str728, i32 %tmp_31)

ST_3: StgValue_45 (114)  [1/1] 0.00ns  loc: imProcessing.cpp:104
:1  br label %1


 <State 4>: 8.58ns
ST_4: row_tpl (41)  [1/1] 0.00ns
:0  %row_tpl = phi i31 [ 0, %4 ], [ %row_tpl_1, %9 ]

ST_4: minSAD_1 (42)  [1/1] 0.00ns  loc: imProcessing.cpp:119
:1  %minSAD_1 = phi i32 [ 0, %4 ], [ %SAD_1, %9 ]

ST_4: phi_mul (43)  [1/1] 0.00ns
:2  %phi_mul = phi i42 [ 0, %4 ], [ %next_mul, %9 ]

ST_4: tmp_45 (44)  [1/1] 0.00ns
:3  %tmp_45 = trunc i42 %phi_mul to i22

ST_4: next_mul (45)  [1/1] 2.80ns
:4  %next_mul = add i42 1200, %phi_mul

ST_4: row_tpl_cast (46)  [1/1] 0.00ns  loc: imProcessing.cpp:123
:5  %row_tpl_cast = zext i31 %row_tpl to i32

ST_4: tmp_34 (47)  [1/1] 2.52ns  loc: imProcessing.cpp:110
:6  %tmp_34 = icmp slt i32 %row_tpl_cast, %tplHeight_read

ST_4: row_tpl_1 (48)  [1/1] 2.44ns  loc: imProcessing.cpp:110
:7  %row_tpl_1 = add i31 1, %row_tpl

ST_4: StgValue_54 (49)  [1/1] 0.00ns  loc: imProcessing.cpp:110
:8  br i1 %tmp_34, label %6, label %._crit_edge

ST_4: StgValue_55 (51)  [1/1] 0.00ns  loc: imProcessing.cpp:110
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str930) nounwind

ST_4: tmp_35 (52)  [1/1] 0.00ns  loc: imProcessing.cpp:110
:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str930)

ST_4: StgValue_57 (53)  [1/1] 0.00ns  loc: imProcessing.cpp:111
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str122) nounwind

ST_4: tmp_46 (54)  [1/1] 0.00ns  loc: imProcessing.cpp:115
:3  %tmp_46 = trunc i31 %output_struct_y to i22

ST_4: tmp_48 (55)  [1/1] 0.00ns  loc: imProcessing.cpp:115
:4  %tmp_48 = trunc i31 %row_tpl to i22

ST_4: tmp_51 (56)  [1/1] 2.20ns  loc: imProcessing.cpp:115
:5  %tmp_51 = add i22 %tmp_48, %tmp_46

ST_4: tmp_36 (57)  [1/1] 6.38ns  loc: imProcessing.cpp:115
:6  %tmp_36 = mul i22 1200, %tmp_51

ST_4: StgValue_62 (58)  [1/1] 1.57ns  loc: imProcessing.cpp:113
:7  br label %7

ST_4: minSAD_load (98)  [1/1] 0.00ns  loc: imProcessing.cpp:122
._crit_edge:0  %minSAD_load = load i32* %minSAD

ST_4: output_struct_y_writ_1 (99)  [1/1] 0.00ns  loc: imProcessing.cpp:122
._crit_edge:1  %output_struct_y_writ_1 = load i32* %output_struct_y_writ

ST_4: output_struct_x_writ_1 (100)  [1/1] 0.00ns  loc: imProcessing.cpp:122
._crit_edge:2  %output_struct_x_writ_1 = load i32* %output_struct_x_writ

ST_4: tmp_37 (101)  [1/1] 2.52ns  loc: imProcessing.cpp:122
._crit_edge:3  %tmp_37 = icmp sgt i32 %minSAD_load, %minSAD_1

ST_4: tmp_39 (102)  [1/1] 2.52ns  loc: imProcessing.cpp:122
._crit_edge:4  %tmp_39 = icmp eq i32 %minSAD_load, 0

ST_4: or_cond (103)  [1/1] 1.37ns  loc: imProcessing.cpp:122
._crit_edge:5  %or_cond = or i1 %tmp_37, %tmp_39

ST_4: output_struct_x_0_ou (104)  [1/1] 1.37ns  loc: imProcessing.cpp:122
._crit_edge:6  %output_struct_x_0_ou = select i1 %or_cond, i32 %output_struct_x_cast, i32 %output_struct_x_writ_1

ST_4: output_struct_y_0_ou (105)  [1/1] 1.37ns  loc: imProcessing.cpp:122
._crit_edge:7  %output_struct_y_0_ou = select i1 %or_cond, i32 %output_struct_y_cast, i32 %output_struct_y_writ_1

ST_4: output_struct_SAD_0_s (106)  [1/1] 1.37ns  loc: imProcessing.cpp:122
._crit_edge:8  %output_struct_SAD_0_s = select i1 %or_cond, i32 %minSAD_1, i32 %minSAD_load

ST_4: empty_19 (107)  [1/1] 0.00ns  loc: imProcessing.cpp:128
._crit_edge:9  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str829, i32 %tmp_33)

ST_4: StgValue_73 (108)  [1/1] 0.00ns  loc: imProcessing.cpp:122
._crit_edge:10  store i32 %output_struct_x_0_ou, i32* %output_struct_x_writ

ST_4: StgValue_74 (109)  [1/1] 0.00ns  loc: imProcessing.cpp:122
._crit_edge:11  store i32 %output_struct_y_0_ou, i32* %output_struct_y_writ

ST_4: StgValue_75 (110)  [1/1] 1.57ns  loc: imProcessing.cpp:122
._crit_edge:12  store i32 %output_struct_SAD_0_s, i32* %minSAD

ST_4: StgValue_76 (111)  [1/1] 0.00ns  loc: imProcessing.cpp:106
._crit_edge:13  br label %3


 <State 5>: 6.31ns
ST_5: col_tpl (60)  [1/1] 0.00ns
:0  %col_tpl = phi i31 [ 0, %6 ], [ %col_tpl_1, %8 ]

ST_5: SAD_1 (61)  [1/1] 0.00ns
:1  %SAD_1 = phi i32 [ %minSAD_1, %6 ], [ %SAD, %8 ]

ST_5: col_tpl_cast (62)  [1/1] 0.00ns  loc: imProcessing.cpp:113
:2  %col_tpl_cast = zext i31 %col_tpl to i32

ST_5: tmp_40 (63)  [1/1] 2.52ns  loc: imProcessing.cpp:113
:3  %tmp_40 = icmp slt i32 %col_tpl_cast, %tplWidth_read

ST_5: col_tpl_1 (64)  [1/1] 2.44ns  loc: imProcessing.cpp:113
:4  %col_tpl_1 = add i31 %col_tpl, 1

ST_5: StgValue_82 (65)  [1/1] 0.00ns  loc: imProcessing.cpp:113
:5  br i1 %tmp_40, label %8, label %9

ST_5: tmp_52 (70)  [1/1] 0.00ns  loc: imProcessing.cpp:115
:3  %tmp_52 = trunc i31 %col_tpl to i22

ST_5: tmp_53 (71)  [1/1] 0.00ns  loc: imProcessing.cpp:115
:4  %tmp_53 = trunc i31 %output_struct_x to i22

ST_5: tmp_54 (72)  [1/1] 1.85ns  loc: imProcessing.cpp:115
:5  %tmp_54 = add i22 %tmp_53, %tmp_52

ST_5: tmp_41 (73)  [1/1] 1.85ns  loc: imProcessing.cpp:115
:6  %tmp_41 = add i22 %tmp_54, %tmp_36

ST_5: tmp_47_cast (74)  [1/1] 0.00ns  loc: imProcessing.cpp:115
:7  %tmp_47_cast = sext i22 %tmp_41 to i64

ST_5: imINPUT_addr (75)  [1/1] 0.00ns  loc: imProcessing.cpp:115
:8  %imINPUT_addr = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_47_cast

ST_5: imINPUT_load (76)  [4/4] 2.61ns  loc: imProcessing.cpp:115
:9  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_5: tmp_56 (79)  [1/1] 0.00ns  loc: imProcessing.cpp:117
:12  %tmp_56 = trunc i31 %col_tpl to i22

ST_5: tmp_42 (80)  [1/1] 2.20ns  loc: imProcessing.cpp:117
:13  %tmp_42 = add i22 %tmp_56, %tmp_45

ST_5: tmp_50_cast (81)  [1/1] 0.00ns  loc: imProcessing.cpp:117
:14  %tmp_50_cast = zext i22 %tmp_42 to i64

ST_5: tplINPUT_addr (82)  [1/1] 0.00ns  loc: imProcessing.cpp:117
:15  %tplINPUT_addr = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_50_cast

ST_5: tplINPUT_load (83)  [4/4] 2.61ns  loc: imProcessing.cpp:117
:16  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

ST_5: empty_18 (95)  [1/1] 0.00ns  loc: imProcessing.cpp:121
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str930, i32 %tmp_35)

ST_5: StgValue_96 (96)  [1/1] 0.00ns  loc: imProcessing.cpp:110
:1  br label %5


 <State 6>: 2.61ns
ST_6: imINPUT_load (76)  [3/4] 2.61ns  loc: imProcessing.cpp:115
:9  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_6: tplINPUT_load (83)  [3/4] 2.61ns  loc: imProcessing.cpp:117
:16  %tplINPUT_load = load i32* %tplINPUT_addr, align 4


 <State 7>: 2.61ns
ST_7: imINPUT_load (76)  [2/4] 2.61ns  loc: imProcessing.cpp:115
:9  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_7: tplINPUT_load (83)  [2/4] 2.61ns  loc: imProcessing.cpp:117
:16  %tplINPUT_load = load i32* %tplINPUT_addr, align 4


 <State 8>: 4.33ns
ST_8: imINPUT_load (76)  [1/4] 2.61ns  loc: imProcessing.cpp:115
:9  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_8: search_img (77)  [1/1] 0.00ns  loc: imProcessing.cpp:115
:10  %search_img = trunc i32 %imINPUT_load to i8

ST_8: search_img_cast (78)  [1/1] 0.00ns  loc: imProcessing.cpp:115
:11  %search_img_cast = zext i8 %search_img to i9

ST_8: tplINPUT_load (83)  [1/4] 2.61ns  loc: imProcessing.cpp:117
:16  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

ST_8: template_img (84)  [1/1] 0.00ns  loc: imProcessing.cpp:117
:17  %template_img = trunc i32 %tplINPUT_load to i8

ST_8: template_img_cast (85)  [1/1] 0.00ns  loc: imProcessing.cpp:117
:18  %template_img_cast = zext i8 %template_img to i9

ST_8: tmp_43 (86)  [1/1] 1.72ns  loc: imProcessing.cpp:119
:19  %tmp_43 = sub i9 %search_img_cast, %template_img_cast


 <State 9>: 4.47ns
ST_9: StgValue_108 (67)  [1/1] 0.00ns  loc: imProcessing.cpp:113
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1031) nounwind

ST_9: tmp_38 (68)  [1/1] 0.00ns  loc: imProcessing.cpp:113
:1  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1031)

ST_9: StgValue_110 (69)  [1/1] 0.00ns  loc: imProcessing.cpp:114
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str122) nounwind

ST_9: neg (87)  [1/1] 1.84ns  loc: imProcessing.cpp:119
:20  %neg = sub i9 0, %tmp_43

ST_9: abscond (88)  [1/1] 2.03ns  loc: imProcessing.cpp:119
:21  %abscond = icmp sgt i9 %tmp_43, 0

ST_9: abs (89)  [1/1] 0.00ns  loc: imProcessing.cpp:119 (grouped into LUT with out node SAD)
:22  %abs = select i1 %abscond, i9 %tmp_43, i9 %neg

ST_9: abs_cast (90)  [1/1] 0.00ns  loc: imProcessing.cpp:119 (grouped into LUT with out node SAD)
:23  %abs_cast = sext i9 %abs to i32

ST_9: SAD (91)  [1/1] 2.44ns  loc: imProcessing.cpp:119 (out node of the LUT)
:24  %SAD = add nsw i32 %abs_cast, %SAD_1

ST_9: empty (92)  [1/1] 0.00ns  loc: imProcessing.cpp:120
:25  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1031, i32 %tmp_38)

ST_9: StgValue_117 (93)  [1/1] 0.00ns  loc: imProcessing.cpp:113
:26  br label %7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tplHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
minSAD                 (alloca           ) [ 0111111111]
output_struct_y_writ   (alloca           ) [ 0011111111]
output_struct_x_writ   (alloca           ) [ 0011111111]
tplWidth_read          (read             ) [ 0011111111]
tplHeight_read         (read             ) [ 0011111111]
imWidth_read           (read             ) [ 0000000000]
imHeight_read          (read             ) [ 0000000000]
tmp                    (sub              ) [ 0011111111]
tmp_s                  (sub              ) [ 0011111111]
StgValue_19            (store            ) [ 0000000000]
StgValue_20            (br               ) [ 0111111111]
output_struct_y        (phi              ) [ 0010111111]
output_struct_y_cast   (zext             ) [ 0001111111]
tmp_30                 (icmp             ) [ 0011111111]
row_img                (add              ) [ 0111111111]
StgValue_25            (br               ) [ 0000000000]
StgValue_26            (specloopname     ) [ 0000000000]
tmp_31                 (specregionbegin  ) [ 0001111111]
StgValue_28            (speclooptripcount) [ 0000000000]
StgValue_29            (br               ) [ 0011111111]
output_struct_y_writ_2 (load             ) [ 0000000000]
output_struct_x_writ_2 (load             ) [ 0000000000]
newret                 (insertvalue      ) [ 0000000000]
newret2                (insertvalue      ) [ 0000000000]
StgValue_34            (ret              ) [ 0000000000]
output_struct_x        (phi              ) [ 0001011111]
output_struct_x_cast   (zext             ) [ 0000111111]
tmp_32                 (icmp             ) [ 0011111111]
col_img                (add              ) [ 0011111111]
StgValue_39            (br               ) [ 0000000000]
StgValue_40            (specloopname     ) [ 0000000000]
tmp_33                 (specregionbegin  ) [ 0000111111]
StgValue_42            (speclooptripcount) [ 0000000000]
StgValue_43            (br               ) [ 0011111111]
empty_20               (specregionend    ) [ 0000000000]
StgValue_45            (br               ) [ 0111111111]
row_tpl                (phi              ) [ 0000100000]
minSAD_1               (phi              ) [ 0000111111]
phi_mul                (phi              ) [ 0000100000]
tmp_45                 (trunc            ) [ 0000011111]
next_mul               (add              ) [ 0011111111]
row_tpl_cast           (zext             ) [ 0000000000]
tmp_34                 (icmp             ) [ 0011111111]
row_tpl_1              (add              ) [ 0011111111]
StgValue_54            (br               ) [ 0000000000]
StgValue_55            (specloopname     ) [ 0000000000]
tmp_35                 (specregionbegin  ) [ 0000011111]
StgValue_57            (speclooptripcount) [ 0000000000]
tmp_46                 (trunc            ) [ 0000000000]
tmp_48                 (trunc            ) [ 0000000000]
tmp_51                 (add              ) [ 0000000000]
tmp_36                 (mul              ) [ 0000011111]
StgValue_62            (br               ) [ 0011111111]
minSAD_load            (load             ) [ 0000000000]
output_struct_y_writ_1 (load             ) [ 0000000000]
output_struct_x_writ_1 (load             ) [ 0000000000]
tmp_37                 (icmp             ) [ 0000000000]
tmp_39                 (icmp             ) [ 0000000000]
or_cond                (or               ) [ 0000000000]
output_struct_x_0_ou   (select           ) [ 0000000000]
output_struct_y_0_ou   (select           ) [ 0000000000]
output_struct_SAD_0_s  (select           ) [ 0000000000]
empty_19               (specregionend    ) [ 0000000000]
StgValue_73            (store            ) [ 0000000000]
StgValue_74            (store            ) [ 0000000000]
StgValue_75            (store            ) [ 0000000000]
StgValue_76            (br               ) [ 0011111111]
col_tpl                (phi              ) [ 0000010000]
SAD_1                  (phi              ) [ 0011111111]
col_tpl_cast           (zext             ) [ 0000000000]
tmp_40                 (icmp             ) [ 0011111111]
col_tpl_1              (add              ) [ 0011111111]
StgValue_82            (br               ) [ 0000000000]
tmp_52                 (trunc            ) [ 0000000000]
tmp_53                 (trunc            ) [ 0000000000]
tmp_54                 (add              ) [ 0000000000]
tmp_41                 (add              ) [ 0000000000]
tmp_47_cast            (sext             ) [ 0000000000]
imINPUT_addr           (getelementptr    ) [ 0000001110]
tmp_56                 (trunc            ) [ 0000000000]
tmp_42                 (add              ) [ 0000000000]
tmp_50_cast            (zext             ) [ 0000000000]
tplINPUT_addr          (getelementptr    ) [ 0000001110]
empty_18               (specregionend    ) [ 0000000000]
StgValue_96            (br               ) [ 0011111111]
imINPUT_load           (load             ) [ 0000000000]
search_img             (trunc            ) [ 0000000000]
search_img_cast        (zext             ) [ 0000000000]
tplINPUT_load          (load             ) [ 0000000000]
template_img           (trunc            ) [ 0000000000]
template_img_cast      (zext             ) [ 0000000000]
tmp_43                 (sub              ) [ 0000000001]
StgValue_108           (specloopname     ) [ 0000000000]
tmp_38                 (specregionbegin  ) [ 0000000000]
StgValue_110           (speclooptripcount) [ 0000000000]
neg                    (sub              ) [ 0000000000]
abscond                (icmp             ) [ 0000000000]
abs                    (select           ) [ 0000000000]
abs_cast               (sext             ) [ 0000000000]
SAD                    (add              ) [ 0011111111]
empty                  (specregionend    ) [ 0000000000]
StgValue_117           (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imINPUT">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imHeight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imHeight"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tplINPUT">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tplHeight">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplHeight"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tplWidth">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplWidth"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str728"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str829"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str930"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1031"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="minSAD_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="minSAD/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="output_struct_y_writ_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_struct_y_writ/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="output_struct_x_writ_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_struct_x_writ/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tplWidth_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplWidth_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tplHeight_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplHeight_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="imWidth_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imWidth_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="imHeight_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imHeight_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="imINPUT_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="22" slack="0"/>
<pin id="100" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imINPUT_addr/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="21" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imINPUT_load/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tplINPUT_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="22" slack="0"/>
<pin id="112" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tplINPUT_addr/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="21" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tplINPUT_load/5 "/>
</bind>
</comp>

<comp id="120" class="1005" name="output_struct_y_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="1"/>
<pin id="122" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="output_struct_y (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="output_struct_y_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="31" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_struct_y/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="output_struct_x_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="1"/>
<pin id="134" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="output_struct_x (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="output_struct_x_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="31" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_struct_x/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="row_tpl_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="1"/>
<pin id="146" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row_tpl (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="row_tpl_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="31" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_tpl/4 "/>
</bind>
</comp>

<comp id="155" class="1005" name="minSAD_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="minSAD_1 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="minSAD_1_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="32" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="minSAD_1/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="phi_mul_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="42" slack="1"/>
<pin id="169" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="phi_mul_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="42" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="col_tpl_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="31" slack="1"/>
<pin id="180" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_tpl (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="col_tpl_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="31" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_tpl/5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="SAD_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SAD_1 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="SAD_1_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="SAD_1/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_struct_y_writ_2/2 output_struct_y_writ_1/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_struct_x_writ_2/2 output_struct_x_writ_1/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="StgValue_19_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="output_struct_y_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_struct_y_cast/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_30_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="row_img_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_img/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="newret_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="newret2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="output_struct_x_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_struct_x_cast/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_32_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="col_img_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="31" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_img/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_45_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="42" slack="0"/>
<pin id="268" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="next_mul_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="0" index="1" bw="42" slack="0"/>
<pin id="273" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="row_tpl_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="31" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_tpl_cast/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_34_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="31" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="3"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="row_tpl_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="31" slack="0"/>
<pin id="288" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_tpl_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_46_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="31" slack="2"/>
<pin id="293" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_48_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="0"/>
<pin id="297" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_51_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="22" slack="0"/>
<pin id="301" dir="0" index="1" bw="22" slack="0"/>
<pin id="302" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_36_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="0" index="1" bw="22" slack="0"/>
<pin id="308" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="minSAD_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="3"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="minSAD_load/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_37_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_39_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_cond_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="output_struct_x_0_ou_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="31" slack="1"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_struct_x_0_ou/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="output_struct_y_0_ou_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="31" slack="2"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_struct_y_0_ou/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="output_struct_SAD_0_s_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_struct_SAD_0_s/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="StgValue_73_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="3"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="StgValue_74_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="3"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="StgValue_75_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="3"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="col_tpl_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_tpl_cast/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_40_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="4"/>
<pin id="376" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="col_tpl_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="31" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_tpl_1/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_52_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="0"/>
<pin id="386" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_53_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="31" slack="2"/>
<pin id="390" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_54_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="22" slack="0"/>
<pin id="394" dir="0" index="1" bw="22" slack="0"/>
<pin id="395" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_41_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="22" slack="0"/>
<pin id="400" dir="0" index="1" bw="22" slack="1"/>
<pin id="401" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_47_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="22" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_47_cast/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_56_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="31" slack="0"/>
<pin id="410" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_56/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_42_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="22" slack="0"/>
<pin id="414" dir="0" index="1" bw="22" slack="1"/>
<pin id="415" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_50_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="22" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="search_img_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="search_img/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="search_img_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="search_img_cast/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="template_img_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="template_img/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="template_img_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="template_img_cast/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_43_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_43/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="neg_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="9" slack="1"/>
<pin id="447" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="abscond_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="1"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/9 "/>
</bind>
</comp>

<comp id="454" class="1004" name="abs_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="9" slack="1"/>
<pin id="457" dir="0" index="2" bw="9" slack="0"/>
<pin id="458" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="abs_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_cast/9 "/>
</bind>
</comp>

<comp id="465" class="1004" name="SAD_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="4"/>
<pin id="468" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="SAD/9 "/>
</bind>
</comp>

<comp id="471" class="1005" name="minSAD_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="minSAD "/>
</bind>
</comp>

<comp id="478" class="1005" name="output_struct_y_writ_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_struct_y_writ "/>
</bind>
</comp>

<comp id="484" class="1005" name="output_struct_x_writ_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_struct_x_writ "/>
</bind>
</comp>

<comp id="490" class="1005" name="tplWidth_read_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="4"/>
<pin id="492" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tplWidth_read "/>
</bind>
</comp>

<comp id="495" class="1005" name="tplHeight_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="3"/>
<pin id="497" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tplHeight_read "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_s_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="2"/>
<pin id="507" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="510" class="1005" name="output_struct_y_cast_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2"/>
<pin id="512" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_struct_y_cast "/>
</bind>
</comp>

<comp id="518" class="1005" name="row_img_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="31" slack="0"/>
<pin id="520" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row_img "/>
</bind>
</comp>

<comp id="523" class="1005" name="output_struct_x_cast_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_struct_x_cast "/>
</bind>
</comp>

<comp id="531" class="1005" name="col_img_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="31" slack="0"/>
<pin id="533" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col_img "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_45_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="22" slack="1"/>
<pin id="538" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="541" class="1005" name="next_mul_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="42" slack="0"/>
<pin id="543" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="549" class="1005" name="row_tpl_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="31" slack="0"/>
<pin id="551" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row_tpl_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_36_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="22" slack="1"/>
<pin id="556" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="562" class="1005" name="col_tpl_1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="31" slack="0"/>
<pin id="564" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col_tpl_1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="imINPUT_addr_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="21" slack="1"/>
<pin id="569" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imINPUT_addr "/>
</bind>
</comp>

<comp id="572" class="1005" name="tplINPUT_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="21" slack="1"/>
<pin id="574" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_addr "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_43_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="9" slack="1"/>
<pin id="579" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="584" class="1005" name="SAD_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SAD "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="199"><net_src comp="155" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="211"><net_src comp="90" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="78" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="84" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="72" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="124" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="124" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="204" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="201" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="136" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="136" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="171" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="171" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="148" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="20" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="148" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="120" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="148" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="291" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="52" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="299" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="159" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="311" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="314" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="204" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="326" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="201" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="326" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="159" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="311" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="332" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="339" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="346" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="182" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="182" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="20" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="182" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="132" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="384" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="411"><net_src comp="182" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="425"><net_src comp="103" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="115" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="426" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="58" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="444" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="464"><net_src comp="454" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="189" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="60" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="481"><net_src comp="64" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="487"><net_src comp="68" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="493"><net_src comp="72" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="498"><net_src comp="78" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="503"><net_src comp="207" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="508"><net_src comp="213" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="513"><net_src comp="224" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="521"><net_src comp="233" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="526"><net_src comp="251" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="534"><net_src comp="260" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="539"><net_src comp="266" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="544"><net_src comp="270" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="552"><net_src comp="285" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="557"><net_src comp="305" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="565"><net_src comp="378" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="570"><net_src comp="96" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="575"><net_src comp="108" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="580"><net_src comp="438" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="587"><net_src comp="465" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="193" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: imDiff : imINPUT | {5 6 7 8 }
	Port: imDiff : imHeight | {1 }
	Port: imDiff : imWidth | {1 }
	Port: imDiff : tplINPUT | {5 6 7 8 }
	Port: imDiff : tplHeight | {1 }
	Port: imDiff : tplWidth | {1 }
  - Chain level:
	State 1
		StgValue_19 : 1
	State 2
		output_struct_y_cast : 1
		tmp_30 : 2
		row_img : 1
		StgValue_25 : 3
		newret : 1
		newret2 : 2
		StgValue_34 : 3
	State 3
		output_struct_x_cast : 1
		tmp_32 : 2
		col_img : 1
		StgValue_39 : 3
	State 4
		tmp_45 : 1
		next_mul : 1
		row_tpl_cast : 1
		tmp_34 : 2
		row_tpl_1 : 1
		StgValue_54 : 3
		tmp_48 : 1
		tmp_51 : 2
		tmp_36 : 3
		tmp_37 : 1
		tmp_39 : 1
		or_cond : 2
		output_struct_x_0_ou : 2
		output_struct_y_0_ou : 2
		output_struct_SAD_0_s : 2
		StgValue_73 : 3
		StgValue_74 : 3
		StgValue_75 : 3
	State 5
		col_tpl_cast : 1
		tmp_40 : 2
		col_tpl_1 : 1
		StgValue_82 : 3
		tmp_52 : 1
		tmp_54 : 2
		tmp_41 : 3
		tmp_47_cast : 4
		imINPUT_addr : 5
		imINPUT_load : 6
		tmp_56 : 1
		tmp_42 : 2
		tmp_50_cast : 3
		tplINPUT_addr : 4
		tplINPUT_load : 5
	State 6
	State 7
	State 8
		search_img : 1
		search_img_cast : 2
		template_img : 1
		template_img_cast : 2
		tmp_43 : 3
	State 9
		abs : 1
		abs_cast : 2
		SAD : 3
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        row_img_fu_233        |    0    |    0    |    31   |
|          |        col_img_fu_260        |    0    |    0    |    31   |
|          |        next_mul_fu_270       |    0    |    0    |    42   |
|          |       row_tpl_1_fu_285       |    0    |    0    |    31   |
|    add   |         tmp_51_fu_299        |    0    |    0    |    22   |
|          |       col_tpl_1_fu_378       |    0    |    0    |    31   |
|          |         tmp_54_fu_392        |    0    |    0    |    11   |
|          |         tmp_41_fu_398        |    0    |    0    |    11   |
|          |         tmp_42_fu_412        |    0    |    0    |    22   |
|          |          SAD_fu_465          |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |  output_struct_x_0_ou_fu_332 |    0    |    0    |    32   |
|  select  |  output_struct_y_0_ou_fu_339 |    0    |    0    |    32   |
|          | output_struct_SAD_0_s_fu_346 |    0    |    0    |    32   |
|          |          abs_fu_454          |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_207          |    0    |    0    |    32   |
|    sub   |         tmp_s_fu_213         |    0    |    0    |    32   |
|          |         tmp_43_fu_438        |    0    |    0    |    8    |
|          |          neg_fu_444          |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_30_fu_228        |    0    |    0    |    11   |
|          |         tmp_32_fu_255        |    0    |    0    |    11   |
|          |         tmp_34_fu_280        |    0    |    0    |    11   |
|   icmp   |         tmp_37_fu_314        |    0    |    0    |    11   |
|          |         tmp_39_fu_320        |    0    |    0    |    11   |
|          |         tmp_40_fu_373        |    0    |    0    |    11   |
|          |        abscond_fu_449        |    0    |    0    |    3    |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_36_fu_305        |    1    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    or    |        or_cond_fu_326        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |   tplWidth_read_read_fu_72   |    0    |    0    |    0    |
|   read   |   tplHeight_read_read_fu_78  |    0    |    0    |    0    |
|          |    imWidth_read_read_fu_84   |    0    |    0    |    0    |
|          |   imHeight_read_read_fu_90   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  output_struct_y_cast_fu_224 |    0    |    0    |    0    |
|          |  output_struct_x_cast_fu_251 |    0    |    0    |    0    |
|          |      row_tpl_cast_fu_276     |    0    |    0    |    0    |
|   zext   |      col_tpl_cast_fu_369     |    0    |    0    |    0    |
|          |      tmp_50_cast_fu_417      |    0    |    0    |    0    |
|          |    search_img_cast_fu_426    |    0    |    0    |    0    |
|          |   template_img_cast_fu_434   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|insertvalue|         newret_fu_239        |    0    |    0    |    0    |
|          |        newret2_fu_245        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_45_fu_266        |    0    |    0    |    0    |
|          |         tmp_46_fu_291        |    0    |    0    |    0    |
|          |         tmp_48_fu_295        |    0    |    0    |    0    |
|   trunc  |         tmp_52_fu_384        |    0    |    0    |    0    |
|          |         tmp_53_fu_388        |    0    |    0    |    0    |
|          |         tmp_56_fu_408        |    0    |    0    |    0    |
|          |       search_img_fu_422      |    0    |    0    |    0    |
|          |      template_img_fu_430     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |      tmp_47_cast_fu_403      |    0    |    0    |    0    |
|          |        abs_cast_fu_461       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   521   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        SAD_1_reg_189       |   32   |
|         SAD_reg_584        |   32   |
|       col_img_reg_531      |   31   |
|      col_tpl_1_reg_562     |   31   |
|       col_tpl_reg_178      |   31   |
|    imINPUT_addr_reg_567    |   21   |
|      minSAD_1_reg_155      |   32   |
|       minSAD_reg_471       |   32   |
|      next_mul_reg_541      |   42   |
|output_struct_x_cast_reg_523|   32   |
|   output_struct_x_reg_132  |   31   |
|output_struct_x_writ_reg_484|   32   |
|output_struct_y_cast_reg_510|   32   |
|   output_struct_y_reg_120  |   31   |
|output_struct_y_writ_reg_478|   32   |
|       phi_mul_reg_167      |   42   |
|       row_img_reg_518      |   31   |
|      row_tpl_1_reg_549     |   31   |
|       row_tpl_reg_144      |   31   |
|       tmp_36_reg_554       |   22   |
|       tmp_43_reg_577       |    9   |
|       tmp_45_reg_536       |   22   |
|         tmp_reg_500        |   32   |
|        tmp_s_reg_505       |   32   |
|   tplHeight_read_reg_495   |   32   |
|    tplINPUT_addr_reg_572   |   21   |
|    tplWidth_read_reg_490   |   32   |
+----------------------------+--------+
|            Total           |   811  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_103    |  p0  |   2  |  21  |   42   ||    21   |
|    grp_access_fu_115    |  p0  |   2  |  21  |   42   ||    21   |
| output_struct_y_reg_120 |  p0  |   2  |  31  |   62   ||    31   |
| output_struct_x_reg_132 |  p0  |   2  |  31  |   62   ||    31   |
|     minSAD_1_reg_155    |  p0  |   2  |  32  |   64   ||    32   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   272  ||  7.855  ||   136   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   521  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   136  |
|  Register |    -   |    -   |   811  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   811  |   657  |
+-----------+--------+--------+--------+--------+
