//! **************************************************************************
// Written by: Map P.68d on Mon Mar 20 18:52:40 2017
//! **************************************************************************

SCHEMATIC START;
COMP "red_o<3>" LOCATE = SITE "B6" LEVEL 1;
COMP "reset_n_i" LOCATE = SITE "AE24" LEVEL 1;
COMP "red_o<4>" LOCATE = SITE "A6" LEVEL 1;
COMP "red_o<5>" LOCATE = SITE "A7" LEVEL 1;
COMP "red_o<6>" LOCATE = SITE "B8" LEVEL 1;
COMP "red_o<7>" LOCATE = SITE "A8" LEVEL 1;
COMP "psave_o" LOCATE = SITE "A2" LEVEL 1;
COMP "blue_o<0>" LOCATE = SITE "A18" LEVEL 1;
COMP "blue_o<1>" LOCATE = SITE "B18" LEVEL 1;
COMP "sync_o" LOCATE = SITE "A17" LEVEL 1;
COMP "blue_o<2>" LOCATE = SITE "L17" LEVEL 1;
COMP "blue_o<3>" LOCATE = SITE "M18" LEVEL 1;
COMP "blue_o<4>" LOCATE = SITE "C18" LEVEL 1;
COMP "blue_o<5>" LOCATE = SITE "K18" LEVEL 1;
COMP "blue_o<6>" LOCATE = SITE "C19" LEVEL 1;
COMP "blue_o<7>" LOCATE = SITE "C20" LEVEL 1;
COMP "clk_i" LOCATE = SITE "M21" LEVEL 1;
COMP "blank_o" LOCATE = SITE "B16" LEVEL 1;
COMP "green_o<0>" LOCATE = SITE "A9" LEVEL 1;
COMP "vga_vsync_o" LOCATE = SITE "A22" LEVEL 1;
COMP "green_o<1>" LOCATE = SITE "A11" LEVEL 1;
COMP "green_o<2>" LOCATE = SITE "B12" LEVEL 1;
COMP "green_o<3>" LOCATE = SITE "A12" LEVEL 1;
COMP "green_o<4>" LOCATE = SITE "N17" LEVEL 1;
COMP "green_o<5>" LOCATE = SITE "A13" LEVEL 1;
COMP "green_o<6>" LOCATE = SITE "N18" LEVEL 1;
COMP "green_o<7>" LOCATE = SITE "A16" LEVEL 1;
COMP "vga_hsync_o" LOCATE = SITE "B22" LEVEL 1;
COMP "red_o<0>" LOCATE = SITE "B4" LEVEL 1;
COMP "pix_clock_o" LOCATE = SITE "C14" LEVEL 1;
COMP "red_o<1>" LOCATE = SITE "A4" LEVEL 1;
COMP "red_o<2>" LOCATE = SITE "A5" LEVEL 1;
PIN vga_top_i/Maddsub_n0103_pins<92> = BEL "vga_top_i/Maddsub_n0103" PINNAME
        CLK;
PIN vga_top_i/text_mem_i/Mram_text_mem2_pins<26> = BEL
        "vga_top_i/text_mem_i/Mram_text_mem2" PINNAME CLKA;
PIN vga_top_i/text_mem_i/Mram_text_mem2_pins<27> = BEL
        "vga_top_i/text_mem_i/Mram_text_mem2" PINNAME CLKB;
PIN vga_top_i/text_mem_i/Mram_text_mem1_pins<26> = BEL
        "vga_top_i/text_mem_i/Mram_text_mem1" PINNAME CLKA;
PIN vga_top_i/text_mem_i/Mram_text_mem1_pins<27> = BEL
        "vga_top_i/text_mem_i/Mram_text_mem1" PINNAME CLKB;
PIN vga_top_i/text_mem_i/Mram_text_mem3_pins<26> = BEL
        "vga_top_i/text_mem_i/Mram_text_mem3" PINNAME CLKA;
PIN vga_top_i/text_mem_i/Mram_text_mem3_pins<27> = BEL
        "vga_top_i/text_mem_i/Mram_text_mem3" PINNAME CLKB;
PIN vga_top_i/char_rom_i/BRAM_MEM_I/B6_pins<11> = BEL
        "vga_top_i/char_rom_i/BRAM_MEM_I/B6" PINNAME CLKA;
PIN clk5m_inst_pins<1> = BEL "clk5m_inst" PINNAME CK0;
PIN clk5m_inst_pins<2> = BEL "clk5m_inst" PINNAME CK1;
TIMEGRP vga_top_i_vga_i_res_1_dcm25_i_clkfx = BEL "run_reg/r_q_0" BEL
        "char_reg/r_q_0" BEL "char_reg/r_q_1" BEL "sh_reg/r_q_0" BEL
        "sh_reg/r_q_1" BEL "sh_reg/r_q_2" BEL "sh_reg/r_q_3" BEL
        "sh_reg/r_q_4" BEL "sh_reg/r_q_5" BEL "sh_reg/r_q_6" BEL
        "sh_reg/r_q_7" BEL "sh_reg/r_q_8" BEL "sh_reg/r_q_9" BEL
        "sh_reg/r_q_10" BEL "sh_reg/r_q_11" BEL "sh_reg/r_q_12" BEL
        "sh_reg/r_q_13" BEL "sh_reg/r_q_14" BEL "sh_reg/r_q_15" BEL
        "sh_reg/r_q_16" BEL "sh_reg/r_q_17" BEL "sh_reg/r_q_18" BEL
        "sh_reg/r_q_19" BEL "vga_top_i/vga_i/res_1.dcm25_i/clkout1_buf" BEL
        "vga_top_i/vga_i/SRL16_inst/SRL16E" PIN
        "vga_top_i/Maddsub_n0103_pins<92>" BEL
        "vga_top_i/vga_i/locked_del_reg_r" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_0" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_0" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_9" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_7" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_6" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_8" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_5" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_4" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_2" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_1" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_3" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_9" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_8" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_7" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_6" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_4" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_3" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_5" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_2" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_1" BEL
        "vga_top_i/vga_i/vga_sync_i/green_r_0" BEL
        "vga_top_i/vga_i/vga_sync_i/vert_sync_out_r" BEL
        "vga_top_i/vga_i/vga_sync_i/horiz_sync_out_r" BEL
        "vga_top_i/vga_i/vga_sync_i/vert_sync_out_d_r" BEL
        "vga_top_i/vga_i/vga_sync_i/horiz_sync_out_d_r" BEL
        "vga_top_i/vga_i/vga_sync_i/sync_r" BEL
        "vga_top_i/vga_i/vga_sync_i/blank_r" BEL
        "vga_top_i/vga_i/vga_sync_i/psave_r" BEL
        "vga_top_i/vga_i/vga_sync_i/horiz_sync_r" BEL
        "vga_top_i/vga_i/vga_sync_i/blank_d_r" BEL
        "vga_top_i/vga_i/vga_sync_i/psave_d_r" BEL "mem_reg/r_q_13" BEL
        "mem_reg/r_q_12" BEL "mem_reg/r_q_11" BEL "mem_reg/r_q_10" BEL
        "mem_reg/r_q_9" BEL "mem_reg/r_q_8" BEL "mem_reg/r_q_7" BEL
        "mem_reg/r_q_6" BEL "mem_reg/r_q_5" BEL "mem_reg/r_q_4" BEL
        "mem_reg/r_q_3" BEL "mem_reg/r_q_2" BEL "mem_reg/r_q_1" BEL
        "mem_reg/r_q_0" BEL "vga_top_i/vga_i/vga_sync_i/red_r_0" BEL
        "vga_top_i/vga_i/vga_sync_i/vert_sync_r" BEL
        "vga_top_i/vga_i/vga_sync_i/sync_d_r" PIN
        "vga_top_i/text_mem_i/Mram_text_mem2_pins<26>" PIN
        "vga_top_i/text_mem_i/Mram_text_mem2_pins<27>" PIN
        "vga_top_i/text_mem_i/Mram_text_mem1_pins<26>" PIN
        "vga_top_i/text_mem_i/Mram_text_mem1_pins<27>" PIN
        "vga_top_i/text_mem_i/Mram_text_mem3_pins<26>" PIN
        "vga_top_i/text_mem_i/Mram_text_mem3_pins<27>" PIN
        "vga_top_i/char_rom_i/BRAM_MEM_I/B6_pins<11>" PIN "clk5m_inst_pins<1>"
        PIN "clk5m_inst_pins<2>" PIN "clk5m_inst_pins<1>" PIN
        "clk5m_inst_pins<2>";
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN vga_top_i/vga_i/res_1.dcm25_i/dcm_sp_inst_pins<2> = BEL
        "vga_top_i/vga_i/res_1.dcm25_i/dcm_sp_inst" PINNAME CLKIN;
TIMEGRP clk_i = PIN "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "vga_top_i/vga_i/res_1.dcm25_i/dcm_sp_inst_pins<2>";
SCHEMATIC END;

