#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001efd0ccb720 .scope module, "pul_sync_wrapper_tb" "pul_sync_wrapper_tb" 2 633;
 .timescale -12 -12;
P_000001efd0ccb8b0 .param/l "CLKa_FREQ" 0 2 653, +C4<00000000000000000000000001100100>;
P_000001efd0ccb8e8 .param/l "CLKb_FREQ" 0 2 654, +C4<00000000000000000000000000010100>;
v000001efd0d31280_0 .var "clk_des", 0 0;
v000001efd0d31460_0 .var "clk_src", 0 0;
v000001efd0d31140_0 .var "d_in", 0 0;
v000001efd0d31500_0 .net "d_sync_neg", 0 0, L_000001efd0cc91d0;  1 drivers
v000001efd0d31320_0 .net "d_sync_pos", 0 0, L_000001efd0cc8750;  1 drivers
v000001efd0d30ce0_0 .var "rst_b", 0 0;
S_000001efd0cd9bd0 .scope module, "u_pul_sync_wrapper" "pul_sync_wrapper" 2 658, 3 5830 0, S_000001efd0ccb720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_src";
    .port_info 1 /INPUT 1 "clk_des";
    .port_info 2 /INPUT 1 "rst_b";
    .port_info 3 /INPUT 1 "d_in";
    .port_info 4 /OUTPUT 1 "d_sync_pos";
    .port_info 5 /OUTPUT 1 "d_sync_neg";
L_000001efd0cc8910 .functor NOT 1, v000001efd0cd9ea0_0, C4<0>, C4<0>, C4<0>;
L_000001efd0cc8750 .functor AND 1, L_000001efd0d313c0, L_000001efd0cc8910, C4<1>, C4<1>;
L_000001efd0cc8830 .functor NOT 1, L_000001efd0d313c0, C4<0>, C4<0>, C4<0>;
L_000001efd0cc91d0 .functor AND 1, L_000001efd0cc8830, v000001efd0cd9ea0_0, C4<1>, C4<1>;
v000001efd0cc7b20_0 .net *"_ivl_4", 0 0, L_000001efd0cc8910;  1 drivers
v000001efd0cc7bc0_0 .net *"_ivl_8", 0 0, L_000001efd0cc8830;  1 drivers
v000001efd0c86920_0 .net "clk_des", 0 0, v000001efd0d31280_0;  1 drivers
v000001efd0cd9d60_0 .net "clk_src", 0 0, v000001efd0d31460_0;  1 drivers
v000001efd0cd9e00_0 .net "d_des_sync", 0 0, L_000001efd0d30d80;  1 drivers
v000001efd0cd9ea0_0 .var "d_des_sync_dly", 0 0;
v000001efd0cd9f40_0 .net "d_in", 0 0, v000001efd0d31140_0;  1 drivers
v000001efd0d31640_0 .var "d_in_clk_cross_des", 1 0;
v000001efd0d309c0_0 .var "d_in_clk_cross_src", 1 0;
v000001efd0d30ec0_0 .var "d_in_lev", 0 0;
v000001efd0d316e0_0 .net "d_src_sync", 0 0, L_000001efd0d313c0;  1 drivers
v000001efd0d30920_0 .net "d_sync_neg", 0 0, L_000001efd0cc91d0;  alias, 1 drivers
v000001efd0d30a60_0 .net "d_sync_pos", 0 0, L_000001efd0cc8750;  alias, 1 drivers
v000001efd0d311e0_0 .net "rst_b", 0 0, v000001efd0d30ce0_0;  1 drivers
E_000001efd0cc9990/0 .event negedge, v000001efd0d311e0_0;
E_000001efd0cc9990/1 .event posedge, v000001efd0cd9d60_0;
E_000001efd0cc9990 .event/or E_000001efd0cc9990/0, E_000001efd0cc9990/1;
E_000001efd0cc9b50/0 .event negedge, v000001efd0d311e0_0;
E_000001efd0cc9b50/1 .event posedge, v000001efd0c86920_0;
E_000001efd0cc9b50 .event/or E_000001efd0cc9b50/0, E_000001efd0cc9b50/1;
L_000001efd0d30d80 .part v000001efd0d31640_0, 1, 1;
L_000001efd0d313c0 .part v000001efd0d309c0_0, 1, 1;
    .scope S_000001efd0cd9bd0;
T_0 ;
    %wait E_000001efd0cc9990;
    %load/vec4 v000001efd0d311e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efd0d30ec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001efd0cd9f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efd0d30ec0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001efd0d316e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efd0d30ec0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001efd0cd9bd0;
T_1 ;
    %wait E_000001efd0cc9b50;
    %load/vec4 v000001efd0d311e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001efd0d31640_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001efd0d31640_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001efd0d30ec0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001efd0d31640_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001efd0cd9bd0;
T_2 ;
    %wait E_000001efd0cc9b50;
    %load/vec4 v000001efd0d311e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efd0cd9ea0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001efd0cd9e00_0;
    %assign/vec4 v000001efd0cd9ea0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001efd0cd9bd0;
T_3 ;
    %wait E_000001efd0cc9990;
    %load/vec4 v000001efd0d311e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001efd0d309c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001efd0d309c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001efd0cd9ea0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001efd0d309c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001efd0ccb720;
T_4 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efd0d30ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efd0d31460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efd0d31280_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efd0d30ce0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001efd0ccb720;
T_5 ;
    %delay 5, 0;
    %load/vec4 v000001efd0d31460_0;
    %inv;
    %store/vec4 v000001efd0d31460_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001efd0ccb720;
T_6 ;
    %delay 25, 0;
    %load/vec4 v000001efd0d31280_0;
    %inv;
    %store/vec4 v000001efd0d31280_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001efd0ccb720;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efd0d31140_0, 0;
    %delay 35, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efd0d31140_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efd0d31140_0, 0;
    %delay 500, 0;
    %vpi_call 2 675 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001efd0ccb720;
T_8 ;
    %vpi_call 2 678 "$dumpfile", "HDL_bit_wave.vcd" {0 0 0};
    %vpi_call 2 679 "$dumpvars" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "HDL_tb.v";
    "./verilog_HDLbits.v";
