{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705977741943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705977741949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 22 18:42:21 2024 " "Processing started: Mon Jan 22 18:42:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705977741949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705977741949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705977741950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1705977742235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705977742235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x4 " "Found entity 1: ram32x4" {  } { { "ram32x4.v" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/ram32x4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705977748499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705977748499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 memory.sv(12) " "Verilog HDL Declaration information at memory.sv(12): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705977748501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 memory.sv(12) " "Verilog HDL Declaration information at memory.sv(12): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705977748501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 memory.sv(12) " "Verilog HDL Declaration information at memory.sv(12): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705977748501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 memory.sv(12) " "Verilog HDL Declaration information at memory.sv(12): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705977748501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705977748501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705977748501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_bit_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file five_bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 five_bit_counter " "Found entity 1: five_bit_counter" {  } { { "five_bit_counter.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/five_bit_counter.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705977748502 ""} { "Info" "ISGN_ENTITY_NAME" "2 five_bit_counter_testbench " "Found entity 2: five_bit_counter_testbench" {  } { { "five_bit_counter.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/five_bit_counter.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705977748502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705977748502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_sec_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file one_sec_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_clock " "Found entity 1: one_sec_clock" {  } { { "one_sec_clock.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/one_sec_clock.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705977748503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705977748503 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wdaddress memory.sv(45) " "Verilog HDL error at memory.sv(45): object \"wdaddress\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1705977748504 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wdaddress memory.sv(46) " "Verilog HDL error at memory.sv(46): object \"wdaddress\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1705977748504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705977748516 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705977748558 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 22 18:42:28 2024 " "Processing ended: Mon Jan 22 18:42:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705977748558 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705977748558 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705977748558 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705977748558 ""}
