Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: fft_flow_4_no_fifos.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fft_flow_4_no_fifos.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fft_flow_4_no_fifos"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : fft_flow_4_no_fifos
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/ipcore_dir/fft_flow_dds.vhd" into library work
Parsing entity <fft_flow_dds>.
Parsing architecture <fft_flow_dds_a> of entity <fft_flow_dds>.
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/ipcore_dir/sqrt_core.vhd" into library work
Parsing entity <sqrt_core>.
Parsing architecture <sqrt_core_a> of entity <sqrt_core>.
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/ipcore_dir/fft_flow_4_no_fifos_dcm.vhd" into library work
Parsing entity <fft_flow_4_no_fifos_dcm>.
Parsing architecture <xilinx> of entity <fft_flow_4_no_fifos_dcm>.
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/lib.vhd" into library work
Parsing package <uas>.
Parsing package body <uas>.
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/vga_configurable.vhd" into library work
Parsing entity <vga_configurable>.
Parsing architecture <Behavioral> of entity <vga_configurable>.
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/ipcore_dir/fft_burst_mode.vhd" into library work
Parsing VHDL file "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" into library work
Parsing entity <fft_flow_4_no_fifos>.
Parsing architecture <Behavioral> of entity <fft_flow_4_no_fifos>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <fft_flow_4_no_fifos> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" Line 70: <fft_burst_mode> remains a black-box since it has no binding entity.

Elaborating entity <vga_configurable> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <sqrt_core> (architecture <sqrt_core_a>) from library <work>.

Elaborating entity <fft_flow_4_no_fifos_dcm> (architecture <xilinx>) from library <work>.

Elaborating entity <fft_flow_dds> (architecture <fft_flow_dds_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fft_flow_4_no_fifos>.
    Related source file is "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd".
INFO:Xst:3210 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" line 294: Output port <busy> of the instance <fft_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" line 294: Output port <done> of the instance <fft_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" line 294: Output port <ovflo> of the instance <fft_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/FPGA-MISC/FFT with VGA/fft_flow_4_no_fifos.vhd" line 417: Output port <rdy> of the instance <dds_inst> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <vga_ram<1>>.
    Found 8-bit register for signal <vga_ram<2>>.
    Found 8-bit register for signal <vga_ram<3>>.
    Found 8-bit register for signal <vga_ram<4>>.
    Found 8-bit register for signal <vga_ram<5>>.
    Found 8-bit register for signal <vga_ram<6>>.
    Found 8-bit register for signal <vga_ram<7>>.
    Found 8-bit register for signal <vga_ram<8>>.
    Found 8-bit register for signal <vga_ram<9>>.
    Found 8-bit register for signal <vga_ram<10>>.
    Found 8-bit register for signal <vga_ram<11>>.
    Found 8-bit register for signal <vga_ram<12>>.
    Found 8-bit register for signal <vga_ram<13>>.
    Found 8-bit register for signal <vga_ram<14>>.
    Found 8-bit register for signal <vga_ram<15>>.
    Found 8-bit register for signal <vga_ram<16>>.
    Found 8-bit register for signal <vga_ram<17>>.
    Found 8-bit register for signal <vga_ram<18>>.
    Found 8-bit register for signal <vga_ram<19>>.
    Found 8-bit register for signal <vga_ram<20>>.
    Found 8-bit register for signal <vga_ram<21>>.
    Found 8-bit register for signal <vga_ram<22>>.
    Found 8-bit register for signal <vga_ram<23>>.
    Found 8-bit register for signal <vga_ram<24>>.
    Found 8-bit register for signal <vga_ram<25>>.
    Found 8-bit register for signal <vga_ram<26>>.
    Found 8-bit register for signal <vga_ram<27>>.
    Found 8-bit register for signal <vga_ram<28>>.
    Found 8-bit register for signal <vga_ram<29>>.
    Found 8-bit register for signal <vga_ram<30>>.
    Found 8-bit register for signal <vga_ram<31>>.
    Found 8-bit register for signal <vga_ram<32>>.
    Found 8-bit register for signal <vga_ram<33>>.
    Found 8-bit register for signal <vga_ram<34>>.
    Found 8-bit register for signal <vga_ram<35>>.
    Found 8-bit register for signal <vga_ram<36>>.
    Found 8-bit register for signal <vga_ram<37>>.
    Found 8-bit register for signal <vga_ram<38>>.
    Found 8-bit register for signal <vga_ram<39>>.
    Found 8-bit register for signal <vga_ram<40>>.
    Found 8-bit register for signal <vga_ram<41>>.
    Found 8-bit register for signal <vga_ram<42>>.
    Found 8-bit register for signal <vga_ram<43>>.
    Found 8-bit register for signal <vga_ram<44>>.
    Found 8-bit register for signal <vga_ram<45>>.
    Found 8-bit register for signal <vga_ram<46>>.
    Found 8-bit register for signal <vga_ram<47>>.
    Found 8-bit register for signal <vga_ram<48>>.
    Found 8-bit register for signal <vga_ram<49>>.
    Found 8-bit register for signal <vga_ram<50>>.
    Found 8-bit register for signal <vga_ram<51>>.
    Found 8-bit register for signal <vga_ram<52>>.
    Found 8-bit register for signal <vga_ram<53>>.
    Found 8-bit register for signal <vga_ram<54>>.
    Found 8-bit register for signal <vga_ram<55>>.
    Found 8-bit register for signal <vga_ram<56>>.
    Found 8-bit register for signal <vga_ram<57>>.
    Found 8-bit register for signal <vga_ram<58>>.
    Found 8-bit register for signal <vga_ram<59>>.
    Found 8-bit register for signal <vga_ram<60>>.
    Found 8-bit register for signal <vga_ram<61>>.
    Found 8-bit register for signal <vga_ram<62>>.
    Found 8-bit register for signal <vga_ram<63>>.
    Found 8-bit register for signal <vga_ram<64>>.
    Found 8-bit register for signal <vga_ram<65>>.
    Found 8-bit register for signal <vga_ram<66>>.
    Found 8-bit register for signal <vga_ram<67>>.
    Found 8-bit register for signal <vga_ram<68>>.
    Found 8-bit register for signal <vga_ram<69>>.
    Found 8-bit register for signal <vga_ram<70>>.
    Found 8-bit register for signal <vga_ram<71>>.
    Found 8-bit register for signal <vga_ram<72>>.
    Found 8-bit register for signal <vga_ram<73>>.
    Found 8-bit register for signal <vga_ram<74>>.
    Found 8-bit register for signal <vga_ram<75>>.
    Found 8-bit register for signal <vga_ram<76>>.
    Found 8-bit register for signal <vga_ram<77>>.
    Found 8-bit register for signal <vga_ram<78>>.
    Found 8-bit register for signal <vga_ram<79>>.
    Found 8-bit register for signal <vga_ram<80>>.
    Found 8-bit register for signal <vga_ram<81>>.
    Found 8-bit register for signal <vga_ram<82>>.
    Found 8-bit register for signal <vga_ram<83>>.
    Found 8-bit register for signal <vga_ram<84>>.
    Found 8-bit register for signal <vga_ram<85>>.
    Found 8-bit register for signal <vga_ram<86>>.
    Found 8-bit register for signal <vga_ram<87>>.
    Found 8-bit register for signal <vga_ram<88>>.
    Found 8-bit register for signal <vga_ram<89>>.
    Found 8-bit register for signal <vga_ram<90>>.
    Found 8-bit register for signal <vga_ram<91>>.
    Found 8-bit register for signal <vga_ram<92>>.
    Found 8-bit register for signal <vga_ram<93>>.
    Found 8-bit register for signal <vga_ram<94>>.
    Found 8-bit register for signal <vga_ram<95>>.
    Found 8-bit register for signal <vga_ram<96>>.
    Found 8-bit register for signal <vga_ram<97>>.
    Found 8-bit register for signal <vga_ram<98>>.
    Found 8-bit register for signal <vga_ram<99>>.
    Found 8-bit register for signal <vga_ram<100>>.
    Found 8-bit register for signal <vga_ram<101>>.
    Found 8-bit register for signal <vga_ram<102>>.
    Found 8-bit register for signal <vga_ram<103>>.
    Found 8-bit register for signal <vga_ram<104>>.
    Found 8-bit register for signal <vga_ram<105>>.
    Found 8-bit register for signal <vga_ram<106>>.
    Found 8-bit register for signal <vga_ram<107>>.
    Found 8-bit register for signal <vga_ram<108>>.
    Found 8-bit register for signal <vga_ram<109>>.
    Found 8-bit register for signal <vga_ram<110>>.
    Found 8-bit register for signal <vga_ram<111>>.
    Found 8-bit register for signal <vga_ram<112>>.
    Found 8-bit register for signal <vga_ram<113>>.
    Found 8-bit register for signal <vga_ram<114>>.
    Found 8-bit register for signal <vga_ram<115>>.
    Found 8-bit register for signal <vga_ram<116>>.
    Found 8-bit register for signal <vga_ram<117>>.
    Found 8-bit register for signal <vga_ram<118>>.
    Found 8-bit register for signal <vga_ram<119>>.
    Found 8-bit register for signal <vga_ram<120>>.
    Found 8-bit register for signal <vga_ram<121>>.
    Found 8-bit register for signal <vga_ram<122>>.
    Found 8-bit register for signal <vga_ram<123>>.
    Found 8-bit register for signal <vga_ram<124>>.
    Found 8-bit register for signal <vga_ram<125>>.
    Found 8-bit register for signal <vga_ram<126>>.
    Found 8-bit register for signal <vga_ram<127>>.
    Found 8-bit register for signal <adc_ram<0>>.
    Found 8-bit register for signal <adc_ram<1>>.
    Found 8-bit register for signal <adc_ram<2>>.
    Found 8-bit register for signal <adc_ram<3>>.
    Found 8-bit register for signal <adc_ram<4>>.
    Found 8-bit register for signal <adc_ram<5>>.
    Found 8-bit register for signal <adc_ram<6>>.
    Found 8-bit register for signal <adc_ram<7>>.
    Found 8-bit register for signal <adc_ram<8>>.
    Found 8-bit register for signal <adc_ram<9>>.
    Found 8-bit register for signal <adc_ram<10>>.
    Found 8-bit register for signal <adc_ram<11>>.
    Found 8-bit register for signal <adc_ram<12>>.
    Found 8-bit register for signal <adc_ram<13>>.
    Found 8-bit register for signal <adc_ram<14>>.
    Found 8-bit register for signal <adc_ram<15>>.
    Found 8-bit register for signal <adc_ram<16>>.
    Found 8-bit register for signal <adc_ram<17>>.
    Found 8-bit register for signal <adc_ram<18>>.
    Found 8-bit register for signal <adc_ram<19>>.
    Found 8-bit register for signal <adc_ram<20>>.
    Found 8-bit register for signal <adc_ram<21>>.
    Found 8-bit register for signal <adc_ram<22>>.
    Found 8-bit register for signal <adc_ram<23>>.
    Found 8-bit register for signal <adc_ram<24>>.
    Found 8-bit register for signal <adc_ram<25>>.
    Found 8-bit register for signal <adc_ram<26>>.
    Found 8-bit register for signal <adc_ram<27>>.
    Found 8-bit register for signal <adc_ram<28>>.
    Found 8-bit register for signal <adc_ram<29>>.
    Found 8-bit register for signal <adc_ram<30>>.
    Found 8-bit register for signal <adc_ram<31>>.
    Found 8-bit register for signal <adc_ram<32>>.
    Found 8-bit register for signal <adc_ram<33>>.
    Found 8-bit register for signal <adc_ram<34>>.
    Found 8-bit register for signal <adc_ram<35>>.
    Found 8-bit register for signal <adc_ram<36>>.
    Found 8-bit register for signal <adc_ram<37>>.
    Found 8-bit register for signal <adc_ram<38>>.
    Found 8-bit register for signal <adc_ram<39>>.
    Found 8-bit register for signal <adc_ram<40>>.
    Found 8-bit register for signal <adc_ram<41>>.
    Found 8-bit register for signal <adc_ram<42>>.
    Found 8-bit register for signal <adc_ram<43>>.
    Found 8-bit register for signal <adc_ram<44>>.
    Found 8-bit register for signal <adc_ram<45>>.
    Found 8-bit register for signal <adc_ram<46>>.
    Found 8-bit register for signal <adc_ram<47>>.
    Found 8-bit register for signal <adc_ram<48>>.
    Found 8-bit register for signal <adc_ram<49>>.
    Found 8-bit register for signal <adc_ram<50>>.
    Found 8-bit register for signal <adc_ram<51>>.
    Found 8-bit register for signal <adc_ram<52>>.
    Found 8-bit register for signal <adc_ram<53>>.
    Found 8-bit register for signal <adc_ram<54>>.
    Found 8-bit register for signal <adc_ram<55>>.
    Found 8-bit register for signal <adc_ram<56>>.
    Found 8-bit register for signal <adc_ram<57>>.
    Found 8-bit register for signal <adc_ram<58>>.
    Found 8-bit register for signal <adc_ram<59>>.
    Found 8-bit register for signal <adc_ram<60>>.
    Found 8-bit register for signal <adc_ram<61>>.
    Found 8-bit register for signal <adc_ram<62>>.
    Found 8-bit register for signal <adc_ram<63>>.
    Found 8-bit register for signal <adc_ram<64>>.
    Found 8-bit register for signal <adc_ram<65>>.
    Found 8-bit register for signal <adc_ram<66>>.
    Found 8-bit register for signal <adc_ram<67>>.
    Found 8-bit register for signal <adc_ram<68>>.
    Found 8-bit register for signal <adc_ram<69>>.
    Found 8-bit register for signal <adc_ram<70>>.
    Found 8-bit register for signal <adc_ram<71>>.
    Found 8-bit register for signal <adc_ram<72>>.
    Found 8-bit register for signal <adc_ram<73>>.
    Found 8-bit register for signal <adc_ram<74>>.
    Found 8-bit register for signal <adc_ram<75>>.
    Found 8-bit register for signal <adc_ram<76>>.
    Found 8-bit register for signal <adc_ram<77>>.
    Found 8-bit register for signal <adc_ram<78>>.
    Found 8-bit register for signal <adc_ram<79>>.
    Found 8-bit register for signal <adc_ram<80>>.
    Found 8-bit register for signal <adc_ram<81>>.
    Found 8-bit register for signal <adc_ram<82>>.
    Found 8-bit register for signal <adc_ram<83>>.
    Found 8-bit register for signal <adc_ram<84>>.
    Found 8-bit register for signal <adc_ram<85>>.
    Found 8-bit register for signal <adc_ram<86>>.
    Found 8-bit register for signal <adc_ram<87>>.
    Found 8-bit register for signal <adc_ram<88>>.
    Found 8-bit register for signal <adc_ram<89>>.
    Found 8-bit register for signal <adc_ram<90>>.
    Found 8-bit register for signal <adc_ram<91>>.
    Found 8-bit register for signal <adc_ram<92>>.
    Found 8-bit register for signal <adc_ram<93>>.
    Found 8-bit register for signal <adc_ram<94>>.
    Found 8-bit register for signal <adc_ram<95>>.
    Found 8-bit register for signal <adc_ram<96>>.
    Found 8-bit register for signal <adc_ram<97>>.
    Found 8-bit register for signal <adc_ram<98>>.
    Found 8-bit register for signal <adc_ram<99>>.
    Found 8-bit register for signal <adc_ram<100>>.
    Found 8-bit register for signal <adc_ram<101>>.
    Found 8-bit register for signal <adc_ram<102>>.
    Found 8-bit register for signal <adc_ram<103>>.
    Found 8-bit register for signal <adc_ram<104>>.
    Found 8-bit register for signal <adc_ram<105>>.
    Found 8-bit register for signal <adc_ram<106>>.
    Found 8-bit register for signal <adc_ram<107>>.
    Found 8-bit register for signal <adc_ram<108>>.
    Found 8-bit register for signal <adc_ram<109>>.
    Found 8-bit register for signal <adc_ram<110>>.
    Found 8-bit register for signal <adc_ram<111>>.
    Found 8-bit register for signal <adc_ram<112>>.
    Found 8-bit register for signal <adc_ram<113>>.
    Found 8-bit register for signal <adc_ram<114>>.
    Found 8-bit register for signal <adc_ram<115>>.
    Found 8-bit register for signal <adc_ram<116>>.
    Found 8-bit register for signal <adc_ram<117>>.
    Found 8-bit register for signal <adc_ram<118>>.
    Found 8-bit register for signal <adc_ram<119>>.
    Found 8-bit register for signal <adc_ram<120>>.
    Found 8-bit register for signal <adc_ram<121>>.
    Found 8-bit register for signal <adc_ram<122>>.
    Found 8-bit register for signal <adc_ram<123>>.
    Found 8-bit register for signal <adc_ram<124>>.
    Found 8-bit register for signal <adc_ram<125>>.
    Found 8-bit register for signal <adc_ram<126>>.
    Found 8-bit register for signal <adc_ram<127>>.
    Found 8-bit register for signal <adc_ram<128>>.
    Found 8-bit register for signal <adc_ram<129>>.
    Found 8-bit register for signal <adc_ram<130>>.
    Found 8-bit register for signal <adc_ram<131>>.
    Found 8-bit register for signal <adc_ram<132>>.
    Found 8-bit register for signal <adc_ram<133>>.
    Found 8-bit register for signal <adc_ram<134>>.
    Found 8-bit register for signal <adc_ram<135>>.
    Found 8-bit register for signal <adc_ram<136>>.
    Found 8-bit register for signal <adc_ram<137>>.
    Found 8-bit register for signal <adc_ram<138>>.
    Found 8-bit register for signal <adc_ram<139>>.
    Found 8-bit register for signal <adc_ram<140>>.
    Found 8-bit register for signal <adc_ram<141>>.
    Found 8-bit register for signal <adc_ram<142>>.
    Found 8-bit register for signal <adc_ram<143>>.
    Found 8-bit register for signal <adc_ram<144>>.
    Found 8-bit register for signal <adc_ram<145>>.
    Found 8-bit register for signal <adc_ram<146>>.
    Found 8-bit register for signal <adc_ram<147>>.
    Found 8-bit register for signal <adc_ram<148>>.
    Found 8-bit register for signal <adc_ram<149>>.
    Found 8-bit register for signal <adc_ram<150>>.
    Found 8-bit register for signal <adc_ram<151>>.
    Found 8-bit register for signal <adc_ram<152>>.
    Found 8-bit register for signal <adc_ram<153>>.
    Found 8-bit register for signal <adc_ram<154>>.
    Found 8-bit register for signal <adc_ram<155>>.
    Found 8-bit register for signal <adc_ram<156>>.
    Found 8-bit register for signal <adc_ram<157>>.
    Found 8-bit register for signal <adc_ram<158>>.
    Found 8-bit register for signal <adc_ram<159>>.
    Found 8-bit register for signal <adc_ram<160>>.
    Found 8-bit register for signal <adc_ram<161>>.
    Found 8-bit register for signal <adc_ram<162>>.
    Found 8-bit register for signal <adc_ram<163>>.
    Found 8-bit register for signal <adc_ram<164>>.
    Found 8-bit register for signal <adc_ram<165>>.
    Found 8-bit register for signal <adc_ram<166>>.
    Found 8-bit register for signal <adc_ram<167>>.
    Found 8-bit register for signal <adc_ram<168>>.
    Found 8-bit register for signal <adc_ram<169>>.
    Found 8-bit register for signal <adc_ram<170>>.
    Found 8-bit register for signal <adc_ram<171>>.
    Found 8-bit register for signal <adc_ram<172>>.
    Found 8-bit register for signal <adc_ram<173>>.
    Found 8-bit register for signal <adc_ram<174>>.
    Found 8-bit register for signal <adc_ram<175>>.
    Found 8-bit register for signal <adc_ram<176>>.
    Found 8-bit register for signal <adc_ram<177>>.
    Found 8-bit register for signal <adc_ram<178>>.
    Found 8-bit register for signal <adc_ram<179>>.
    Found 8-bit register for signal <adc_ram<180>>.
    Found 8-bit register for signal <adc_ram<181>>.
    Found 8-bit register for signal <adc_ram<182>>.
    Found 8-bit register for signal <adc_ram<183>>.
    Found 8-bit register for signal <adc_ram<184>>.
    Found 8-bit register for signal <adc_ram<185>>.
    Found 8-bit register for signal <adc_ram<186>>.
    Found 8-bit register for signal <adc_ram<187>>.
    Found 8-bit register for signal <adc_ram<188>>.
    Found 8-bit register for signal <adc_ram<189>>.
    Found 8-bit register for signal <adc_ram<190>>.
    Found 8-bit register for signal <adc_ram<191>>.
    Found 8-bit register for signal <adc_ram<192>>.
    Found 8-bit register for signal <adc_ram<193>>.
    Found 8-bit register for signal <adc_ram<194>>.
    Found 8-bit register for signal <adc_ram<195>>.
    Found 8-bit register for signal <adc_ram<196>>.
    Found 8-bit register for signal <adc_ram<197>>.
    Found 8-bit register for signal <adc_ram<198>>.
    Found 8-bit register for signal <adc_ram<199>>.
    Found 8-bit register for signal <adc_ram<200>>.
    Found 8-bit register for signal <adc_ram<201>>.
    Found 8-bit register for signal <adc_ram<202>>.
    Found 8-bit register for signal <adc_ram<203>>.
    Found 8-bit register for signal <adc_ram<204>>.
    Found 8-bit register for signal <adc_ram<205>>.
    Found 8-bit register for signal <adc_ram<206>>.
    Found 8-bit register for signal <adc_ram<207>>.
    Found 8-bit register for signal <adc_ram<208>>.
    Found 8-bit register for signal <adc_ram<209>>.
    Found 8-bit register for signal <adc_ram<210>>.
    Found 8-bit register for signal <adc_ram<211>>.
    Found 8-bit register for signal <adc_ram<212>>.
    Found 8-bit register for signal <adc_ram<213>>.
    Found 8-bit register for signal <adc_ram<214>>.
    Found 8-bit register for signal <adc_ram<215>>.
    Found 8-bit register for signal <adc_ram<216>>.
    Found 8-bit register for signal <adc_ram<217>>.
    Found 8-bit register for signal <adc_ram<218>>.
    Found 8-bit register for signal <adc_ram<219>>.
    Found 8-bit register for signal <adc_ram<220>>.
    Found 8-bit register for signal <adc_ram<221>>.
    Found 8-bit register for signal <adc_ram<222>>.
    Found 8-bit register for signal <adc_ram<223>>.
    Found 8-bit register for signal <adc_ram<224>>.
    Found 8-bit register for signal <adc_ram<225>>.
    Found 8-bit register for signal <adc_ram<226>>.
    Found 8-bit register for signal <adc_ram<227>>.
    Found 8-bit register for signal <adc_ram<228>>.
    Found 8-bit register for signal <adc_ram<229>>.
    Found 8-bit register for signal <adc_ram<230>>.
    Found 8-bit register for signal <adc_ram<231>>.
    Found 8-bit register for signal <adc_ram<232>>.
    Found 8-bit register for signal <adc_ram<233>>.
    Found 8-bit register for signal <adc_ram<234>>.
    Found 8-bit register for signal <adc_ram<235>>.
    Found 8-bit register for signal <adc_ram<236>>.
    Found 8-bit register for signal <adc_ram<237>>.
    Found 8-bit register for signal <adc_ram<238>>.
    Found 8-bit register for signal <adc_ram<239>>.
    Found 8-bit register for signal <adc_ram<240>>.
    Found 8-bit register for signal <adc_ram<241>>.
    Found 8-bit register for signal <adc_ram<242>>.
    Found 8-bit register for signal <adc_ram<243>>.
    Found 8-bit register for signal <adc_ram<244>>.
    Found 8-bit register for signal <adc_ram<245>>.
    Found 8-bit register for signal <adc_ram<246>>.
    Found 8-bit register for signal <adc_ram<247>>.
    Found 8-bit register for signal <adc_ram<248>>.
    Found 8-bit register for signal <adc_ram<249>>.
    Found 8-bit register for signal <adc_ram<250>>.
    Found 8-bit register for signal <adc_ram<251>>.
    Found 8-bit register for signal <adc_ram<252>>.
    Found 8-bit register for signal <adc_ram<253>>.
    Found 8-bit register for signal <adc_ram<254>>.
    Found 8-bit register for signal <adc_ram<255>>.
    Found 8-bit register for signal <vga_ram<0>>.
    Found 14-bit register for signal <fft_out_ram<0>>.
    Found 14-bit register for signal <fft_out_ram<1>>.
    Found 14-bit register for signal <fft_out_ram<2>>.
    Found 14-bit register for signal <fft_out_ram<3>>.
    Found 14-bit register for signal <fft_out_ram<4>>.
    Found 14-bit register for signal <fft_out_ram<5>>.
    Found 14-bit register for signal <fft_out_ram<6>>.
    Found 14-bit register for signal <fft_out_ram<7>>.
    Found 14-bit register for signal <fft_out_ram<8>>.
    Found 14-bit register for signal <fft_out_ram<9>>.
    Found 14-bit register for signal <fft_out_ram<10>>.
    Found 14-bit register for signal <fft_out_ram<11>>.
    Found 14-bit register for signal <fft_out_ram<12>>.
    Found 14-bit register for signal <fft_out_ram<13>>.
    Found 14-bit register for signal <fft_out_ram<14>>.
    Found 14-bit register for signal <fft_out_ram<15>>.
    Found 14-bit register for signal <fft_out_ram<16>>.
    Found 14-bit register for signal <fft_out_ram<17>>.
    Found 14-bit register for signal <fft_out_ram<18>>.
    Found 14-bit register for signal <fft_out_ram<19>>.
    Found 14-bit register for signal <fft_out_ram<20>>.
    Found 14-bit register for signal <fft_out_ram<21>>.
    Found 14-bit register for signal <fft_out_ram<22>>.
    Found 14-bit register for signal <fft_out_ram<23>>.
    Found 14-bit register for signal <fft_out_ram<24>>.
    Found 14-bit register for signal <fft_out_ram<25>>.
    Found 14-bit register for signal <fft_out_ram<26>>.
    Found 14-bit register for signal <fft_out_ram<27>>.
    Found 14-bit register for signal <fft_out_ram<28>>.
    Found 14-bit register for signal <fft_out_ram<29>>.
    Found 14-bit register for signal <fft_out_ram<30>>.
    Found 14-bit register for signal <fft_out_ram<31>>.
    Found 14-bit register for signal <fft_out_ram<32>>.
    Found 14-bit register for signal <fft_out_ram<33>>.
    Found 14-bit register for signal <fft_out_ram<34>>.
    Found 14-bit register for signal <fft_out_ram<35>>.
    Found 14-bit register for signal <fft_out_ram<36>>.
    Found 14-bit register for signal <fft_out_ram<37>>.
    Found 14-bit register for signal <fft_out_ram<38>>.
    Found 14-bit register for signal <fft_out_ram<39>>.
    Found 14-bit register for signal <fft_out_ram<40>>.
    Found 14-bit register for signal <fft_out_ram<41>>.
    Found 14-bit register for signal <fft_out_ram<42>>.
    Found 14-bit register for signal <fft_out_ram<43>>.
    Found 14-bit register for signal <fft_out_ram<44>>.
    Found 14-bit register for signal <fft_out_ram<45>>.
    Found 14-bit register for signal <fft_out_ram<46>>.
    Found 14-bit register for signal <fft_out_ram<47>>.
    Found 14-bit register for signal <fft_out_ram<48>>.
    Found 14-bit register for signal <fft_out_ram<49>>.
    Found 14-bit register for signal <fft_out_ram<50>>.
    Found 14-bit register for signal <fft_out_ram<51>>.
    Found 14-bit register for signal <fft_out_ram<52>>.
    Found 14-bit register for signal <fft_out_ram<53>>.
    Found 14-bit register for signal <fft_out_ram<54>>.
    Found 14-bit register for signal <fft_out_ram<55>>.
    Found 14-bit register for signal <fft_out_ram<56>>.
    Found 14-bit register for signal <fft_out_ram<57>>.
    Found 14-bit register for signal <fft_out_ram<58>>.
    Found 14-bit register for signal <fft_out_ram<59>>.
    Found 14-bit register for signal <fft_out_ram<60>>.
    Found 14-bit register for signal <fft_out_ram<61>>.
    Found 14-bit register for signal <fft_out_ram<62>>.
    Found 14-bit register for signal <fft_out_ram<63>>.
    Found 14-bit register for signal <fft_out_ram<64>>.
    Found 14-bit register for signal <fft_out_ram<65>>.
    Found 14-bit register for signal <fft_out_ram<66>>.
    Found 14-bit register for signal <fft_out_ram<67>>.
    Found 14-bit register for signal <fft_out_ram<68>>.
    Found 14-bit register for signal <fft_out_ram<69>>.
    Found 14-bit register for signal <fft_out_ram<70>>.
    Found 14-bit register for signal <fft_out_ram<71>>.
    Found 14-bit register for signal <fft_out_ram<72>>.
    Found 14-bit register for signal <fft_out_ram<73>>.
    Found 14-bit register for signal <fft_out_ram<74>>.
    Found 14-bit register for signal <fft_out_ram<75>>.
    Found 14-bit register for signal <fft_out_ram<76>>.
    Found 14-bit register for signal <fft_out_ram<77>>.
    Found 14-bit register for signal <fft_out_ram<78>>.
    Found 14-bit register for signal <fft_out_ram<79>>.
    Found 14-bit register for signal <fft_out_ram<80>>.
    Found 14-bit register for signal <fft_out_ram<81>>.
    Found 14-bit register for signal <fft_out_ram<82>>.
    Found 14-bit register for signal <fft_out_ram<83>>.
    Found 14-bit register for signal <fft_out_ram<84>>.
    Found 14-bit register for signal <fft_out_ram<85>>.
    Found 14-bit register for signal <fft_out_ram<86>>.
    Found 14-bit register for signal <fft_out_ram<87>>.
    Found 14-bit register for signal <fft_out_ram<88>>.
    Found 14-bit register for signal <fft_out_ram<89>>.
    Found 14-bit register for signal <fft_out_ram<90>>.
    Found 14-bit register for signal <fft_out_ram<91>>.
    Found 14-bit register for signal <fft_out_ram<92>>.
    Found 14-bit register for signal <fft_out_ram<93>>.
    Found 14-bit register for signal <fft_out_ram<94>>.
    Found 14-bit register for signal <fft_out_ram<95>>.
    Found 14-bit register for signal <fft_out_ram<96>>.
    Found 14-bit register for signal <fft_out_ram<97>>.
    Found 14-bit register for signal <fft_out_ram<98>>.
    Found 14-bit register for signal <fft_out_ram<99>>.
    Found 14-bit register for signal <fft_out_ram<100>>.
    Found 14-bit register for signal <fft_out_ram<101>>.
    Found 14-bit register for signal <fft_out_ram<102>>.
    Found 14-bit register for signal <fft_out_ram<103>>.
    Found 14-bit register for signal <fft_out_ram<104>>.
    Found 14-bit register for signal <fft_out_ram<105>>.
    Found 14-bit register for signal <fft_out_ram<106>>.
    Found 14-bit register for signal <fft_out_ram<107>>.
    Found 14-bit register for signal <fft_out_ram<108>>.
    Found 14-bit register for signal <fft_out_ram<109>>.
    Found 14-bit register for signal <fft_out_ram<110>>.
    Found 14-bit register for signal <fft_out_ram<111>>.
    Found 14-bit register for signal <fft_out_ram<112>>.
    Found 14-bit register for signal <fft_out_ram<113>>.
    Found 14-bit register for signal <fft_out_ram<114>>.
    Found 14-bit register for signal <fft_out_ram<115>>.
    Found 14-bit register for signal <fft_out_ram<116>>.
    Found 14-bit register for signal <fft_out_ram<117>>.
    Found 14-bit register for signal <fft_out_ram<118>>.
    Found 14-bit register for signal <fft_out_ram<119>>.
    Found 14-bit register for signal <fft_out_ram<120>>.
    Found 14-bit register for signal <fft_out_ram<121>>.
    Found 14-bit register for signal <fft_out_ram<122>>.
    Found 14-bit register for signal <fft_out_ram<123>>.
    Found 14-bit register for signal <fft_out_ram<124>>.
    Found 14-bit register for signal <fft_out_ram<125>>.
    Found 14-bit register for signal <fft_out_ram<126>>.
    Found 14-bit register for signal <fft_out_ram<127>>.
    Found 7-bit register for signal <fft_ram_pos>.
    Found 9-bit register for signal <adc_ram_pos>.
    Found 2-bit register for signal <master_state>.
    Found 2-bit register for signal <blue_in>.
    Found 16-bit register for signal <fft_scale>.
    Found 12-bit register for signal <dds_data>.
    Found 1-bit register for signal <fft_start>.
    Found 1-bit register for signal <fft_scale_we>.
    Found 1-bit register for signal <scale_changer_process.toggle>.
    Found 1-bit register for signal <dds_we>.
    Found 1-bit register for signal <dds_changer_process.toggle>.
    Found 1-bit register for signal <adc_state>.
    Found 1-bit register for signal <adc_clk>.
    Found 3-bit register for signal <fft_state>.
    Found 8-bit register for signal <fft_xn_re>.
    Found 8-bit register for signal <leds>.
    Found 2-bit register for signal <mag_state>.
    Found 1-bit register for signal <sqrt_ce>.
    Found 14-bit register for signal <sqrt_in>.
    Found 8-bit register for signal <scale_changer_process.last_switches>.
    Found 12-bit register for signal <dds_changer_process.last_input>.
    Found finite state machine <FSM_0> for signal <master_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 10                                             |
    | Outputs            | 2                                              |
    | Clock              | dds_clk (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | startup                                        |
    | Power Up State     | startup                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <fft_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 37                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | dds_clk (rising_edge)                          |
    | Power Up State     | fft_wait_for_rfd                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State mag_2 is never reached in FSM <mag_state>.
INFO:Xst:1799 - State mag_3 is never reached in FSM <mag_state>.
    Found finite state machine <FSM_2> for signal <mag_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | dds_clk (rising_edge)                          |
    | Power Up State     | mag_1                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <sine_out> created at line 1241.
    Found 9-bit adder for signal <adc_ram_pos[8]_GND_5_o_add_263_OUT> created at line 1241.
    Found 14-bit adder for signal <fft_ram_pos[6]_fft_ram_pos[6]_add_1068_OUT> created at line 264.
    Found 7-bit adder for signal <fft_ram_pos[6]_GND_5_o_add_1199_OUT> created at line 1241.
    Found 7x7-bit multiplier for signal <n5749> created at line 264.
    Found 7x7-bit multiplier for signal <n5750> created at line 265.
INFO:Xst:3019 - HDL ADVISOR - 2048 flip-flops were inferred for signal <adc_ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 1792 flip-flops were inferred for signal <fft_out_ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <vga_ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 8-bit 256-to-1 multiplexer for signal <fft_xn_index[7]_adc_ram[255][7]_wide_mux_529_OUT> created at line 211.
    Found 14-bit 128-to-1 multiplexer for signal <n4153> created at line 264.
    Found 8-bit 128-to-1 multiplexer for signal <x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT> created at line 325.
    Found 32-bit comparator greater for signal <x_pos[31]_PWR_5_o_LessThan_2516_o> created at line 324
    Found 32-bit comparator greater for signal <y_pos[31]_PWR_5_o_LessThan_2517_o> created at line 324
    Found 32-bit comparator greater for signal <GND_5_o_x_pos[31]_LessThan_2518_o> created at line 324
    Found 32-bit comparator greater for signal <GND_5_o_y_pos[31]_LessThan_2519_o> created at line 324
    Found 8-bit comparator lessequal for signal <n2531> created at line 325
    Found 8-bit comparator equal for signal <n2536> created at line 361
    Found 12-bit comparator equal for signal <n2548> created at line 385
    Summary:
	inferred   2 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred 4968 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <fft_flow_4_no_fifos> synthesized.

Synthesizing Unit <vga_configurable>.
    Related source file is "/root/FPGA-MISC/FFT with VGA/vga_configurable.vhd".
        config = (96,16,48,640,'0',2,10,33,480,'0')
        red_width = 3
        green_width = 3
        blue_width = 2
    Found 10-bit register for signal <v_counter>.
    Found 10-bit register for signal <h_counter>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 1-bit register for signal <color_valid>.
    Found 11-bit register for signal <x_pos>.
    Found 10-bit register for signal <y_pos>.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_12_OUT> created at line 89.
    Found 10-bit adder for signal <v_counter[9]_GND_8_o_add_17_OUT> created at line 106.
    Found 10-bit adder for signal <h_counter[9]_GND_8_o_add_19_OUT> created at line 113.
    Found 10-bit subtractor for signal <GND_8_o_GND_8_o_sub_13_OUT<9:0>> created at line 89.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_11_OUT<10:0>> created at line 88.
    Found 10-bit comparator lessequal for signal <h_counter[9]_GND_8_o_LessThan_4_o> created at line 66
    Found 10-bit comparator lessequal for signal <v_counter[9]_GND_8_o_LessThan_5_o> created at line 73
    Found 10-bit comparator greater for signal <GND_8_o_h_counter[9]_LessThan_6_o> created at line 80
    Found 10-bit comparator greater for signal <h_counter[9]_PWR_12_o_LessThan_7_o> created at line 81
    Found 10-bit comparator greater for signal <GND_8_o_v_counter[9]_LessThan_8_o> created at line 82
    Found 10-bit comparator greater for signal <v_counter[9]_PWR_12_o_LessThan_9_o> created at line 83
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga_configurable> synthesized.

Synthesizing Unit <fft_flow_4_no_fifos_dcm>.
    Related source file is "/root/FPGA-MISC/FFT with VGA/ipcore_dir/fft_flow_4_no_fifos_dcm.vhd".
    Summary:
	no macro.
Unit <fft_flow_4_no_fifos_dcm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 7x7-bit multiplier                                    : 2
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 2
 14-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 537
 1-bit register                                        : 11
 10-bit register                                       : 3
 11-bit register                                       : 1
 12-bit register                                       : 2
 14-bit register                                       : 129
 16-bit register                                       : 1
 2-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 387
 9-bit register                                        : 1
# Comparators                                          : 13
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 12-bit comparator equal                               : 1
 32-bit comparator greater                             : 4
 8-bit comparator equal                                : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 2
 14-bit 128-to-1 multiplexer                           : 1
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 128-to-1 multiplexer                            : 1
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 256-to-1 multiplexer                            : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fft_flow_dds.ngc>.
Reading core <ipcore_dir/fft_burst_mode.ngc>.
Reading Secure Unit <blk0000012d>.
Reading core <ipcore_dir/sqrt_core.ngc>.
Reading Secure Unit <blk00000013>.
Loading core <fft_flow_dds> for timing and area information for instance <dds_inst>.
Loading core <fft_burst_mode> for timing and area information for instance <fft_instance>.
Loading core <sqrt_core> for timing and area information for instance <sqrt_inst>.

Synthesizing (advanced) Unit <fft_flow_4_no_fifos>.
The following registers are absorbed into counter <fft_ram_pos>: 1 register on signal <fft_ram_pos>.
	Multiplier <Mmult_n5749> in block <fft_flow_4_no_fifos> and adder/subtractor <Madd_fft_ram_pos[6]_fft_ram_pos[6]_add_1068_OUT> in block <fft_flow_4_no_fifos> are combined into a MAC<Maddsub_n5749>.
	The following registers are also absorbed by the MAC: <sqrt_in> in block <fft_flow_4_no_fifos>.
Unit <fft_flow_4_no_fifos> synthesized (advanced).

Synthesizing (advanced) Unit <vga_configurable>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <vga_configurable> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 7x7-to-14-bit MAC                                     : 1
# Multipliers                                          : 1
 7x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 5
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 7-bit up counter                                      : 1
# Registers                                            : 4971
 Flip-Flops                                            : 4971
# Comparators                                          : 13
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 12-bit comparator equal                               : 1
 32-bit comparator greater                             : 4
 8-bit comparator equal                                : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 5
 14-bit 128-to-1 multiplexer                           : 1
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 8-bit 128-to-1 multiplexer                            : 1
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 256-to-1 multiplexer                            : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <fft_scale_0> in Unit <fft_flow_4_no_fifos> is equivalent to the following FF/Latch, which will be removed : <fft_scale_8> 
INFO:Xst:2261 - The FF/Latch <fft_scale_1> in Unit <fft_flow_4_no_fifos> is equivalent to the following FF/Latch, which will be removed : <fft_scale_9> 
INFO:Xst:2261 - The FF/Latch <fft_scale_2> in Unit <fft_flow_4_no_fifos> is equivalent to the following FF/Latch, which will be removed : <fft_scale_10> 
INFO:Xst:2261 - The FF/Latch <fft_scale_3> in Unit <fft_flow_4_no_fifos> is equivalent to the following FF/Latch, which will be removed : <fft_scale_11> 
INFO:Xst:2261 - The FF/Latch <fft_scale_4> in Unit <fft_flow_4_no_fifos> is equivalent to the following FF/Latch, which will be removed : <fft_scale_12> 
INFO:Xst:2261 - The FF/Latch <fft_scale_5> in Unit <fft_flow_4_no_fifos> is equivalent to the following FF/Latch, which will be removed : <fft_scale_13> 
INFO:Xst:2261 - The FF/Latch <fft_scale_6> in Unit <fft_flow_4_no_fifos> is equivalent to the following FF/Latch, which will be removed : <fft_scale_14> 
INFO:Xst:2261 - The FF/Latch <fft_scale_7> in Unit <fft_flow_4_no_fifos> is equivalent to the following FF/Latch, which will be removed : <fft_scale_15> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <fft_state[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 fft_wait_for_rfd | 000
 fft_load         | 001
 fft_stall        | 010
 fft_wait_for_dv  | 011
 fft_unload       | 100
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <mag_state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 mag_1 | 0
 mag_2 | unreached
 mag_3 | unreached
 mag_4 | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <master_state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 startup | 00
 sample  | 01
 fft     | 10
 mag     | 11
---------------------
INFO:Xst:1901 - Instance dcm_instance/pll_base_inst in unit dcm_instance/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <blue_in_0> in Unit <fft_flow_4_no_fifos> is equivalent to the following FF/Latch, which will be removed : <blue_in_1> 
INFO:Xst:2261 - The FF/Latch <scale_changer_process.toggle> in Unit <fft_flow_4_no_fifos> is equivalent to the following FF/Latch, which will be removed : <dds_changer_process.toggle> 

Optimizing unit <fft_flow_4_no_fifos> ...

Optimizing unit <vga_configurable> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fft_flow_4_no_fifos, actual ratio is 94.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4994
 Flip-Flops                                            : 4994

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fft_flow_4_no_fifos.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3181
#      GND                         : 23
#      INV                         : 38
#      LUT1                        : 15
#      LUT2                        : 73
#      LUT3                        : 160
#      LUT4                        : 67
#      LUT5                        : 42
#      LUT6                        : 2090
#      MUXCY                       : 109
#      MUXF7                       : 305
#      MUXF8                       : 136
#      VCC                         : 22
#      XORCY                       : 101
# FlipFlops/Latches                : 5527
#      FD                          : 22
#      FDC                         : 17
#      FDCE                        : 4910
#      FDE                         : 306
#      FDRE                        : 240
#      FDS                         : 2
#      FDSE                        : 30
# RAMS                             : 3
#      RAMB8BWER                   : 3
# Shift Registers                  : 86
#      SRL16E                      : 66
#      SRLC16E                     : 20
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 49
#      IBUF                        : 21
#      IBUFG                       : 1
#      OBUF                        : 27
# DSPs                             : 6
#      DSP48A1                     : 6
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            5527  out of  18224    30%  
 Number of Slice LUTs:                 2571  out of   9112    28%  
    Number used as Logic:              2485  out of   9112    27%  
    Number used as Memory:               86  out of   2176     3%  
       Number used as SRL:               86

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7231
   Number with an unused Flip Flop:    1704  out of   7231    23%  
   Number with an unused LUT:          4660  out of   7231    64%  
   Number of fully used LUT-FF pairs:   867  out of   7231    11%  
   Number of unique control sets:       546

IO Utilization: 
 Number of IOs:                          49
 Number of bonded IOBs:                  49  out of    232    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      6  out of     32    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
dcm_instance/pll_base_inst/CLKOUT1 | BUFG                   | 43    |
dcm_instance/pll_base_inst/CLKOUT2 | BUFG                   | 5533  |
dcm_instance/pll_base_inst/CLKOUT0 | BUFG                   | 45    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 16.269ns (Maximum Frequency: 61.468MHz)
   Minimum input arrival time before clock: 6.693ns
   Maximum output required time after clock: 8.532ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_instance/pll_base_inst/CLKOUT1'
  Clock period: 4.724ns (frequency: 211.689MHz)
  Total number of paths / destination ports: 438 / 42
-------------------------------------------------------------------------
Delay:               4.724ns (Levels of Logic = 3)
  Source:            scale_changer_process.last_switches_1 (FF)
  Destination:       scale_changer_process.last_switches_0 (FF)
  Source Clock:      dcm_instance/pll_base_inst/CLKOUT1 rising
  Destination Clock: dcm_instance/pll_base_inst/CLKOUT1 rising

  Data Path: scale_changer_process.last_switches_1 to scale_changer_process.last_switches_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.944  scale_changer_process.last_switches_1 (scale_changer_process.last_switches_1)
     LUT6:I0->O            2   0.203   0.981  n253681 (n25368)
     LUT6:I0->O            2   0.203   0.617  n253683 (n2536)
     LUT2:I1->O            8   0.205   0.802  _n12057_inv1 (_n12057_inv)
     FDE:CE                    0.322          scale_changer_process.last_switches_0
    ----------------------------------------
    Total                      4.724ns (1.380ns logic, 3.344ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_instance/pll_base_inst/CLKOUT2'
  Clock period: 16.269ns (frequency: 61.468MHz)
  Total number of paths / destination ports: 21376801 / 10749
-------------------------------------------------------------------------
Delay:               16.269ns (Levels of Logic = 55)
  Source:            sqrt_inst/blk00000006 (FF)
  Destination:       sqrt_inst/blk000000c3 (FF)
  Source Clock:      dcm_instance/pll_base_inst/CLKOUT2 rising
  Destination Clock: dcm_instance/pll_base_inst/CLKOUT2 rising

  Data Path: sqrt_inst/blk00000006 to sqrt_inst/blk000000c3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.447   0.878  blk00000006 (sig0000005c)
     LUT2:I0->O            6   0.203   0.745  blk000000d1 (sig00000038)
     begin scope: 'sqrt_inst/blk00000085:B<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          13   0.180   0.933  sec_inst (sec_net)
     end scope: 'sqrt_inst/blk00000085:S<5>'
     LUT3:I2->O            2   0.205   0.617  blk000000ce (sig00000045)
     begin scope: 'sqrt_inst/blk0000004c:A<3>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          13   0.180   0.933  sec_inst (sec_net)
     end scope: 'sqrt_inst/blk0000004c:S<6>'
     LUT5:I4->O            3   0.205   0.651  blk000000df (sig0000004b)
     begin scope: 'sqrt_inst/blk00000013:A<4>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          13   0.180   0.933  sec_inst (sec_net)
     end scope: 'sqrt_inst/blk00000013:S<7>'
     LUT3:I2->O            2   0.205   0.617  blk000000c8 (sig00000037)
     begin scope: 'sqrt_inst/blk0000002e:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          16   0.180   1.005  sec_inst (sec_net)
     end scope: 'sqrt_inst/blk0000002e:S<8>'
     LUT3:I2->O            1   0.205   0.580  blk000000c4 (sig0000002a)
     begin scope: 'sqrt_inst/blk00000064:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          10   0.180   0.857  sec_inst (sec_net)
     end scope: 'sqrt_inst/blk00000064:S<9>'
     LUT3:I2->O            1   0.205   0.580  blk000000cb (sig00000016)
     begin scope: 'sqrt_inst/blk00000099:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.180   0.579  sec_inst (sec_net)
     end scope: 'sqrt_inst/blk00000099:S<10>'
     INV:I->O              1   0.206   0.579  blk000000e7 (sig0000003b)
     FDE:D                     0.102          blk000000c3
    ----------------------------------------
    Total                     16.269ns (5.781ns logic, 10.488ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_instance/pll_base_inst/CLKOUT0'
  Clock period: 9.092ns (frequency: 109.984MHz)
  Total number of paths / destination ports: 2917 / 76
-------------------------------------------------------------------------
Delay:               9.092ns (Levels of Logic = 8)
  Source:            vga_instance/x_pos_1 (FF)
  Destination:       blue_in_0 (FF)
  Source Clock:      dcm_instance/pll_base_inst/CLKOUT0 rising
  Destination Clock: dcm_instance/pll_base_inst/CLKOUT0 rising

  Data Path: vga_instance/x_pos_1 to blue_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q           256   0.447   2.431  vga_instance/x_pos_1 (vga_instance/x_pos_1)
     LUT6:I0->O            1   0.203   0.827  Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1324 (Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1324)
     LUT6:I2->O            1   0.203   0.827  Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_87 (Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_87)
     LUT6:I2->O            1   0.203   0.000  Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_32 (Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_32)
     MUXF7:I1->O           1   0.140   0.924  Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7_1 (x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT<2>)
     LUT6:I1->O            1   0.203   0.808  x_pos[6]_y_pos[7]_LessThan_2521_o2 (x_pos[6]_y_pos[7]_LessThan_2521_o1)
     LUT3:I0->O            1   0.205   0.580  x_pos[6]_y_pos[7]_LessThan_2521_o11 (x_pos[6]_y_pos[7]_LessThan_2521_o11)
     LUT5:I4->O            1   0.205   0.580  x_pos[6]_y_pos[7]_LessThan_2521_o12 (x_pos[6]_y_pos[7]_LessThan_2521_o2)
     LUT6:I5->O            1   0.205   0.000  GND_5_o_GND_5_o_mux_2522_OUT<0> (GND_5_o_GND_5_o_mux_2522_OUT<0>)
     FDC:D                     0.102          blue_in_0
    ----------------------------------------
    Total                      9.092ns (2.116ns logic, 6.976ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dcm_instance/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 519 / 105
-------------------------------------------------------------------------
Offset:              6.152ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       dds_changer_process.last_input_0 (FF)
  Destination Clock: dcm_instance/pll_base_inst/CLKOUT1 rising

  Data Path: rst to dds_changer_process.last_input_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          4943   1.222   3.498  rst_IBUF (rst_IBUF)
     LUT5:I0->O           12   0.203   0.908  _n12060_inv1 (_n12060_inv)
     FDE:CE                    0.322          dds_changer_process.last_input_0
    ----------------------------------------
    Total                      6.152ns (1.747ns logic, 4.405ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dcm_instance/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 4909 / 4907
-------------------------------------------------------------------------
Offset:              6.693ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       fft_xn_re_0 (FF)
  Destination Clock: dcm_instance/pll_base_inst/CLKOUT2 rising

  Data Path: rst to fft_xn_re_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          4943   1.222   3.258  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.203   0.684  _n12013_inv_SW0 (N18)
     LUT6:I4->O            8   0.203   0.802  _n12013_inv (_n12013_inv)
     FDE:CE                    0.322          fft_xn_re_0
    ----------------------------------------
    Total                      6.693ns (1.950ns logic, 4.743ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dcm_instance/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              6.485ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       vga_instance/y_pos_9 (FF)
  Destination Clock: dcm_instance/pll_base_inst/CLKOUT0 rising

  Data Path: rst to vga_instance/y_pos_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          4943   1.222   3.518  rst_IBUF (rst_IBUF)
     LUT6:I0->O           21   0.203   1.113  vga_instance/_n00791 (vga_instance/_n0079)
     FDSE:S                    0.430          vga_instance/x_pos_0
    ----------------------------------------
    Total                      6.485ns (1.855ns logic, 4.630ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dcm_instance/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 45 / 17
-------------------------------------------------------------------------
Offset:              8.532ns (Levels of Logic = 4)
  Source:            dds_inst/blk00000004 (RAM)
  Destination:       sine_out<7> (PAD)
  Source Clock:      dcm_instance/pll_base_inst/CLKOUT2 rising

  Data Path: dds_inst/blk00000004 to sine_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO0    7   1.650   1.118  blk00000004 (sine<0>)
     end scope: 'dds_inst:sine<0>'
     LUT6:I1->O            2   0.203   0.721  Madd_sine_out_cy<5>11 (Madd_sine_out_cy<5>)
     LUT3:I1->O          257   0.203   2.066  Madd_sine_out_xor<7>11 (sine_out_7_OBUF)
     OBUF:I->O                 2.571          sine_out_7_OBUF (sine_out<7>)
    ----------------------------------------
    Total                      8.532ns (4.627ns logic, 3.905ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dcm_instance/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              4.521ns (Levels of Logic = 2)
  Source:            vga_instance/color_valid (FF)
  Destination:       blue<1> (PAD)
  Source Clock:      dcm_instance/pll_base_inst/CLKOUT0 rising

  Data Path: vga_instance/color_valid to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.684  vga_instance/color_valid (vga_instance/color_valid)
     LUT2:I0->O            2   0.203   0.616  vga_instance/Mmux_blue11 (blue_0_OBUF)
     OBUF:I->O                 2.571          blue_0_OBUF (blue<0>)
    ----------------------------------------
    Total                      4.521ns (3.221ns logic, 1.300ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock dcm_instance/pll_base_inst/CLKOUT0
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
dcm_instance/pll_base_inst/CLKOUT0|    9.092|         |         |         |
dcm_instance/pll_base_inst/CLKOUT2|    7.488|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dcm_instance/pll_base_inst/CLKOUT1
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
dcm_instance/pll_base_inst/CLKOUT1|    4.724|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dcm_instance/pll_base_inst/CLKOUT2
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
dcm_instance/pll_base_inst/CLKOUT1|    2.558|         |         |         |
dcm_instance/pll_base_inst/CLKOUT2|   16.269|         |         |         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 39.82 secs
 
--> 


Total memory usage is 451696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :   20 (   0 filtered)

