{
  "basics": {
    "name": "Wen Chieh Lo",
    "image": "prof_pic.jpg",
    "email": "jack910817@gmail.com",
    "phone": "+886 978428236",
    "url": "",
    "summary": "Currently Applying ECE/CSE program for 2025 Fall"
  },
  "education": [
    {
      "institution": "National Taiwan University",
      "location": "Taipei, Taiwan",
      "area": "VLSI / Computer Architecture",
      "studyType": "B.S. in Electrical Eningeering  (3.99 / 4.30)",
      "startDate": "2020-09-01",
      "endDate": "2024-06-30",
      "score": "3.99",
      "courses": [
        "Computer-aided VLSI System Design",
        "Computer Architecture",
        "Digital Circuit Design Lab",
        "Integrated Circuit Design",
        "Operating System",
        "Algorithm",
        "Data Structure",
        "Computer Vision",
        "Machine Learning",
        "Linear Algebra",
        "Discrete Math",
        "CUDA Parallel Programming"
      ]
    }
  ],
  "work": [
    {
      "name": "Prof. Yi-Chang Lu's Lab, National Taiwan University",
      "position": "Undergraduate Researcher",
      "startDate": "2023-02-30",
      "endDate": "2024-06-31",
      "summary": "Designing the first memory-efficient syncmer based end-to-end hardware accelerated genome sequence aligner",
      "highlights": [
        "Achieving over 10x speedup compared to minimap2 under TSMC 28nm proces",
        "Proposed the first-ever hardware-friendly syncmer extraction hardware, utilizing FIFO and a 2-stage buffer to enable
pipelined dual-parameter offset syncmer extraction.",
        "Performed bitwidth reduction for alignment traceback, optimizing spliced alignment by storing traceback information
with only 5 bits and using a heuristic to omit intermediate storage for long introns, reducing over 98% of memory
usage."
      ]
    },
    {
      "name": "MediaTek Inc. Taipei",
      "position": "Digital IC Design Summer Intern",
      "startDate": "2023-07-01",
      "endDate": "2023-08-31",
      "summary": "Designing NoC IP low-power clock control flow using clock management IP",
      "highlights": [
        "Designed an automatic power-saving SPEC for the clock tree in NoC System Modules",
        "Utilized Verdi for module behavior tracing."
      ]
    },
    {
      "name": "Prof. Ryan Kastner's Lab, UC San Diego",
      "position": "Undergraduate Researcher",
      "startDate": "2022-07-01",
      "endDate": "2022-08-31",
      "summary": "Developed an automatic bitwidth selection feature for the HLS4ML, a real-time Machine Learning Model Inference toolkit. ",
      "highlights": [
        "We provide optimized accumulator bitwidths for both Fully Connected and Convolutional layers, leveraging the wrap-around property to ensure efficient resource utilization and overflow prevention.",
        "Established precision bounds (Pessimistic, Conservative, and Optimistic) based on weight data, input data, and kernel specifications, using a custom method to enable flexible bitwidth configurations for diverse neural network architectures."
      ]
    }

  ],
  "awards": [
    {
      "title": "2021 Xilinx PYNQ AI/IoT Hackathon 2nd Place",
      "summary": "Project Topic: An Efficient Approach for Traffic Flow Detection and Tracking"
    }
  ],
  "publications": [
    {
      "name": "Zur Elektrodynamik bewegter Körper",
      "publisher": "Annalen der Physik",
      "releaseDate": "1905-06-30",
      "url": "",
      "summary": "It concerned an interpretation of the Michelson–Morley experiment and the properties of light and time. Special relativity incorporates the principle that the speed of light is the same for all inertial observers regardless of the state of motion of the source."
    }
  ],
  "skills": [
    {
      "name": "Programming Languages",
      "keywords": ["Verilog", "System Verilog", "Python", "C++", "Matlab", "Perl"]
    },
    {
      "name": "Tools",
      "keywords": ["Verdi", "Design Vision", "Innovus", "PrimeTime", "Quartus FPGA", "Riffa"]
    }
  ]
}
