#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  9 16:00:33 2025
# Process ID: 7860
# Current directory: F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/system_wrapper.vds
# Journal file: F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/Ming_Jian/16QAM/16M_16QAM/ipdef'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/VIVADO2019.2/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.cache/ip 
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_uiFDMA_0_0
design_1_uifdma_dbuf_0_0
design_1_ad9361_if_idelay_0_0
design_1_axi_lite_0_0

Command: synth_design -top system_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1046.594 ; gain = 234.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/system_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'top_receive' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/top_receive.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (1#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_2' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/fifo_generator_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_2' (2#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/fifo_generator_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_1' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/fir_compiler_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_1' (3#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/fir_compiler_1_stub.v:6]
WARNING: [Synth 8-689] width (29) of port connection 'm_axis_data_tdata' does not match port width (32) of module 'fir_compiler_1' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/top_receive.v:111]
WARNING: [Synth 8-7023] instance 'u_fir_I' of module 'fir_compiler_1' has 6 connections declared, but only 4 given [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/top_receive.v:104]
WARNING: [Synth 8-689] width (29) of port connection 'm_axis_data_tdata' does not match port width (32) of module 'fir_compiler_1' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/top_receive.v:121]
WARNING: [Synth 8-7023] instance 'u_fir_Q' of module 'fir_compiler_1' has 6 connections declared, but only 4 given [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/top_receive.v:114]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_3' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/fifo_generator_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_3' (4#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/fifo_generator_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FpgaPhase' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/FpgaPhase.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk1' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/clk1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clk1' (5#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/clk1.v:22]
INFO: [Synth 8-6157] synthesizing module 'FpgaGardner' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/FpgaGardner.v:27]
INFO: [Synth 8-6157] synthesizing module 'gnco' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/gnco.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gnco' (6#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/gnco.v:24]
INFO: [Synth 8-6157] synthesizing module 'InterpolateFilter1' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/InterpolateFilter1.v:10]
INFO: [Synth 8-6157] synthesizing module 'mult18_32' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/mult18_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult18_32' (7#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/mult18_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InterpolateFilter1' (8#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/InterpolateFilter1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ErrorLp' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/ErrorLp.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ErrorLp' (9#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/ErrorLp.v:16]
WARNING: [Synth 8-3848] Net u in module/entity FpgaGardner does not have driver. [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/FpgaGardner.v:37]
WARNING: [Synth 8-3848] Net w in module/entity FpgaGardner does not have driver. [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/FpgaGardner.v:39]
INFO: [Synth 8-6155] done synthesizing module 'FpgaGardner' (10#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/FpgaGardner.v:27]
WARNING: [Synth 8-7023] instance 'u0' of module 'FpgaGardner' has 21 connections declared, but only 10 given [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/FpgaPhase.v:51]
INFO: [Synth 8-6157] synthesizing module 'length_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/length_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult_18x18' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/mult_18x18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_18x18' (11#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/mult_18x18_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_36x1024' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/fifo_36x1024_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_36x1024' (12#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/fifo_36x1024_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element valid_legnth_reg was removed.  [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/length_0.v:62]
INFO: [Synth 8-6155] done synthesizing module 'length_0' (13#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/length_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'complex_mult' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/complex_mult.v:23]
INFO: [Synth 8-6157] synthesizing module 'cmpy_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/cmpy_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cmpy_0' (14#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/cmpy_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cmpy_1' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/cmpy_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cmpy_1' (15#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/cmpy_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'complex_mult' (16#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/complex_mult.v:23]
INFO: [Synth 8-6157] synthesizing module 'sum_cordic' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/sum_cordic.v:23]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (17#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'div0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/div0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div0' (18#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/div0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sum_cordic' (19#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/sum_cordic.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'cordic_1' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/cordic_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_1' (20#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/cordic_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (21#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FpgaPhase' (22#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/FpgaPhase.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'reg_div' does not match port width (18) of module 'FpgaPhase' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/top_receive.v:178]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_4' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/fifo_generator_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_4' (23#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/fifo_generator_4_stub.v:6]
WARNING: [Synth 8-3848] Net u in module/entity top_receive does not have driver. [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/top_receive.v:45]
WARNING: [Synth 8-3848] Net e in module/entity top_receive does not have driver. [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/top_receive.v:46]
WARNING: [Synth 8-3848] Net w in module/entity top_receive does not have driver. [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/top_receive.v:47]
WARNING: [Synth 8-3848] Net yik in module/entity top_receive does not have driver. [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/top_receive.v:48]
WARNING: [Synth 8-3848] Net yqk in module/entity top_receive does not have driver. [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/top_receive.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_receive' (24#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/top_receive.v:23]
WARNING: [Synth 8-7023] instance 'm_top_receive' of module 'top_receive' has 24 connections declared, but only 19 given [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/system_wrapper.v:179]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_R' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/blk_mem_gen_R_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_R' (25#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/blk_mem_gen_R_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_I' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/blk_mem_gen_I_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_I' (26#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/blk_mem_gen_I_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (27#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/system_wrapper.v:324]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (28#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ad9361_if_idelay_0_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_ad9361_if_idelay_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ad9361_if_idelay_0_0' (29#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_ad9361_if_idelay_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:990]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:3062]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (30#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (31#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (32#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:3062]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (33#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:990]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:1370]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1FDLJBY' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:2201]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1FDLJBY' (34#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:2201]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_NZRVUN' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:2347]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_NZRVUN' (35#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:2347]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1GFU8IL' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:2493]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1GFU8IL' (36#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:2493]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_N7UN3W' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:2625]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_N7UN3W' (37#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:2625]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HS4N6K' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:2757]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (38#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HS4N6K' (39#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:2757]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (40#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (12) of module 'design_1_xbar_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:2162]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (12) of module 'design_1_xbar_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:2166]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_0' (41#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:1370]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_lite_0_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_axi_lite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_lite_0_0' (42#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_axi_lite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dds_compiler_0_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_dds_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dds_compiler_0_0' (43#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_dds_compiler_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (44#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_axi_gpio_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'gpio_user_rstn' of module 'design_1_axi_gpio_0_0' has 22 connections declared, but only 21 given [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:718]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_0' (45#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_axi_gpio_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'gpio_user_start' of module 'design_1_axi_gpio_1_0' has 22 connections declared, but only 21 given [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:740]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (46#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 129 connections declared, but only 113 given [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:762]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (47#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:876]
INFO: [Synth 8-6157] synthesizing module 'design_1_uiFDMA_0_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_uiFDMA_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_uiFDMA_0_0' (48#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_uiFDMA_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'uiFDMA_0' of module 'design_1_uiFDMA_0_0' has 54 connections declared, but only 53 given [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:883]
INFO: [Synth 8-6157] synthesizing module 'design_1_uifdma_dbuf_0_0' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_uifdma_dbuf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_uifdma_dbuf_0_0' (49#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/.Xil/Vivado-7860-DESKTOP-44GDF0S/realtime/design_1_uifdma_dbuf_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'uifdma_dbuf_0' of module 'design_1_uifdma_dbuf_0_0' has 49 connections declared, but only 46 given [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:937]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (50#1) [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (51#1) [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (52#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (53#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm_top_receive'. This will prevent further optimization [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/system_wrapper.v:179]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila0_dg'. This will prevent further optimization [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/system_wrapper.v:324]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/system_wrapper.v:305]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_i'. This will prevent further optimization [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/system_wrapper.v:330]
WARNING: [Synth 8-3848] Net ad9361_clk_out_o in module/entity system_wrapper does not have driver. [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/system_wrapper.v:82]
WARNING: [Synth 8-3848] Net phase_data in module/entity system_wrapper does not have driver. [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/system_wrapper.v:114]
WARNING: [Synth 8-3848] Net phase_tvalid in module/entity system_wrapper does not have driver. [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/system_wrapper.v:112]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (54#1) [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/system_wrapper.v:40]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_HS4N6K has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_HS4N6K has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_N7UN3W has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_N7UN3W has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_N7UN3W has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_N7UN3W has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1GFU8IL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1GFU8IL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1GFU8IL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1GFU8IL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_NZRVUN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_NZRVUN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_NZRVUN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_NZRVUN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1FDLJBY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1FDLJBY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1FDLJBY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1FDLJBY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design complex_mult has unconnected port rst
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[31]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[30]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[29]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[28]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[27]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[26]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[25]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[24]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[23]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[22]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[21]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[20]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[19]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[18]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[17]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[16]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[15]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[14]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[13]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[12]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[11]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[10]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[9]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[8]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[7]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[6]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[5]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[4]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[3]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[2]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[1]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port u[0]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port w[31]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port w[30]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port w[29]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port w[28]
WARNING: [Synth 8-3331] design FpgaGardner has unconnected port w[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1128.777 ; gain = 316.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1128.777 ; gain = 316.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1128.777 ; gain = 316.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1128.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'system_i/design_1_i/processing_system7_0'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'system_i/design_1_i/processing_system7_0'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_uiFDMA_0_0/design_1_uiFDMA_0_0/design_1_uiFDMA_0_0_in_context.xdc] for cell 'system_i/design_1_i/uiFDMA_0'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_uiFDMA_0_0/design_1_uiFDMA_0_0/design_1_uiFDMA_0_0_in_context.xdc] for cell 'system_i/design_1_i/uiFDMA_0'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_uifdma_dbuf_0_0/design_1_uifdma_dbuf_0_0/design_1_uifdma_dbuf_0_0_in_context.xdc] for cell 'system_i/design_1_i/uifdma_dbuf_0'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_uifdma_dbuf_0_0/design_1_uifdma_dbuf_0_0/design_1_uifdma_dbuf_0_0_in_context.xdc] for cell 'system_i/design_1_i/uifdma_dbuf_0'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'system_i/design_1_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'system_i/design_1_i/axi_interconnect_1/xbar'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc] for cell 'system_i/design_1_i/ad9361_if_idelay_0'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc] for cell 'system_i/design_1_i/ad9361_if_idelay_0'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_lite_0_0/design_1_axi_lite_0_0/design_1_axi_lite_0_0_in_context.xdc] for cell 'system_i/design_1_i/axi_lite_0'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_lite_0_0/design_1_axi_lite_0_0/design_1_axi_lite_0_0_in_context.xdc] for cell 'system_i/design_1_i/axi_lite_0'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'system_i/design_1_i/gpio_user_rstn'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'system_i/design_1_i/gpio_user_rstn'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'system_i/design_1_i/gpio_user_start'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'system_i/design_1_i/gpio_user_start'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'system_i/design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'system_i/design_1_i/rst_ps7_0_100M'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_in_context.xdc] for cell 'system_i/design_1_i/dds_compiler_0'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_in_context.xdc] for cell 'system_i/design_1_i/dds_compiler_0'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila0_dg'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila0_dg'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4/fifo_generator_3_in_context.xdc] for cell 'm_top_receive/u_fifo4_I'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4/fifo_generator_3_in_context.xdc] for cell 'm_top_receive/u_fifo4_I'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4/fifo_generator_3_in_context.xdc] for cell 'm_top_receive/u_fifo4_Q'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4/fifo_generator_3_in_context.xdc] for cell 'm_top_receive/u_fifo4_Q'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'm_top_receive/u_pll'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'm_top_receive/u_pll'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1/fir_compiler_1_in_context.xdc] for cell 'm_top_receive/u_fir_I'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1/fir_compiler_1_in_context.xdc] for cell 'm_top_receive/u_fir_I'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1/fir_compiler_1_in_context.xdc] for cell 'm_top_receive/u_fir_Q'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1/fir_compiler_1_in_context.xdc] for cell 'm_top_receive/u_fir_Q'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2/fifo_generator_2_in_context.xdc] for cell 'm_top_receive/u_fifo_I'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2/fifo_generator_2_in_context.xdc] for cell 'm_top_receive/u_fifo_I'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2/fifo_generator_2_in_context.xdc] for cell 'm_top_receive/u_fifo_Q'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2/fifo_generator_2_in_context.xdc] for cell 'm_top_receive/u_fifo_Q'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3/fifo_generator_3_in_context.xdc] for cell 'm_top_receive/u_fifo3_I'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3/fifo_generator_3_in_context.xdc] for cell 'm_top_receive/u_fifo3_I'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3/fifo_generator_3_in_context.xdc] for cell 'm_top_receive/u_fifo3_Q'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3/fifo_generator_3_in_context.xdc] for cell 'm_top_receive/u_fifo3_Q'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/cmpy_0/cmpy_0/cmpy_0_in_context.xdc] for cell 'm_top_receive/u_phase/u1/u1'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/cmpy_0/cmpy_0/cmpy_0_in_context.xdc] for cell 'm_top_receive/u_phase/u1/u1'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/cmpy_1/cmpy_1/cmpy_1_in_context.xdc] for cell 'm_top_receive/u_phase/u1/u2'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/cmpy_1/cmpy_1/cmpy_1_in_context.xdc] for cell 'm_top_receive/u_phase/u1/u2'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'm_top_receive/u_phase/u2/s1'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'm_top_receive/u_phase/u2/s1'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/cordic_1/cordic_1/cordic_1_in_context.xdc] for cell 'm_top_receive/u_phase/f0/f2'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/cordic_1/cordic_1/cordic_1_in_context.xdc] for cell 'm_top_receive/u_phase/f0/f2'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/div0/div0/div0_in_context.xdc] for cell 'm_top_receive/u_phase/u2/s2'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/div0/div0/div0_in_context.xdc] for cell 'm_top_receive/u_phase/u2/s2'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/blk_mem_gen_R/blk_mem_gen_R/blk_mem_gen_R_in_context.xdc] for cell 'U_R'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/blk_mem_gen_R/blk_mem_gen_R/blk_mem_gen_R_in_context.xdc] for cell 'U_R'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/blk_mem_gen_I/blk_mem_gen_I/blk_mem_gen_I_in_context.xdc] for cell 'U_I'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/blk_mem_gen_I/blk_mem_gen_I/blk_mem_gen_I_in_context.xdc] for cell 'U_I'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult_18x18/mult_18x18/mult_18x18_in_context.xdc] for cell 'm_top_receive/u_phase/l0/l0'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult_18x18/mult_18x18/mult_18x18_in_context.xdc] for cell 'm_top_receive/u_phase/l0/l0'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult_18x18/mult_18x18/mult_18x18_in_context.xdc] for cell 'm_top_receive/u_phase/l0/l1'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult_18x18/mult_18x18/mult_18x18_in_context.xdc] for cell 'm_top_receive/u_phase/l0/l1'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult_18x18/mult_18x18/mult_18x18_in_context.xdc] for cell 'm_top_receive/u_phase/l0/l3'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult_18x18/mult_18x18/mult_18x18_in_context.xdc] for cell 'm_top_receive/u_phase/l0/l3'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult_18x18/mult_18x18/mult_18x18_in_context.xdc] for cell 'm_top_receive/u_phase/l0/l4'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult_18x18/mult_18x18/mult_18x18_in_context.xdc] for cell 'm_top_receive/u_phase/l0/l4'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_36x1024/fifo_36x1024/fifo_36x1024_in_context.xdc] for cell 'm_top_receive/u_phase/l0/l2'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_36x1024/fifo_36x1024/fifo_36x1024_in_context.xdc] for cell 'm_top_receive/u_phase/l0/l2'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_36x1024/fifo_36x1024/fifo_36x1024_in_context.xdc] for cell 'm_top_receive/u_phase/f0/f1'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/fifo_36x1024/fifo_36x1024/fifo_36x1024_in_context.xdc] for cell 'm_top_receive/u_phase/f0/f1'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult18_32/mult18_32/mult18_32_in_context.xdc] for cell 'm_top_receive/u_phase/u0/u2/u1'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult18_32/mult18_32/mult18_32_in_context.xdc] for cell 'm_top_receive/u_phase/u0/u2/u1'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult18_32/mult18_32/mult18_32_in_context.xdc] for cell 'm_top_receive/u_phase/u0/u2/u2'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult18_32/mult18_32/mult18_32_in_context.xdc] for cell 'm_top_receive/u_phase/u0/u2/u2'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult18_32/mult18_32/mult18_32_in_context.xdc] for cell 'm_top_receive/u_phase/u0/u2/u3'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult18_32/mult18_32/mult18_32_in_context.xdc] for cell 'm_top_receive/u_phase/u0/u2/u3'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult18_32/mult18_32/mult18_32_in_context.xdc] for cell 'm_top_receive/u_phase/u0/u3/u1'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult18_32/mult18_32/mult18_32_in_context.xdc] for cell 'm_top_receive/u_phase/u0/u3/u1'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult18_32/mult18_32/mult18_32_in_context.xdc] for cell 'm_top_receive/u_phase/u0/u3/u2'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult18_32/mult18_32/mult18_32_in_context.xdc] for cell 'm_top_receive/u_phase/u0/u3/u2'
Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult18_32/mult18_32/mult18_32_in_context.xdc] for cell 'm_top_receive/u_phase/u0/u3/u3'
Finished Parsing XDC File [f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/ip/mult18_32/mult18_32/mult18_32_in_context.xdc] for cell 'm_top_receive/u_phase/u0/u3/u3'
Parsing XDC File [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/fpga_pin.xdc]
Finished Parsing XDC File [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/fpga_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/fpga_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1260.191 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U_I' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U_R' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila0_dg' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'your_instance_name' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'm_top_receive/u_fifo3_I' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'm_top_receive/u_fifo3_Q' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'm_top_receive/u_fifo4_I' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'm_top_receive/u_fifo4_Q' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'm_top_receive/u_fifo_I' at clock pin 'wr_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'm_top_receive/u_fifo_Q' at clock pin 'wr_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '62.500' specified during out-of-context synthesis of instance 'm_top_receive/u_pll' at clock pin 'clk_in1' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/design_1_i/dds_compiler_0' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.207 ; gain = 450.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.207 ; gain = 450.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_clk_in_n. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_clk_in_n. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_clk_in_p. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_clk_in_p. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_data_in_n[0]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_data_in_n[0]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_data_in_n[1]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_data_in_n[1]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_data_in_n[2]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_data_in_n[2]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_data_in_n[3]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_data_in_n[3]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_data_in_n[4]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_data_in_n[4]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_data_in_n[5]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_data_in_n[5]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_data_in_p[0]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_data_in_p[0]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_data_in_p[1]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_data_in_p[1]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_data_in_p[2]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_data_in_p[2]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_data_in_p[3]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_data_in_p[3]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_data_in_p[4]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_data_in_p[4]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_data_in_p[5]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_data_in_p[5]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_frame_in_n. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_frame_in_n. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_rx_frame_in_p. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_rx_frame_in_p. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_clk_out_n. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_clk_out_n. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_clk_out_p. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_clk_out_p. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_data_out_n[0]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_data_out_n[0]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_data_out_n[1]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_data_out_n[1]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_data_out_n[2]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_data_out_n[2]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_data_out_n[3]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_data_out_n[3]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_data_out_n[4]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_data_out_n[4]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_data_out_n[5]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_data_out_n[5]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_data_out_p[0]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_data_out_p[0]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_data_out_p[1]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_data_out_p[1]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_data_out_p[2]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_data_out_p[2]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_data_out_p[3]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_data_out_p[3]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_data_out_p[4]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_data_out_p[4]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_data_out_p[5]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_data_out_p[5]. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_frame_out_n. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_frame_out_n. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_tx_frame_out_p. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_tx_frame_out_p. (constraint file  f:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0_in_context.xdc, line 64).
Applied set_property DONT_TOUCH = true for system_i/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/uiFDMA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/uifdma_dbuf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/ad9361_if_idelay_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/axi_lite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/gpio_user_rstn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/gpio_user_start. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/dds_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila0_dg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_fifo4_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_fifo4_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_fir_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_fir_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_fifo_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_fifo_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_fifo3_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_fifo3_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/u1/u1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/u1/u2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/u2/s1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/f0/f2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/u2/s2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_R. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/l0/l0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/l0/l1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/l0/l3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/l0/l4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/f0/f1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/l0/l2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/u0/u2/u1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/u0/u3/u1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/u0/u2/u2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/u0/u3/u2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/u0/u2/u3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_top_receive/u_phase/u0/u3/u3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.207 ; gain = 450.906
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/gnco.v:48]
INFO: [Synth 8-4471] merging register 'y_valid_reg' into 'w_en_reg' [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/fifo.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.207 ; gain = 450.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     85 Bit       Adders := 4     
	   3 Input     61 Bit       Adders := 4     
	   3 Input     48 Bit       Adders := 2     
	   4 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   5 Input     18 Bit       Adders := 2     
	   6 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               85 Bit    Registers := 2     
	               75 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Multipliers : 
	                61x61  Multipliers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gnco 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module InterpolateFilter1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 1     
	   5 Input     18 Bit       Adders := 1     
	   6 Input     18 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InterpolateFilter1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 1     
	   5 Input     18 Bit       Adders := 1     
	   6 Input     18 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ErrorLp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     61 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Multipliers : 
	                61x61  Multipliers := 2     
Module FpgaGardner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module length_0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sum_cordic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     85 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               85 Bit    Registers := 2     
	               75 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FpgaPhase 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module top_receive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/ErrorLp.v:132]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.srcs/sources_1/new/ErrorLp.v:131]
DSP Report: Generating DSP erq_tmp, operation Mode is: A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: PCIN+A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: PCIN+A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: PCIN+A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: PCIN+A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: PCIN+A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: PCIN+A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP erq_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: operator erq_tmp is absorbed into DSP erq_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: PCIN+A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: PCIN+A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: PCIN+A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: PCIN+A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: PCIN+A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: PCIN+A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: Generating DSP eri_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
DSP Report: operator eri_tmp is absorbed into DSP eri_tmp.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_top_receive/\u_phase/u0 /\u1/ut_reg[0] )
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/f0/reg_div_reg[0]' (FDCE) to 'm_top_receive/u_phase/f0/reg_div_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_top_receive/\u_phase/f0/reg_div_reg[1] )
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[1]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[2]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[3]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[4]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[5]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[6]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[7]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[8]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[9]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[9]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[10]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[10]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[11]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[12]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[13]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[14]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[15]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[16]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[16]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[17]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[18]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[19]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[20]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[21]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[22]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[23]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[24]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[25]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[26]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[27]' (FDSE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[28]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[29]' (FDSE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[30]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_top_receive/u_phase/u0/u3/uk_tmp_reg[31]' (FDRE) to 'm_top_receive/u_phase/u0/u2/uk_tmp_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1263.207 ; gain = 450.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ErrorLp     | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | PCIN+A*B       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | PCIN+A*B       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | PCIN+A*B       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | PCIN+A*B       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ErrorLp     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1263.207 ; gain = 450.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1263.531 ; gain = 451.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1299.207 ; gain = 486.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1303.035 ; gain = 490.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1303.035 ; gain = 490.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1303.035 ; gain = 490.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1303.035 ; gain = 490.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1303.035 ; gain = 490.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1303.035 ; gain = 490.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |clk_wiz_1                       |         1|
|2     |fifo_generator_2                |         2|
|3     |fir_compiler_1                  |         2|
|4     |fifo_generator_3                |         2|
|5     |fifo_generator_4                |         2|
|6     |fifo_36x1024                    |         2|
|7     |cordic_1                        |         1|
|8     |mult_18x18                      |         4|
|9     |mult18_32                       |         6|
|10    |cmpy_0                          |         1|
|11    |cmpy_1                          |         1|
|12    |cordic_0                        |         1|
|13    |div0                            |         1|
|14    |design_1_auto_ds_0              |         1|
|15    |design_1_auto_pc_0              |         1|
|16    |design_1_xbar_0                 |         1|
|17    |design_1_auto_pc_1              |         1|
|18    |design_1_ad9361_if_idelay_0_0   |         1|
|19    |design_1_axi_lite_0_0           |         1|
|20    |design_1_dds_compiler_0_0       |         1|
|21    |design_1_axi_gpio_0_0           |         1|
|22    |design_1_axi_gpio_1_0           |         1|
|23    |design_1_processing_system7_0_0 |         1|
|24    |design_1_rst_ps7_0_100M_0       |         1|
|25    |design_1_uiFDMA_0_0             |         1|
|26    |design_1_uifdma_dbuf_0_0        |         1|
|27    |blk_mem_gen_R                   |         1|
|28    |blk_mem_gen_I                   |         1|
|29    |fifo_generator_0                |         1|
|30    |ila_0                           |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |blk_mem_gen_I                   |     1|
|2     |blk_mem_gen_R                   |     1|
|3     |clk_wiz_1                       |     1|
|4     |cmpy_0                          |     1|
|5     |cmpy_1                          |     1|
|6     |cordic_0                        |     1|
|7     |cordic_1                        |     1|
|8     |design_1_ad9361_if_idelay_0_0   |     1|
|9     |design_1_auto_ds_0              |     1|
|10    |design_1_auto_pc_0              |     1|
|11    |design_1_auto_pc_1              |     1|
|12    |design_1_axi_gpio_0_0           |     1|
|13    |design_1_axi_gpio_1_0           |     1|
|14    |design_1_axi_lite_0_0           |     1|
|15    |design_1_dds_compiler_0_0       |     1|
|16    |design_1_processing_system7_0_0 |     1|
|17    |design_1_rst_ps7_0_100M_0       |     1|
|18    |design_1_uiFDMA_0_0             |     1|
|19    |design_1_uifdma_dbuf_0_0        |     1|
|20    |design_1_xbar_0                 |     1|
|21    |div0                            |     1|
|22    |fifo_36x1024                    |     1|
|23    |fifo_36x1024__2                 |     1|
|24    |fifo_generator_0                |     1|
|25    |fifo_generator_2                |     1|
|26    |fifo_generator_2__2             |     1|
|27    |fifo_generator_3                |     1|
|28    |fifo_generator_3__2             |     1|
|29    |fifo_generator_4                |     1|
|30    |fifo_generator_4__2             |     1|
|31    |fir_compiler_1                  |     1|
|32    |fir_compiler_1__2               |     1|
|33    |ila_0                           |     1|
|34    |mult18_32                       |     1|
|35    |mult18_32__2                    |     1|
|36    |mult18_32__3                    |     1|
|37    |mult18_32__4                    |     1|
|38    |mult18_32__5                    |     1|
|39    |mult18_32__6                    |     1|
|40    |mult_18x18                      |     1|
|41    |mult_18x18__4                   |     1|
|42    |mult_18x18__5                   |     1|
|43    |mult_18x18__6                   |     1|
|44    |BUFG                            |     1|
|45    |CARRY4                          |   277|
|46    |DSP48E1                         |    20|
|47    |LUT1                            |   161|
|48    |LUT2                            |  1078|
|49    |LUT3                            |   249|
|50    |LUT4                            |   226|
|51    |LUT5                            |    83|
|52    |LUT6                            |   104|
|53    |FDCE                            |  1106|
|54    |FDPE                            |     6|
|55    |FDRE                            |   147|
|56    |FDSE                            |     2|
|57    |IBUF                            |     1|
|58    |OBUF                            |    18|
|59    |OBUFT                           |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-------------------------+------------------------------+------+
|      |Instance                 |Module                        |Cells |
+------+-------------------------+------------------------------+------+
|1     |top                      |                              |  7271|
|2     |  m_top_receive          |top_receive                   |  4338|
|3     |    u_phase              |FpgaPhase                     |  4148|
|4     |      clock              |clk1                          |     4|
|5     |      f0                 |fifo                          |   138|
|6     |      l0                 |length_0                      |   612|
|7     |      u0                 |FpgaGardner                   |  2011|
|8     |        u1               |gnco                          |   141|
|9     |        u2               |InterpolateFilter1__xdcDup__1 |   572|
|10    |        u3               |InterpolateFilter1            |   542|
|11    |        u4               |ErrorLp                       |   720|
|12    |      u1                 |complex_mult                  |   324|
|13    |      u2                 |sum_cordic                    |  1021|
|14    |  system_i               |design_1_wrapper              |  2614|
|15    |    design_1_i           |design_1                      |  2614|
|16    |      axi_interconnect_0 |design_1_axi_interconnect_0_0 |   600|
|17    |        s00_couplers     |s00_couplers_imp_O7FAN0       |   600|
|18    |      axi_interconnect_1 |design_1_axi_interconnect_1_0 |   662|
|19    |        s00_couplers     |s00_couplers_imp_HS4N6K       |   177|
|20    |      xlconcat_0         |design_1_xlconcat_0_0         |     0|
+------+-------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1303.035 ; gain = 490.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 163 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1303.035 ; gain = 356.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1303.035 ; gain = 490.734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1315.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1315.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1315.109 ; gain = 813.461
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1315.109 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Ming_Jian/16QAM/16M_16QAM/zed_9361_1107_1Msys/zed_9361_1107_1Msys/zed_9361.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 16:01:23 2025...
