INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/lab5_muti_cpu/lab5.srcs/sources_1/ip/dist_mem_gen_0_1/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/lab5_muti_cpu/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/lab5_muti_cpu/lab5.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_DR
INFO: [VRFC 10-311] analyzing module B_DR
INFO: [VRFC 10-311] analyzing module ALU_DR
INFO: [VRFC 10-311] analyzing module MemData_DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/lab5_muti_cpu/lab5.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_3to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_4to1
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_32
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMem
INFO: [VRFC 10-311] analyzing module dMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/lab5_muti_cpu/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/lab5_muti_cpu/lab5.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module InsReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/lab5_muti_cpu/lab5.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft_1
INFO: [VRFC 10-311] analyzing module Shiftleft_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/lab5_muti_cpu/lab5.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/lab5_muti_cpu/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/lab5_muti_cpu/lab5.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
