-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.2
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity dateport_top is
    generic (
        RESET_ACTIVE_LOW :  integer := 1
    );
    port (
        aresetn : in  std_logic;
        aclk : in  std_logic
    );

-- attributes begin
-- attributes end
end entity;

architecture behav of dateport_top is
    component dateport is
        port (
            ap_rst_n : in  std_logic;
            ap_clk : in  std_logic
        );
    end component;

    component dateport_ap_rst_n_if is
        generic (
            RESET_ACTIVE_LOW :  integer);
        port (
            dout :  out std_logic;
            din :  in std_logic);
    end component;

    signal sig_dateport_ap_rst_n :  std_logic;

begin
    dateport_U  : component dateport
        port map (
            ap_rst_n => sig_dateport_ap_rst_n,
            ap_clk => aclk
        );

    ap_rst_n_if_U : component dateport_ap_rst_n_if
        generic map (
            RESET_ACTIVE_LOW => RESET_ACTIVE_LOW)
        port map (
            dout => sig_dateport_ap_rst_n,
            din => aresetn);

end architecture;

