{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589375214288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589375214299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 15:06:54 2020 " "Processing started: Wed May 13 15:06:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589375214299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375214299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAOutput -c VGAOutput " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAOutput -c VGAOutput" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375214299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589375214911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589375214911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaoutput.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgaoutput.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGAOutput " "Found entity 1: VGAOutput" {  } { { "VGAOutput.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOutput.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375227630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375227630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375228026 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/altpll0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375228026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgacontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGAController-Behavior " "Found design unit 1: VGAController-Behavior" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375228028 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375228028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgaout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGAOut-Behavior " "Found design unit 1: VGAOut-Behavior" {  } { { "VGAOut.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOut.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375228030 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAOut " "Found entity 1: VGAOut" {  } { { "VGAOut.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375228030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGAOutput " "Elaborating entity \"VGAOutput\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589375228070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:inst1 " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:inst1\"" {  } { { "VGAOutput.bdf" "inst1" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOutput.bdf" { { 384 728 920 560 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375228071 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n VGAController.vhd(39) " "VHDL Process Statement warning at VGAController.vhd(39): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "column VGAController.vhd(35) " "VHDL Process Statement warning at VGAController.vhd(35): inferring latch(es) for signal or variable \"column\", which holds its previous value in one or more paths through the process" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row VGAController.vhd(35) " "VHDL Process Statement warning at VGAController.vhd(35): inferring latch(es) for signal or variable \"row\", which holds its previous value in one or more paths through the process" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] VGAController.vhd(35) " "Inferred latch for \"row\[0\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] VGAController.vhd(35) " "Inferred latch for \"row\[1\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] VGAController.vhd(35) " "Inferred latch for \"row\[2\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] VGAController.vhd(35) " "Inferred latch for \"row\[3\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] VGAController.vhd(35) " "Inferred latch for \"row\[4\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] VGAController.vhd(35) " "Inferred latch for \"row\[5\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] VGAController.vhd(35) " "Inferred latch for \"row\[6\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] VGAController.vhd(35) " "Inferred latch for \"row\[7\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[8\] VGAController.vhd(35) " "Inferred latch for \"row\[8\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[9\] VGAController.vhd(35) " "Inferred latch for \"row\[9\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[10\] VGAController.vhd(35) " "Inferred latch for \"row\[10\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[11\] VGAController.vhd(35) " "Inferred latch for \"row\[11\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[12\] VGAController.vhd(35) " "Inferred latch for \"row\[12\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[13\] VGAController.vhd(35) " "Inferred latch for \"row\[13\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[0\] VGAController.vhd(35) " "Inferred latch for \"column\[0\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[1\] VGAController.vhd(35) " "Inferred latch for \"column\[1\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[2\] VGAController.vhd(35) " "Inferred latch for \"column\[2\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[3\] VGAController.vhd(35) " "Inferred latch for \"column\[3\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[4\] VGAController.vhd(35) " "Inferred latch for \"column\[4\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[5\] VGAController.vhd(35) " "Inferred latch for \"column\[5\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[6\] VGAController.vhd(35) " "Inferred latch for \"column\[6\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[7\] VGAController.vhd(35) " "Inferred latch for \"column\[7\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228072 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[8\] VGAController.vhd(35) " "Inferred latch for \"column\[8\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228073 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[9\] VGAController.vhd(35) " "Inferred latch for \"column\[9\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228073 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[10\] VGAController.vhd(35) " "Inferred latch for \"column\[10\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228073 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[11\] VGAController.vhd(35) " "Inferred latch for \"column\[11\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228073 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[12\] VGAController.vhd(35) " "Inferred latch for \"column\[12\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228073 "|VGAOutput|VGAController:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[13\] VGAController.vhd(35) " "Inferred latch for \"column\[13\]\" at VGAController.vhd(35)" {  } { { "VGAController.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAController.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228073 "|VGAOutput|VGAController:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "VGAOutput.bdf" "inst" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOutput.bdf" { { 352 432 672 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375228079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/altpll0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375228121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/altpll0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375228123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375228123 ""}  } { { "altpll0.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/altpll0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589375228123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375228170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375228170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375228171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAOut VGAOut:inst2 " "Elaborating entity \"VGAOut\" for hierarchy \"VGAOut:inst2\"" {  } { { "VGAOutput.bdf" "inst2" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOutput.bdf" { { 400 1208 1384 576 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375228173 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "redIn VGAOut.vhd(22) " "VHDL Process Statement warning at VGAOut.vhd(22): signal \"redIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGAOut.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOut.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589375228174 "|VGAOutput|VGAOut:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "greenIn VGAOut.vhd(23) " "VHDL Process Statement warning at VGAOut.vhd(23): signal \"greenIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGAOut.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOut.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589375228174 "|VGAOutput|VGAOut:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blueIn VGAOut.vhd(24) " "VHDL Process Statement warning at VGAOut.vhd(24): signal \"blueIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGAOut.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOut.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589375228174 "|VGAOutput|VGAOut:inst2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_blank VCC " "Pin \"n_blank\" is stuck at VCC" {  } { { "VGAOutput.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOutput.bdf" { { 488 952 1128 504 "n_blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589375229023 "|VGAOutput|n_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync GND " "Pin \"n_sync\" is stuck at GND" {  } { { "VGAOutput.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOutput.bdf" { { 504 952 1128 520 "n_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589375229023 "|VGAOutput|n_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589375229023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589375229095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589375229605 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375229605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589375229686 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589375229686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589375229686 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1589375229686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589375229686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589375229728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 13 15:07:09 2020 " "Processing ended: Wed May 13 15:07:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589375229728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589375229728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589375229728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375229728 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1589375230994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589375231001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 15:07:10 2020 " "Processing started: Wed May 13 15:07:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589375231001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589375231001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGAOutput -c VGAOutput " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGAOutput -c VGAOutput" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589375231001 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1589375231140 ""}
{ "Info" "0" "" "Project  = VGAOutput" {  } {  } 0 0 "Project  = VGAOutput" 0 0 "Fitter" 0 0 1589375231141 ""}
{ "Info" "0" "" "Revision = VGAOutput" {  } {  } 0 0 "Revision = VGAOutput" 0 0 "Fitter" 0 0 1589375231141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1589375231206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589375231206 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGAOutput EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"VGAOutput\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589375231212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589375231272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589375231272 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/db/altpll0_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589375231331 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/db/altpll0_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1589375231331 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589375231569 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589375231573 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375231643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375231643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375231643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375231643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375231643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375231643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375231643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375231643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375231643 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589375231643 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589375231645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589375231645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589375231645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589375231645 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589375231645 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589375231645 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_AB24 IOPAD_X115_Y5_N14 " "Can't place multiple pins assigned to pin location Pin_AB24 (IOPAD_X115_Y5_N14)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "redIn\[1\] Pin_AB24 IOPAD_X115_Y5_N14 " "Pin redIn\[1\] is assigned to pin location Pin_AB24 (IOPAD_X115_Y5_N14)" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { redIn[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "redIn\[1\]" } } } } { "VGAOutput.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOutput.bdf" { { 608 1272 1288 777 "redIn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589375231740 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "redIn\[0\] Pin_AB24 IOPAD_X115_Y5_N14 " "Pin redIn\[0\] is assigned to pin location Pin_AB24 (IOPAD_X115_Y5_N14)" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { redIn[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "redIn\[0\]" } } } } { "VGAOutput.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOutput.bdf" { { 608 1272 1288 777 "redIn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589375231740 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1589375231740 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_AB27 IOPAD_X115_Y18_N7 " "Can't place multiple pins assigned to pin location Pin_AB27 (IOPAD_X115_Y18_N7)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "greenIn\[1\] Pin_AB27 IOPAD_X115_Y18_N7 " "Pin greenIn\[1\] is assigned to pin location Pin_AB27 (IOPAD_X115_Y18_N7)" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { greenIn[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "greenIn\[1\]" } } } } { "VGAOutput.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOutput.bdf" { { 608 1288 1304 782 "greenIn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589375231740 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "greenIn\[0\] Pin_AB27 IOPAD_X115_Y18_N7 " "Pin greenIn\[0\] is assigned to pin location Pin_AB27 (IOPAD_X115_Y18_N7)" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { greenIn[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "greenIn\[0\]" } } } } { "VGAOutput.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOutput.bdf" { { 608 1288 1304 782 "greenIn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589375231740 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1589375231740 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_M21 IOPAD_X115_Y53_N14 " "Can't place multiple pins assigned to pin location Pin_M21 (IOPAD_X115_Y53_N14)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "blueIn\[1\] Pin_M21 IOPAD_X115_Y53_N14 " "Pin blueIn\[1\] is assigned to pin location Pin_M21 (IOPAD_X115_Y53_N14)" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { blueIn[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blueIn\[1\]" } } } } { "VGAOutput.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOutput.bdf" { { 608 1304 1320 776 "blueIn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589375231740 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "blueIn\[0\] Pin_M21 IOPAD_X115_Y53_N14 " "Pin blueIn\[0\] is assigned to pin location Pin_M21 (IOPAD_X115_Y53_N14)" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { blueIn[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blueIn\[0\]" } } } } { "VGAOutput.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/VGAOutput.bdf" { { 608 1304 1320 776 "blueIn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/VGAOutput/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589375231740 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1589375231740 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589375231740 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1589375231816 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 4 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4994 " "Peak virtual memory: 4994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589375231971 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 13 15:07:11 2020 " "Processing ended: Wed May 13 15:07:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589375231971 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589375231971 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589375231971 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589375231971 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589375232609 ""}
