Library ieee;
using ieee.std_logic_1164.all;

entity PCregister is
port(
  pcOld : in std_logic_vector(7 downto 0);
  clk: in std_logic;
  pcNew : out std_logic_vector(7 downto 0)
);
end PCregister;

architecture arch of PCregister
begin 
 process(clk)
 begin
	if(rising_edge(clk))
	 pcNew<= pcOld;
	end if;
 end process;
end arch;