INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:26:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 2.106ns (27.558%)  route 5.536ns (72.442%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1782, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y137        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y137        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=52, routed)          0.434     1.196    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X23Y137        LUT5 (Prop_lut5_I0_O)        0.043     1.239 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.239    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X23Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.490 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.490    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X23Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.539 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.539    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X23Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.684 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/O[3]
                         net (fo=9, routed)           0.254     1.938    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_4
    SLICE_X23Y136        LUT3 (Prop_lut3_I0_O)        0.120     2.058 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_6/O
                         net (fo=34, routed)          1.061     3.119    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_6_n_0
    SLICE_X44Y156        LUT6 (Prop_lut6_I5_O)        0.043     3.162 r  lsq1/handshake_lsq_lsq1_core/dataReg[20]_i_2/O
                         net (fo=2, routed)           0.469     3.631    lsq1/handshake_lsq_lsq1_core/dataReg[20]_i_2_n_0
    SLICE_X41Y155        LUT6 (Prop_lut6_I2_O)        0.043     3.674 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_12/O
                         net (fo=5, routed)           0.459     4.133    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_12_n_0
    SLICE_X38Y150        LUT4 (Prop_lut4_I3_O)        0.043     4.176 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=1, routed)           0.441     4.617    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X38Y148        LUT6 (Prop_lut6_I1_O)        0.043     4.660 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_5/O
                         net (fo=3, routed)           0.430     5.089    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_5_n_0
    SLICE_X38Y151        LUT5 (Prop_lut5_I4_O)        0.043     5.132 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_9/O
                         net (fo=3, routed)           0.319     5.451    load1/data_tehb/control/excRt_c5_reg[0]_0
    SLICE_X39Y151        LUT3 (Prop_lut3_I1_O)        0.043     5.494 r  load1/data_tehb/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.494    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X39Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.681 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.681    addf0/operator/ltOp_carry__2_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.808 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.405     6.213    addf0/operator/CO[0]
    SLICE_X40Y150        LUT2 (Prop_lut2_I0_O)        0.134     6.347 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.347    addf0/operator/p_1_in[0]
    SLICE_X40Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     6.569 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.569    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X40Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.721 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=5, routed)           0.463     7.184    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X42Y150        LUT5 (Prop_lut5_I1_O)        0.121     7.305 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.422     7.727    addf0/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X48Y150        LUT2 (Prop_lut2_I0_O)        0.043     7.770 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.380     8.150    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X49Y150        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1782, unset)         0.483     9.683    addf0/operator/RightShifterComponent/clk
    SLICE_X49Y150        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X49Y150        FDRE (Setup_fdre_C_R)       -0.295     9.352    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.352    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  1.202    




