Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr  9 20:30:59 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             589 |          136 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             220 |           63 |
| Yes          | No                    | No                     |             720 |          178 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
| Clock Signal |                                                                    Enable Signal                                                                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[64]_0[0] |                  |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state145                                                                                                             |                  |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_1ns_33ns_33_5_seq_1_U4/fn1_urem_1ns_33ns_33_5_seq_1_div_U/start0_reg_n_0                                                  |                  |               11 |             34 |         3.09 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                                               |                  |                9 |             46 |         5.11 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U2/fn1_urem_64ns_64ns_64_68_seq_1_div_U/fn1_urem_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[64]_0[0] |                  |               14 |             64 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                                               |                  |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state76                                                                                                              |                  |               13 |             64 |         4.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state8                                                                                                               |                  |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state77                                                                                                              |                  |               25 |             96 |         3.84 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/start0_reg_n_0                                              |                  |               22 |             96 |         4.36 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64ns_64ns_64_68_seq_1_U2/fn1_urem_64ns_64ns_64_68_seq_1_div_U/start0                                                      |                  |               30 |            128 |         4.27 |
|  ap_clk      |                                                                                                                                                     | ap_rst           |               63 |            220 |         3.49 |
|  ap_clk      |                                                                                                                                                     |                  |              136 |            593 |         4.36 |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


