{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"uart\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"attach_to_stdout\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::uart::attach_to_stdout"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"ioctl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"ioctl\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::ioctl::ioctl"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"ioctl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"uart\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::ioctl::uart"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"ioctl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"uart_get_flags\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::ioctl::uart_get_flags"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"ioctl\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"uart_set_flags\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::ioctl::uart_set_flags"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"flashable\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"from_raw\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::flashable::Firmware::from_raw"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"flashable\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"read_elf_via_disk\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::flashable::Firmware::read_elf_via_disk"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"flashable\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"read_elf\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::flashable::Firmware::read_elf"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"flashable\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"raw\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::flashable::Firmware::raw"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"flashable\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"raw_mut\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::flashable::Firmware::raw_mut"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"flashable\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"flash\"), disambiguator: 0 }]","has_unsafe":true,"name":"<sim::flashable::Firmware as sim::flashable::Flashable>::flash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"flashable\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"flash\"), disambiguator: 0 }]","has_unsafe":true,"name":"<T as sim::flashable::Flashable>::flash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 8 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::Status as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 7 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::Status as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 7 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::Status as std::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 6 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::Status as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 12 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::State as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 11 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::State as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 10 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","has_unsafe":true,"name":"<sim::State as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 9 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::State as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 19 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 19 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 18 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 17 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 16 }, DisambiguatedDefPathData { data: ValueNs(\"partial_cmp\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::cmp::PartialOrd>::partial_cmp"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 16 }, DisambiguatedDefPathData { data: ValueNs(\"lt\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::cmp::PartialOrd>::lt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 16 }, DisambiguatedDefPathData { data: ValueNs(\"le\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::cmp::PartialOrd>::le"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 16 }, DisambiguatedDefPathData { data: ValueNs(\"gt\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::cmp::PartialOrd>::gt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 16 }, DisambiguatedDefPathData { data: ValueNs(\"ge\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::cmp::PartialOrd>::ge"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 15 }, DisambiguatedDefPathData { data: ValueNs(\"cmp\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::cmp::Ord>::cmp"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 14 }, DisambiguatedDefPathData { data: ValueNs(\"hash\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::hash::Hash>::hash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"INTERRUPT_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags::INTERRUPT_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"TRANSFER_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags::TRANSFER_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"HALF_CARRY_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags::HALF_CARRY_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"SIGN_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags::SIGN_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"SIGNED_OVERFLOW_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags::SIGNED_OVERFLOW_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"NEGATIVE_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags::NEGATIVE_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"ZERO_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags::ZERO_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"CARRY_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags::CARRY_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"INTERRUPT_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as <sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"TRANSFER_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as <sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags>::TRANSFER_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"HALF_CARRY_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as <sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags>::HALF_CARRY_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"SIGN_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as <sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"SIGNED_OVERFLOW_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as <sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags>::SIGNED_OVERFLOW_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"NEGATIVE_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as <sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags>::NEGATIVE_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"ZERO_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as <sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 21 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"CARRY_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as <sim::StatusRegister as std::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 22 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::Binary>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 23 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::Octal>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 24 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::LowerHex>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 25 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::fmt::UpperHex>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"empty\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::empty"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::all"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"INTERRUPT_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::all::__BitFlags::INTERRUPT_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"TRANSFER_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::all::__BitFlags::TRANSFER_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"HALF_CARRY_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::all::__BitFlags::HALF_CARRY_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"SIGN_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::all::__BitFlags::SIGN_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"SIGNED_OVERFLOW_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::all::__BitFlags::SIGNED_OVERFLOW_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"NEGATIVE_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::all::__BitFlags::NEGATIVE_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"ZERO_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::all::__BitFlags::ZERO_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"__BitFlags\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"CARRY_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::all::__BitFlags::CARRY_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"INTERRUPT_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as sim::StatusRegister::all::__BitFlags>::INTERRUPT_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"TRANSFER_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as sim::StatusRegister::all::__BitFlags>::TRANSFER_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"HALF_CARRY_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as sim::StatusRegister::all::__BitFlags>::HALF_CARRY_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"SIGN_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as sim::StatusRegister::all::__BitFlags>::SIGN_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"SIGNED_OVERFLOW_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as sim::StatusRegister::all::__BitFlags>::SIGNED_OVERFLOW_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"NEGATIVE_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as sim::StatusRegister::all::__BitFlags>::NEGATIVE_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"ZERO_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as sim::StatusRegister::all::__BitFlags>::ZERO_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"all\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"CARRY_FLAG\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as sim::StatusRegister::all::__BitFlags>::CARRY_FLAG"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"bits\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::bits"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"from_bits\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::from_bits"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"from_bits_truncate\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::from_bits_truncate"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"is_empty\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::is_empty"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"is_all\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::is_all"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"intersects\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::intersects"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"contains\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::contains"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"insert\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::insert"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"remove\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::remove"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"toggle\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::toggle"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 26 }, DisambiguatedDefPathData { data: ValueNs(\"set\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::StatusRegister::set"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 27 }, DisambiguatedDefPathData { data: ValueNs(\"bitor\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::ops::BitOr>::bitor"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 28 }, DisambiguatedDefPathData { data: ValueNs(\"bitor_assign\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::ops::BitOrAssign>::bitor_assign"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 29 }, DisambiguatedDefPathData { data: ValueNs(\"bitxor\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::ops::BitXor>::bitxor"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 30 }, DisambiguatedDefPathData { data: ValueNs(\"bitxor_assign\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::ops::BitXorAssign>::bitxor_assign"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 31 }, DisambiguatedDefPathData { data: ValueNs(\"bitand\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::ops::BitAnd>::bitand"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 32 }, DisambiguatedDefPathData { data: ValueNs(\"bitand_assign\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::ops::BitAndAssign>::bitand_assign"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 33 }, DisambiguatedDefPathData { data: ValueNs(\"sub\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::ops::Sub>::sub"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 34 }, DisambiguatedDefPathData { data: ValueNs(\"sub_assign\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::ops::SubAssign>::sub_assign"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 35 }, DisambiguatedDefPathData { data: ValueNs(\"not\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::StatusRegister as std::ops::Not>::not"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 36 }, DisambiguatedDefPathData { data: ValueNs(\"extend\"), disambiguator: 0 }]","has_unsafe":true,"name":"<sim::StatusRegister as std::iter::Extend<sim::StatusRegister>>::extend"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 37 }, DisambiguatedDefPathData { data: ValueNs(\"from_iter\"), disambiguator: 0 }]","has_unsafe":true,"name":"<sim::StatusRegister as std::iter::FromIterator<sim::StatusRegister>>::from_iter"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"with_name\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::Avr::with_name"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"reset\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::Avr::reset"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"terminate\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::Avr::terminate"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"flash\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::Avr::flash"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"run_cycle\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::Avr::run_cycle"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"status\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::Avr::status"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"status_register\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::Avr::status_register"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"state\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::Avr::state"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"indefinitely_halted\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::Avr::indefinitely_halted"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"name\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::Avr::name"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"frequency\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::Avr::frequency"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"set_frequency\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::Avr::set_frequency"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"raw\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::Avr::raw"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"raw_mut\"), disambiguator: 0 }]","has_unsafe":true,"name":"sim::Avr::raw_mut"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"has_reset\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::Status::has_reset"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"initial\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::State::initial"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"is_running\"), disambiguator: 0 }]","has_unsafe":false,"name":"sim::State::is_running"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 3 }, DisambiguatedDefPathData { data: ValueNs(\"drop\"), disambiguator: 0 }]","has_unsafe":true,"name":"<sim::Avr as std::ops::Drop>::drop"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 4 }, DisambiguatedDefPathData { data: ValueNs(\"default\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::Status as std::default::Default>::default"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"sim\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 5 }, DisambiguatedDefPathData { data: ValueNs(\"from\"), disambiguator: 0 }]","has_unsafe":false,"name":"<sim::State as std::convert::From<i32>>::from"}
{"def_path":"[DisambiguatedDefPathData { data: ValueNs(\"open_firmware\"), disambiguator: 0 }]","has_unsafe":true,"name":"open_firmware"}
{"def_path":"[DisambiguatedDefPathData { data: ValueNs(\"main\"), disambiguator: 0 }]","has_unsafe":true,"name":"main"}
