Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Sun Mar  3 21:49:37 2024
| Host         : LAPTOP-D2TRK901 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file camera_vga_display_top_timing_summary_routed.rpt -pb camera_vga_display_top_timing_summary_routed.pb -rpx camera_vga_display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : camera_vga_display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       64          
DPIR-1     Warning           Asynchronous driver check                                         20          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (12)
6. checking no_output_delay (23)
7. checking multiple_clock (503)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (503)
--------------------------------
 There are 503 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.212        0.000                      0                 1483        0.059        0.000                      0                 1483        3.000        0.000                       0                   511  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
clk                                  {0.000 5.000}      10.000          100.000         
  clk_out2_clock_PLL_100_50_25MHz    {0.000 10.000}     20.000          50.000          
  clk_out3_clock_PLL_100_50_25MHz    {0.000 20.000}     40.000          25.000          
  clkfbout_clock_PLL_100_50_25MHz    {0.000 5.000}      10.000          100.000         
sys_clk_pin                          {0.000 5.000}      10.000          100.000         
  clk_out2_clock_PLL_100_50_25MHz_1  {0.000 10.000}     20.000          50.000          
  clk_out3_clock_PLL_100_50_25MHz_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clock_PLL_100_50_25MHz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out2_clock_PLL_100_50_25MHz         13.672        0.000                      0                   49        0.281        0.000                      0                   49        9.500        0.000                       0                   102  
  clk_out3_clock_PLL_100_50_25MHz         31.336        0.000                      0                  813        0.153        0.000                      0                  813       19.500        0.000                       0                   405  
  clkfbout_clock_PLL_100_50_25MHz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out2_clock_PLL_100_50_25MHz_1       13.674        0.000                      0                   49        0.281        0.000                      0                   49        9.500        0.000                       0                   102  
  clk_out3_clock_PLL_100_50_25MHz_1       31.340        0.000                      0                  813        0.153        0.000                      0                  813       19.500        0.000                       0                   405  
  clkfbout_clock_PLL_100_50_25MHz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clock_PLL_100_50_25MHz    clk_out2_clock_PLL_100_50_25MHz          9.666        0.000                      0                  627        0.108        0.000                      0                  627  
clk_out2_clock_PLL_100_50_25MHz_1  clk_out2_clock_PLL_100_50_25MHz         13.672        0.000                      0                   49        0.198        0.000                      0                   49  
clk_out3_clock_PLL_100_50_25MHz_1  clk_out2_clock_PLL_100_50_25MHz          9.669        0.000                      0                  627        0.111        0.000                      0                  627  
clk_out2_clock_PLL_100_50_25MHz    clk_out3_clock_PLL_100_50_25MHz          6.212        0.000                      0                   12        1.152        0.000                      0                   12  
clk_out2_clock_PLL_100_50_25MHz_1  clk_out3_clock_PLL_100_50_25MHz          6.212        0.000                      0                   12        1.152        0.000                      0                   12  
clk_out3_clock_PLL_100_50_25MHz_1  clk_out3_clock_PLL_100_50_25MHz         31.336        0.000                      0                  813        0.059        0.000                      0                  813  
clk_out2_clock_PLL_100_50_25MHz    clk_out2_clock_PLL_100_50_25MHz_1       13.672        0.000                      0                   49        0.198        0.000                      0                   49  
clk_out3_clock_PLL_100_50_25MHz    clk_out2_clock_PLL_100_50_25MHz_1        9.666        0.000                      0                  627        0.108        0.000                      0                  627  
clk_out3_clock_PLL_100_50_25MHz_1  clk_out2_clock_PLL_100_50_25MHz_1        9.669        0.000                      0                  627        0.111        0.000                      0                  627  
clk_out2_clock_PLL_100_50_25MHz    clk_out3_clock_PLL_100_50_25MHz_1        6.215        0.000                      0                   12        1.156        0.000                      0                   12  
clk_out3_clock_PLL_100_50_25MHz    clk_out3_clock_PLL_100_50_25MHz_1       31.336        0.000                      0                  813        0.059        0.000                      0                  813  
clk_out2_clock_PLL_100_50_25MHz_1  clk_out3_clock_PLL_100_50_25MHz_1        6.215        0.000                      0                   12        1.156        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                                                   
(none)                             clk_out3_clock_PLL_100_50_25MHz                                       
(none)                             clk_out3_clock_PLL_100_50_25MHz_1                                     
(none)                             clkfbout_clock_PLL_100_50_25MHz                                       
(none)                             clkfbout_clock_PLL_100_50_25MHz_1                                     
(none)                                                                clk_out2_clock_PLL_100_50_25MHz    
(none)                                                                clk_out2_clock_PLL_100_50_25MHz_1  
(none)                                                                clk_out3_clock_PLL_100_50_25MHz    
(none)                                                                clk_out3_clock_PLL_100_50_25MHz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_PLL_100_50_25MHz
  To Clock:  clk_out2_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       13.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.672ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.580ns (10.010%)  route 5.214ns (89.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.961     3.467    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124     3.591 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_96/O
                         net (fo=1, routed)           1.253     4.844    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_70
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.959    
                         clock uncertainty           -0.084    18.875    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.515    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                 13.672    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.613ns (11.188%)  route 4.866ns (88.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.975     3.481    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.157     3.638 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_104/O
                         net (fo=1, routed)           0.891     4.529    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_74
    RAMB36_X0Y14         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.465    18.470    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.953    
                         clock uncertainty           -0.084    18.869    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    18.278    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.278    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.931ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.580ns (10.502%)  route 4.943ns (89.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.975     3.481    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124     3.605 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_98/O
                         net (fo=1, routed)           0.968     4.572    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_71
    RAMB36_X0Y15         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.459    18.464    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.947    
                         clock uncertainty           -0.084    18.863    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.503    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                 13.931    

Slack (MET) :             14.006ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 0.609ns (11.595%)  route 4.643ns (88.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.961     3.467    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.153     3.620 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_154/O
                         net (fo=1, routed)           0.682     4.302    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99
    RAMB36_X0Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.470    18.475    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.958    
                         clock uncertainty           -0.084    18.874    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.567    18.307    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.307    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 14.006    

Slack (MET) :             14.142ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.580ns (10.906%)  route 4.738ns (89.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.806     3.312    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/pwropt
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.124     3.436 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_102/O
                         net (fo=1, routed)           0.932     4.368    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_73
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.465    18.470    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.953    
                         clock uncertainty           -0.084    18.869    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.509    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 14.142    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.608ns (12.168%)  route 4.389ns (87.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          3.448     2.953    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.152     3.105 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_128/O
                         net (fo=1, routed)           0.941     4.046    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_86
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.477    18.482    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.965    
                         clock uncertainty           -0.084    18.881    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568    18.313    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.313    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.670ns (13.833%)  route 4.173ns (86.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.556    -0.956    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          3.438     3.000    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X58Y54         LUT4 (Prop_lut4_I0_O)        0.152     3.152 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_140/O
                         net (fo=1, routed)           0.736     3.888    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_92
    RAMB36_X2Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.480    18.485    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.968    
                         clock uncertainty           -0.084    18.884    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    18.322    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.322    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                 14.435    

Slack (MET) :             14.442ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.574ns (11.903%)  route 4.248ns (88.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          3.602     3.107    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.118     3.225 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_130/O
                         net (fo=1, routed)           0.646     3.872    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_87
    RAMB36_X1Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.959    
                         clock uncertainty           -0.084    18.875    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    18.313    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.313    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                 14.442    

Slack (MET) :             14.593ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.608ns (13.069%)  route 4.044ns (86.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          3.416     2.922    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y62          LUT4 (Prop_lut4_I2_O)        0.152     3.074 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_152/O
                         net (fo=1, routed)           0.628     3.702    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_98
    RAMB36_X0Y12         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.474    18.479    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.962    
                         clock uncertainty           -0.084    18.878    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.584    18.294    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.294    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 14.593    

Slack (MET) :             14.625ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.642ns (13.228%)  route 4.212ns (86.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.556    -0.956    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          3.438     3.000    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X58Y54         LUT4 (Prop_lut4_I0_O)        0.124     3.124 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_132/O
                         net (fo=1, routed)           0.774     3.898    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_88
    RAMB36_X2Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.479    18.484    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.967    
                         clock uncertainty           -0.084    18.883    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.523    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                 14.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.282    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.828    -0.862    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.059    -0.563    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.035%)  route 0.211ns (59.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.211    -0.270    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.828    -0.862    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.070    -0.552    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.987%)  route 0.251ns (64.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=33, routed)          0.251    -0.231    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.827    -0.863    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.060    -0.528    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.466%)  route 0.268ns (65.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.268    -0.213    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X36Y35         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.827    -0.863    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y35         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.070    -0.518    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.415%)  route 0.299ns (64.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.557    -0.624    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          0.299    -0.161    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X44Y38         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.832    -0.858    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y38         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.070    -0.513    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.212ns (31.135%)  route 0.469ns (68.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    SLICE_X52Y18         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/Q
                         net (fo=3, routed)           0.160    -0.299    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/pwropt
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.048    -0.251 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_79/O
                         net (fo=1, routed)           0.309     0.059    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_63
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.867    -0.822    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.030    -0.518    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.960%)  route 0.663ns (76.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    SLICE_X52Y18         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/Q
                         net (fo=3, routed)           0.356    -0.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_61
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.045    -0.058 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_77/O
                         net (fo=1, routed)           0.307     0.250    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_62
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.442    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.209ns (19.118%)  route 0.884ns (80.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.557    -0.624    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          0.731     0.271    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X48Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.316 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_126/O
                         net (fo=1, routed)           0.153     0.469    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_85
    RAMB36_X1Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.235    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.177%)  route 0.736ns (79.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.556    -0.625    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    SLICE_X48Y21         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=3, routed)           0.522     0.038    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.045     0.083 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_72/O
                         net (fo=1, routed)           0.213     0.296    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_59
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.442    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.207ns (23.272%)  route 0.682ns (76.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    SLICE_X52Y18         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/Q
                         net (fo=3, routed)           0.356    -0.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/pwropt
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.060 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_81/O
                         net (fo=1, routed)           0.327     0.267    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_64
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.030    -0.506    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.773    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock_PLL_100_50_25MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y2      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y2      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y3      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y3      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y38     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y38     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y38     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y38     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       31.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.950ns (36.314%)  route 5.174ns (63.686%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.087     7.223    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y14          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.950ns (36.314%)  route 5.174ns (63.686%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.087     7.223    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y14          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.950ns (36.314%)  route 5.174ns (63.686%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.087     7.223    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y14          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.478    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.478    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.478    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[28]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.478    

Slack (MET) :             31.504ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.950ns (37.062%)  route 5.010ns (62.938%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.923     7.058    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.518    38.523    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    38.563    ov7670_setup_module_top/ov767_setup/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 31.504    

Slack (MET) :             31.504ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.950ns (37.062%)  route 5.010ns (62.938%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.923     7.058    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.518    38.523    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    38.563    ov7670_setup_module_top/ov767_setup/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 31.504    

Slack (MET) :             31.504ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.950ns (37.062%)  route 5.010ns (62.938%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.923     7.058    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.518    38.523    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    38.563    ov7670_setup_module_top/ov767_setup/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 31.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.403    ov7670_setup_module_top/sccb_communication/set_data_reg[1]
    SLICE_X9Y9           LUT6 (Prop_lut6_I4_O)        0.045    -0.358 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    ov7670_setup_module_top/sccb_communication/load_txm_byte[1]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.092    -0.511    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_control_fsm/FSM_return_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_control_fsm/CONTROL_FSM_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    system_control_fsm/clk_out3
    SLICE_X7Y15          FDRE                                         r  system_control_fsm/FSM_return_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  system_control_fsm/FSM_return_state_reg[0]/Q
                         net (fo=2, routed)           0.102    -0.349    system_control_fsm/FSM_return_state_reg_n_0_[0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.045    -0.304 r  system_control_fsm/CONTROL_FSM_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    system_control_fsm/CONTROL_FSM_state[0]_i_1_n_0
    SLICE_X6Y15          FDCE                                         r  system_control_fsm/CONTROL_FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.858    -0.832    system_control_fsm/clk_out3
    SLICE_X6Y15          FDCE                                         r  system_control_fsm/CONTROL_FSM_state_reg[0]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.121    -0.458    system_control_fsm/CONTROL_FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y7           FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.052    -0.400    ov7670_setup_module_top/sccb_communication/D[7]
    SLICE_X9Y7           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y7           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.047    -0.556    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.083    -0.369    ov7670_setup_module_top/sccb_communication/set_data_reg[0]
    SLICE_X9Y9           LUT5 (Prop_lut5_I3_O)        0.045    -0.324 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    ov7670_setup_module_top/sccb_communication/load_txm_byte[0]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.092    -0.511    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.556    -0.625    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y28          FDSE                                         r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDSE (Prop_fdse_C_Q)         0.164    -0.461 r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.083    -0.378    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.045    -0.333 r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X9Y28          FDRE                                         r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.824    -0.866    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y28          FDRE                                         r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.253    -0.612    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.092    -0.520    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.263%)  route 0.157ns (45.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.561    -0.620    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X9Y33          FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/Q
                         net (fo=6, routed)           0.157    -0.323    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg_n_0_[2]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt[0]
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.121    -0.466    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.217%)  route 0.229ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y5           FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.148    -0.467 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/Q
                         net (fo=2, routed)           0.229    -0.238    ov7670_setup_module_top/ov7670_setup_rom/Q[7]
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.877    -0.812    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.429    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y5           FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/Q
                         net (fo=7, routed)           0.291    -0.183    ov7670_setup_module_top/ov7670_setup_rom/Q[1]
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.877    -0.812    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.375    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.557    -0.624    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y29         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=4, routed)           0.131    -0.352    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7]
    SLICE_X14Y29         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.825    -0.865    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y29         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.063    -0.548    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y8           FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.340    ov7670_setup_module_top/sccb_communication/D[3]
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.063    -0.537    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clock_PLL_100_50_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y2      ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clock_PLL_100_50_25MHz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y13      siod_to_ov7670_OBUFT_inst_i_1/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X13Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y13      siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y13      siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y13      siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y13      siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_PLL_100_50_25MHz
  To Clock:  clkfbout_clock_PLL_100_50_25MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_PLL_100_50_25MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clock_PLL_100_50_25MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_PLL_100_50_25MHz_1
  To Clock:  clk_out2_clock_PLL_100_50_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       13.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.674ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.580ns (10.010%)  route 5.214ns (89.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.961     3.467    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124     3.591 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_96/O
                         net (fo=1, routed)           1.253     4.844    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_70
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.959    
                         clock uncertainty           -0.082    18.877    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.517    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                 13.674    

Slack (MET) :             13.752ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.613ns (11.188%)  route 4.866ns (88.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.975     3.481    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.157     3.638 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_104/O
                         net (fo=1, routed)           0.891     4.529    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_74
    RAMB36_X0Y14         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.465    18.470    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.953    
                         clock uncertainty           -0.082    18.871    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    18.280    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.280    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 13.752    

Slack (MET) :             13.933ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.580ns (10.502%)  route 4.943ns (89.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.975     3.481    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124     3.605 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_98/O
                         net (fo=1, routed)           0.968     4.572    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_71
    RAMB36_X0Y15         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.459    18.464    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.947    
                         clock uncertainty           -0.082    18.865    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.505    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.505    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                 13.933    

Slack (MET) :             14.008ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 0.609ns (11.595%)  route 4.643ns (88.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.961     3.467    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.153     3.620 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_154/O
                         net (fo=1, routed)           0.682     4.302    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99
    RAMB36_X0Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.470    18.475    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.958    
                         clock uncertainty           -0.082    18.876    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.567    18.309    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.309    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 14.008    

Slack (MET) :             14.144ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.580ns (10.906%)  route 4.738ns (89.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.806     3.312    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/pwropt
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.124     3.436 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_102/O
                         net (fo=1, routed)           0.932     4.368    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_73
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.465    18.470    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.953    
                         clock uncertainty           -0.082    18.871    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.511    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 14.144    

Slack (MET) :             14.269ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.608ns (12.168%)  route 4.389ns (87.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          3.448     2.953    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.152     3.105 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_128/O
                         net (fo=1, routed)           0.941     4.046    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_86
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.477    18.482    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.965    
                         clock uncertainty           -0.082    18.883    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568    18.315    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                 14.269    

Slack (MET) :             14.437ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.670ns (13.833%)  route 4.173ns (86.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.556    -0.956    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          3.438     3.000    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X58Y54         LUT4 (Prop_lut4_I0_O)        0.152     3.152 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_140/O
                         net (fo=1, routed)           0.736     3.888    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_92
    RAMB36_X2Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.480    18.485    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.968    
                         clock uncertainty           -0.082    18.886    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    18.324    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.324    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                 14.437    

Slack (MET) :             14.444ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.574ns (11.903%)  route 4.248ns (88.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          3.602     3.107    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.118     3.225 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_130/O
                         net (fo=1, routed)           0.646     3.872    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_87
    RAMB36_X1Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.959    
                         clock uncertainty           -0.082    18.877    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    18.315    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                 14.444    

Slack (MET) :             14.595ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.608ns (13.069%)  route 4.044ns (86.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          3.416     2.922    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y62          LUT4 (Prop_lut4_I2_O)        0.152     3.074 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_152/O
                         net (fo=1, routed)           0.628     3.702    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_98
    RAMB36_X0Y12         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.474    18.479    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.962    
                         clock uncertainty           -0.082    18.880    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.584    18.296    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.296    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 14.595    

Slack (MET) :             14.627ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.642ns (13.228%)  route 4.212ns (86.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.556    -0.956    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          3.438     3.000    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X58Y54         LUT4 (Prop_lut4_I0_O)        0.124     3.124 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_132/O
                         net (fo=1, routed)           0.774     3.898    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_88
    RAMB36_X2Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.479    18.484    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.967    
                         clock uncertainty           -0.082    18.885    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.525    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                 14.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.282    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.828    -0.862    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.059    -0.563    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.035%)  route 0.211ns (59.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.211    -0.270    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.828    -0.862    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.070    -0.552    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.987%)  route 0.251ns (64.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=33, routed)          0.251    -0.231    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.827    -0.863    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.060    -0.528    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.466%)  route 0.268ns (65.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.268    -0.213    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X36Y35         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.827    -0.863    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y35         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.070    -0.518    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.415%)  route 0.299ns (64.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.557    -0.624    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          0.299    -0.161    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X44Y38         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.832    -0.858    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y38         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.070    -0.513    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.212ns (31.135%)  route 0.469ns (68.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    SLICE_X52Y18         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/Q
                         net (fo=3, routed)           0.160    -0.299    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/pwropt
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.048    -0.251 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_79/O
                         net (fo=1, routed)           0.309     0.059    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_63
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.867    -0.822    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.030    -0.518    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.960%)  route 0.663ns (76.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    SLICE_X52Y18         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/Q
                         net (fo=3, routed)           0.356    -0.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_61
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.045    -0.058 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_77/O
                         net (fo=1, routed)           0.307     0.250    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_62
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.442    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.209ns (19.118%)  route 0.884ns (80.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.557    -0.624    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          0.731     0.271    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X48Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.316 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_126/O
                         net (fo=1, routed)           0.153     0.469    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_85
    RAMB36_X1Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.235    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.177%)  route 0.736ns (79.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.556    -0.625    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    SLICE_X48Y21         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=3, routed)           0.522     0.038    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.045     0.083 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_72/O
                         net (fo=1, routed)           0.213     0.296    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_59
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.442    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.207ns (23.272%)  route 0.682ns (76.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    SLICE_X52Y18         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/Q
                         net (fo=3, routed)           0.356    -0.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/pwropt
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.060 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_81/O
                         net (fo=1, routed)           0.327     0.267    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_64
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.030    -0.506    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.773    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock_PLL_100_50_25MHz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y2      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y2      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y3      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y3      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y38     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y38     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y36     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y38     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y38     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz_1
  To Clock:  clk_out3_clock_PLL_100_50_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       31.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.950ns (36.314%)  route 5.174ns (63.686%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.087     7.223    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.091    38.991    
    SLICE_X3Y14          FDRE (Setup_fdre_C_R)       -0.429    38.562    ov7670_setup_module_top/ov767_setup/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.562    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.950ns (36.314%)  route 5.174ns (63.686%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.087     7.223    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.091    38.991    
    SLICE_X3Y14          FDRE (Setup_fdre_C_R)       -0.429    38.562    ov7670_setup_module_top/ov767_setup/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.562    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.950ns (36.314%)  route 5.174ns (63.686%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.087     7.223    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.091    38.991    
    SLICE_X3Y14          FDRE (Setup_fdre_C_R)       -0.429    38.562    ov7670_setup_module_top/ov767_setup/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.562    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.482ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.091    38.991    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.562    ov7670_setup_module_top/ov767_setup/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.562    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.482    

Slack (MET) :             31.482ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.091    38.991    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.562    ov7670_setup_module_top/ov767_setup/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.562    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.482    

Slack (MET) :             31.482ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.091    38.991    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.562    ov7670_setup_module_top/ov767_setup/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.562    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.482    

Slack (MET) :             31.482ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[28]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.091    38.991    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.562    ov7670_setup_module_top/ov767_setup/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.562    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.482    

Slack (MET) :             31.508ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.950ns (37.062%)  route 5.010ns (62.938%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.923     7.058    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.518    38.523    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.091    38.995    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    38.566    ov7670_setup_module_top/ov767_setup/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 31.508    

Slack (MET) :             31.508ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.950ns (37.062%)  route 5.010ns (62.938%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.923     7.058    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.518    38.523    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.091    38.995    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    38.566    ov7670_setup_module_top/ov767_setup/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 31.508    

Slack (MET) :             31.508ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.950ns (37.062%)  route 5.010ns (62.938%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.923     7.058    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.518    38.523    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.091    38.995    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    38.566    ov7670_setup_module_top/ov767_setup/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 31.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.403    ov7670_setup_module_top/sccb_communication/set_data_reg[1]
    SLICE_X9Y9           LUT6 (Prop_lut6_I4_O)        0.045    -0.358 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    ov7670_setup_module_top/sccb_communication/load_txm_byte[1]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.092    -0.511    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_control_fsm/FSM_return_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_control_fsm/CONTROL_FSM_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    system_control_fsm/clk_out3
    SLICE_X7Y15          FDRE                                         r  system_control_fsm/FSM_return_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  system_control_fsm/FSM_return_state_reg[0]/Q
                         net (fo=2, routed)           0.102    -0.349    system_control_fsm/FSM_return_state_reg_n_0_[0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.045    -0.304 r  system_control_fsm/CONTROL_FSM_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    system_control_fsm/CONTROL_FSM_state[0]_i_1_n_0
    SLICE_X6Y15          FDCE                                         r  system_control_fsm/CONTROL_FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.858    -0.832    system_control_fsm/clk_out3
    SLICE_X6Y15          FDCE                                         r  system_control_fsm/CONTROL_FSM_state_reg[0]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.121    -0.458    system_control_fsm/CONTROL_FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y7           FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.052    -0.400    ov7670_setup_module_top/sccb_communication/D[7]
    SLICE_X9Y7           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y7           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.047    -0.556    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.083    -0.369    ov7670_setup_module_top/sccb_communication/set_data_reg[0]
    SLICE_X9Y9           LUT5 (Prop_lut5_I3_O)        0.045    -0.324 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    ov7670_setup_module_top/sccb_communication/load_txm_byte[0]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.092    -0.511    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.556    -0.625    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y28          FDSE                                         r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDSE (Prop_fdse_C_Q)         0.164    -0.461 r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.083    -0.378    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.045    -0.333 r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X9Y28          FDRE                                         r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.824    -0.866    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y28          FDRE                                         r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.253    -0.612    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.092    -0.520    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.263%)  route 0.157ns (45.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.561    -0.620    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X9Y33          FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/Q
                         net (fo=6, routed)           0.157    -0.323    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg_n_0_[2]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt[0]
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.121    -0.466    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.217%)  route 0.229ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y5           FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.148    -0.467 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/Q
                         net (fo=2, routed)           0.229    -0.238    ov7670_setup_module_top/ov7670_setup_rom/Q[7]
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.877    -0.812    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.429    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y5           FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/Q
                         net (fo=7, routed)           0.291    -0.183    ov7670_setup_module_top/ov7670_setup_rom/Q[1]
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.877    -0.812    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.375    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.557    -0.624    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y29         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=4, routed)           0.131    -0.352    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7]
    SLICE_X14Y29         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.825    -0.865    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y29         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.063    -0.548    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y8           FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.340    ov7670_setup_module_top/sccb_communication/D[3]
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.063    -0.537    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clock_PLL_100_50_25MHz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y2      ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clock_PLL_100_50_25MHz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y13      siod_to_ov7670_OBUFT_inst_i_1/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X13Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y13      siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y13      siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y13      siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y13      siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y32     matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33      matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_PLL_100_50_25MHz_1
  To Clock:  clkfbout_clock_PLL_100_50_25MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_PLL_100_50_25MHz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clock_PLL_100_50_25MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  clk_out2_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack        9.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.666ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 0.518ns (5.517%)  route 8.871ns (94.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[0]/Q
                         net (fo=44, routed)          8.871     8.441    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.215    18.673    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    18.107    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.819ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 0.518ns (5.617%)  route 8.704ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          8.704     8.275    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.874    
                         clock uncertainty           -0.215    18.659    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.093    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.093    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  9.819    

Slack (MET) :             9.931ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 0.478ns (5.340%)  route 8.473ns (94.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.472 r  vga_control/read_RAM_address_reg_reg[9]/Q
                         net (fo=44, routed)          8.473     8.002    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.215    18.673    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.740    17.933    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.933    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  9.931    

Slack (MET) :             9.973ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 0.478ns (5.363%)  route 8.434ns (94.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.472 r  vga_control/read_RAM_address_reg_reg[11]/Q
                         net (fo=44, routed)          8.434     7.963    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.215    18.673    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.737    17.936    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.936    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  9.973    

Slack (MET) :             10.000ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 0.518ns (5.723%)  route 8.533ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[0]/Q
                         net (fo=44, routed)          8.533     8.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.481    18.485    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.883    
                         clock uncertainty           -0.215    18.669    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    18.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.103    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                 10.000    

Slack (MET) :             10.123ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 0.666ns (7.534%)  route 8.174ns (92.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.560    -0.952    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.434 f  vga_control/read_RAM_address_reg_reg[12]/Q
                         net (fo=45, routed)          6.926     6.492    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.148     6.640 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__8/O
                         net (fo=1, routed)           1.249     7.889    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.874    
                         clock uncertainty           -0.215    18.659    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    18.012    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.012    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                 10.123    

Slack (MET) :             10.134ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 0.518ns (5.805%)  route 8.405ns (94.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  vga_control/read_RAM_address_reg_reg[6]/Q
                         net (fo=44, routed)          8.405     7.973    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.215    18.673    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.107    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                 10.134    

Slack (MET) :             10.151ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.518ns (5.831%)  route 8.366ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          8.366     7.937    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.465    18.470    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.868    
                         clock uncertainty           -0.215    18.653    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.087    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.087    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 10.151    

Slack (MET) :             10.170ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.518ns (5.831%)  route 8.366ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          8.366     7.937    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.215    18.673    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.107    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 10.170    

Slack (MET) :             10.265ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.478ns (5.550%)  route 8.135ns (94.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.472 r  vga_control/read_RAM_address_reg_reg[9]/Q
                         net (fo=44, routed)          8.135     7.664    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.481    18.485    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.883    
                         clock uncertainty           -0.215    18.669    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.740    17.929    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.929    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                 10.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.164ns (18.862%)  route 0.705ns (81.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=44, routed)          0.705     0.248    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.215    -0.043    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.140    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.148ns (16.864%)  route 0.730ns (83.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  vga_control/read_RAM_address_reg_reg[7]/Q
                         net (fo=44, routed)          0.730     0.256    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.215    -0.049    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     0.081    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.148ns (16.693%)  route 0.739ns (83.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  vga_control/read_RAM_address_reg_reg[7]/Q
                         net (fo=44, routed)          0.739     0.265    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.872    -0.817    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.262    
                         clock uncertainty            0.215    -0.048    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     0.082    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.812%)  route 0.811ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=44, routed)          0.811     0.354    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.878    -0.811    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.215    -0.042    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.141    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.164ns (20.198%)  route 0.648ns (79.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_control/read_RAM_address_reg_reg[16]/Q
                         net (fo=47, routed)          0.648     0.190    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ENB
    SLICE_X48Y21         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.824    -0.866    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    SLICE_X48Y21         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.070    -0.026    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.148ns (16.032%)  route 0.775ns (83.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_control/read_RAM_address_reg_reg[13]/Q
                         net (fo=45, routed)          0.775     0.301    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.867    -0.822    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.215    -0.053    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.130     0.077    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.148ns (15.777%)  route 0.790ns (84.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  vga_control/read_RAM_address_reg_reg[5]/Q
                         net (fo=44, routed)          0.790     0.317    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.215    -0.043    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129     0.086    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.164ns (16.099%)  route 0.855ns (83.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_control/read_RAM_address_reg_reg[14]/Q
                         net (fo=45, routed)          0.855     0.396    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.215    -0.041    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.142    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.164ns (16.197%)  route 0.849ns (83.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_control/read_RAM_address_reg_reg[8]/Q
                         net (fo=44, routed)          0.849     0.391    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.872    -0.817    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.262    
                         clock uncertainty            0.215    -0.048    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.135    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.148ns (15.537%)  route 0.805ns (84.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_control/read_RAM_address_reg_reg[15]/Q
                         net (fo=51, routed)          0.805     0.330    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.864    -0.825    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.215    -0.056    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.126     0.070    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_PLL_100_50_25MHz_1
  To Clock:  clk_out2_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       13.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.672ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.580ns (10.010%)  route 5.214ns (89.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.961     3.467    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124     3.591 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_96/O
                         net (fo=1, routed)           1.253     4.844    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_70
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.959    
                         clock uncertainty           -0.084    18.875    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.515    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                 13.672    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.613ns (11.188%)  route 4.866ns (88.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.975     3.481    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.157     3.638 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_104/O
                         net (fo=1, routed)           0.891     4.529    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_74
    RAMB36_X0Y14         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.465    18.470    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.953    
                         clock uncertainty           -0.084    18.869    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    18.278    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.278    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.931ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.580ns (10.502%)  route 4.943ns (89.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.975     3.481    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124     3.605 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_98/O
                         net (fo=1, routed)           0.968     4.572    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_71
    RAMB36_X0Y15         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.459    18.464    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.947    
                         clock uncertainty           -0.084    18.863    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.503    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                 13.931    

Slack (MET) :             14.006ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 0.609ns (11.595%)  route 4.643ns (88.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.961     3.467    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.153     3.620 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_154/O
                         net (fo=1, routed)           0.682     4.302    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99
    RAMB36_X0Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.470    18.475    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.958    
                         clock uncertainty           -0.084    18.874    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.567    18.307    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.307    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 14.006    

Slack (MET) :             14.142ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.580ns (10.906%)  route 4.738ns (89.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.806     3.312    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/pwropt
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.124     3.436 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_102/O
                         net (fo=1, routed)           0.932     4.368    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_73
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.465    18.470    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.953    
                         clock uncertainty           -0.084    18.869    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.509    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 14.142    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.608ns (12.168%)  route 4.389ns (87.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          3.448     2.953    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.152     3.105 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_128/O
                         net (fo=1, routed)           0.941     4.046    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_86
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.477    18.482    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.965    
                         clock uncertainty           -0.084    18.881    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568    18.313    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.313    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.670ns (13.833%)  route 4.173ns (86.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.556    -0.956    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          3.438     3.000    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X58Y54         LUT4 (Prop_lut4_I0_O)        0.152     3.152 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_140/O
                         net (fo=1, routed)           0.736     3.888    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_92
    RAMB36_X2Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.480    18.485    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.968    
                         clock uncertainty           -0.084    18.884    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    18.322    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.322    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                 14.435    

Slack (MET) :             14.442ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.574ns (11.903%)  route 4.248ns (88.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          3.602     3.107    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.118     3.225 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_130/O
                         net (fo=1, routed)           0.646     3.872    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_87
    RAMB36_X1Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.959    
                         clock uncertainty           -0.084    18.875    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    18.313    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.313    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                 14.442    

Slack (MET) :             14.593ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.608ns (13.069%)  route 4.044ns (86.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          3.416     2.922    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y62          LUT4 (Prop_lut4_I2_O)        0.152     3.074 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_152/O
                         net (fo=1, routed)           0.628     3.702    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_98
    RAMB36_X0Y12         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.474    18.479    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.962    
                         clock uncertainty           -0.084    18.878    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.584    18.294    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.294    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 14.593    

Slack (MET) :             14.625ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.642ns (13.228%)  route 4.212ns (86.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.556    -0.956    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          3.438     3.000    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X58Y54         LUT4 (Prop_lut4_I0_O)        0.124     3.124 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_132/O
                         net (fo=1, routed)           0.774     3.898    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_88
    RAMB36_X2Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.479    18.484    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.967    
                         clock uncertainty           -0.084    18.883    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.523    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                 14.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.282    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.828    -0.862    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.084    -0.539    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.059    -0.480    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.035%)  route 0.211ns (59.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.211    -0.270    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.828    -0.862    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.084    -0.539    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.070    -0.469    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.987%)  route 0.251ns (64.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=33, routed)          0.251    -0.231    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.827    -0.863    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.060    -0.445    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.466%)  route 0.268ns (65.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.268    -0.213    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X36Y35         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.827    -0.863    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y35         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.070    -0.435    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.415%)  route 0.299ns (64.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.557    -0.624    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          0.299    -0.161    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X44Y38         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.832    -0.858    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y38         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.070    -0.430    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.212ns (31.135%)  route 0.469ns (68.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    SLICE_X52Y18         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/Q
                         net (fo=3, routed)           0.160    -0.299    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/pwropt
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.048    -0.251 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_79/O
                         net (fo=1, routed)           0.309     0.059    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_63
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.867    -0.822    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.084    -0.464    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.030    -0.434    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.960%)  route 0.663ns (76.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    SLICE_X52Y18         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/Q
                         net (fo=3, routed)           0.356    -0.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_61
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.045    -0.058 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_77/O
                         net (fo=1, routed)           0.307     0.250    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_62
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
                         clock uncertainty            0.084    -0.454    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.358    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.209ns (19.118%)  route 0.884ns (80.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.557    -0.624    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          0.731     0.271    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X48Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.316 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_126/O
                         net (fo=1, routed)           0.153     0.469    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_85
    RAMB36_X1Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
                         clock uncertainty            0.084    -0.220    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.151    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.177%)  route 0.736ns (79.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.556    -0.625    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    SLICE_X48Y21         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=3, routed)           0.522     0.038    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.045     0.083 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_72/O
                         net (fo=1, routed)           0.213     0.296    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_59
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
                         clock uncertainty            0.084    -0.454    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.358    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.207ns (23.272%)  route 0.682ns (76.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    SLICE_X52Y18         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/Q
                         net (fo=3, routed)           0.356    -0.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/pwropt
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.060 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_81/O
                         net (fo=1, routed)           0.327     0.267    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_64
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.084    -0.452    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.030    -0.422    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.689    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz_1
  To Clock:  clk_out2_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack        9.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.669ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 0.518ns (5.517%)  route 8.871ns (94.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[0]/Q
                         net (fo=44, routed)          8.871     8.441    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.211    18.676    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    18.110    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  9.669    

Slack (MET) :             9.822ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 0.518ns (5.617%)  route 8.704ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          8.704     8.275    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.874    
                         clock uncertainty           -0.211    18.663    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.097    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.097    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  9.822    

Slack (MET) :             9.935ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 0.478ns (5.340%)  route 8.473ns (94.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.472 r  vga_control/read_RAM_address_reg_reg[9]/Q
                         net (fo=44, routed)          8.473     8.002    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.211    18.676    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.740    17.936    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.936    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  9.935    

Slack (MET) :             9.977ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 0.478ns (5.363%)  route 8.434ns (94.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.472 r  vga_control/read_RAM_address_reg_reg[11]/Q
                         net (fo=44, routed)          8.434     7.963    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.211    18.676    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.737    17.939    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.939    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  9.977    

Slack (MET) :             10.003ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 0.518ns (5.723%)  route 8.533ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[0]/Q
                         net (fo=44, routed)          8.533     8.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.481    18.485    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.883    
                         clock uncertainty           -0.211    18.672    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    18.106    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.106    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                 10.003    

Slack (MET) :             10.127ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 0.666ns (7.534%)  route 8.174ns (92.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.560    -0.952    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.434 f  vga_control/read_RAM_address_reg_reg[12]/Q
                         net (fo=45, routed)          6.926     6.492    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.148     6.640 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__8/O
                         net (fo=1, routed)           1.249     7.889    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.874    
                         clock uncertainty           -0.211    18.663    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    18.016    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.016    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                 10.127    

Slack (MET) :             10.137ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 0.518ns (5.805%)  route 8.405ns (94.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  vga_control/read_RAM_address_reg_reg[6]/Q
                         net (fo=44, routed)          8.405     7.973    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.211    18.676    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.110    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                 10.137    

Slack (MET) :             10.154ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.518ns (5.831%)  route 8.366ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          8.366     7.937    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.465    18.470    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.868    
                         clock uncertainty           -0.211    18.657    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.091    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 10.154    

Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.518ns (5.831%)  route 8.366ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          8.366     7.937    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.211    18.676    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.110    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 10.174    

Slack (MET) :             10.269ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.478ns (5.550%)  route 8.135ns (94.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.472 r  vga_control/read_RAM_address_reg_reg[9]/Q
                         net (fo=44, routed)          8.135     7.664    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.481    18.485    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.883    
                         clock uncertainty           -0.211    18.672    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.740    17.932    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.932    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                 10.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.164ns (18.862%)  route 0.705ns (81.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=44, routed)          0.705     0.248    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.211    -0.046    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.137    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.148ns (16.864%)  route 0.730ns (83.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  vga_control/read_RAM_address_reg_reg[7]/Q
                         net (fo=44, routed)          0.730     0.256    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.211    -0.052    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     0.078    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.148ns (16.693%)  route 0.739ns (83.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  vga_control/read_RAM_address_reg_reg[7]/Q
                         net (fo=44, routed)          0.739     0.265    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.872    -0.817    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.262    
                         clock uncertainty            0.211    -0.051    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     0.079    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.812%)  route 0.811ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=44, routed)          0.811     0.354    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.878    -0.811    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.211    -0.045    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.138    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.164ns (20.198%)  route 0.648ns (79.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_control/read_RAM_address_reg_reg[16]/Q
                         net (fo=47, routed)          0.648     0.190    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ENB
    SLICE_X48Y21         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.824    -0.866    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    SLICE_X48Y21         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.211    -0.100    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.070    -0.030    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.148ns (16.032%)  route 0.775ns (83.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_control/read_RAM_address_reg_reg[13]/Q
                         net (fo=45, routed)          0.775     0.301    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.867    -0.822    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.211    -0.056    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.130     0.074    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.148ns (15.777%)  route 0.790ns (84.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  vga_control/read_RAM_address_reg_reg[5]/Q
                         net (fo=44, routed)          0.790     0.317    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.211    -0.046    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129     0.083    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.164ns (16.099%)  route 0.855ns (83.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_control/read_RAM_address_reg_reg[14]/Q
                         net (fo=45, routed)          0.855     0.396    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.211    -0.044    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.139    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.164ns (16.197%)  route 0.849ns (83.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_control/read_RAM_address_reg_reg[8]/Q
                         net (fo=44, routed)          0.849     0.391    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.872    -0.817    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.262    
                         clock uncertainty            0.211    -0.051    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.132    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.148ns (15.537%)  route 0.805ns (84.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_control/read_RAM_address_reg_reg[15]/Q
                         net (fo=51, routed)          0.805     0.330    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.864    -0.825    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.211    -0.059    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.126     0.067    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.263    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_PLL_100_50_25MHz
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack        6.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        13.173ns  (logic 4.268ns (32.401%)  route 8.905ns (67.599%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.546 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735    30.281    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.332    30.613 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           1.609    32.222    vga_control/vga_blue_reg[3]
    SLICE_X0Y35          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    vga_control/clk_out3
    SLICE_X0Y35          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)       -0.269    38.434    vga_control/vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -32.222    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        13.046ns  (logic 4.268ns (32.716%)  route 8.778ns (67.284%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.546 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735    30.281    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.332    30.613 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           1.482    32.095    vga_control/vga_blue_reg[3]
    SLICE_X0Y34          FDCE                                         r  vga_control/vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.513    38.518    vga_control/clk_out3
    SLICE_X0Y34          FDCE                                         r  vga_control/vga_red_reg_reg[3]/C
                         clock pessimism              0.398    38.916    
                         clock uncertainty           -0.215    38.702    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)       -0.269    38.433    vga_control/vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -32.095    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.846ns  (logic 4.268ns (33.223%)  route 8.578ns (66.777%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.546 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735    30.281    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.332    30.613 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           1.283    31.896    vga_control/vga_blue_reg[3]
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)       -0.269    38.434    vga_control/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -31.896    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.891ns  (logic 4.260ns (33.046%)  route 8.631ns (66.954%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.594    30.160    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.303    30.463 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           1.477    31.941    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.515    38.520    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.215    38.704    
    SLICE_X4Y39          FDCE (Setup_fdce_C_D)       -0.081    38.623    vga_control/vga_red_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -31.941    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.660ns  (logic 4.158ns (32.844%)  route 8.502ns (67.156%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.472 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.421    29.893    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.296    30.189 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           1.521    31.709    vga_control/vga_blue_reg[2]
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.513    38.518    vga_control/clk_out3
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
                         clock pessimism              0.398    38.916    
                         clock uncertainty           -0.215    38.702    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)       -0.269    38.433    vga_control/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -31.709    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.848ns  (logic 4.144ns (32.254%)  route 8.704ns (67.746%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.455 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.712    30.166    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.299    30.465 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           1.432    31.897    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X2Y35          FDCE (Setup_fdce_C_D)       -0.028    38.675    vga_control/vga_red_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                         -31.897    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.582ns  (logic 4.158ns (33.048%)  route 8.424ns (66.952%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.472 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.421    29.893    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.296    30.189 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           1.442    31.631    vga_control/vga_blue_reg[2]
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.512    38.517    vga_control/clk_out3
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.398    38.915    
                         clock uncertainty           -0.215    38.701    
    SLICE_X4Y36          FDCE (Setup_fdce_C_D)       -0.269    38.432    vga_control/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -31.631    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.571ns  (logic 4.158ns (33.077%)  route 8.413ns (66.923%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.472 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.421    29.893    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.296    30.189 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           1.431    31.620    vga_control/vga_blue_reg[2]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.515    38.520    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.215    38.704    
    SLICE_X4Y39          FDCE (Setup_fdce_C_D)       -0.263    38.441    vga_control/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -31.620    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.719ns  (logic 4.260ns (33.494%)  route 8.459ns (66.506%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.594    30.160    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.303    30.463 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           1.305    31.768    vga_control/vga_blue_reg[1]
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.511    38.516    vga_control/clk_out3
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.398    38.914    
                         clock uncertainty           -0.215    38.700    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)       -0.067    38.633    vga_control/vga_red_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.633    
                         arrival time                         -31.768    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.708ns  (logic 4.260ns (33.523%)  route 8.448ns (66.477%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.594    30.160    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.303    30.463 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           1.294    31.757    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.515    38.520    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.215    38.704    
    SLICE_X4Y39          FDCE (Setup_fdce_C_D)       -0.067    38.637    vga_control/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -31.757    
  -------------------------------------------------------------------
                         slack                                  6.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.536ns (30.002%)  route 1.251ns (69.998%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.235 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.209     0.443    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.550 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           0.614     1.164    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.862    -0.828    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.215    -0.058    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.070     0.012    vga_control/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.499ns (27.727%)  route 1.301ns (72.273%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.198 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.271     0.468    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.107     0.575 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           0.602     1.177    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.059    -0.000    vga_control/vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.499ns (27.727%)  route 1.301ns (72.273%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.198 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.271     0.468    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.107     0.575 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           0.602     1.177    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.052    -0.007    vga_control/vga_red_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.536ns (29.522%)  route 1.280ns (70.478%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.235 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.209     0.443    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.550 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           0.643     1.193    vga_control/vga_blue_reg[1]
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.858    -0.832    vga_control/clk_out3
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.215    -0.062    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.070     0.008    vga_control/vga_red_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.514ns (28.913%)  route 1.264ns (71.087%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.209 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.365    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.476 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           0.679     1.155    vga_control/vga_blue_reg[2]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.862    -0.828    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.215    -0.058    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.008    -0.050    vga_control/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.536ns (29.115%)  route 1.305ns (70.885%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.235 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.209     0.443    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.550 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           0.668     1.219    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.862    -0.828    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.215    -0.058    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.066     0.008    vga_control/vga_red_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.499ns (26.828%)  route 1.361ns (73.172%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.198 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.271     0.468    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.107     0.575 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           0.662     1.238    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.063     0.004    vga_control/vga_red_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.514ns (28.403%)  route 1.296ns (71.597%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.209 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.365    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.476 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           0.711     1.187    vga_control/vga_blue_reg[2]
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.859    -0.831    vga_control/clk_out3
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.008    -0.053    vga_control/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.514ns (28.368%)  route 1.298ns (71.632%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.209 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.365    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.476 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           0.714     1.190    vga_control/vga_blue_reg[2]
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.860    -0.830    vga_control/clk_out3
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.008    -0.052    vga_control/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.539ns (28.910%)  route 1.325ns (71.090%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.234 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.266     0.500    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.111     0.611 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           0.631     1.242    vga_control/vga_blue_reg[3]
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.008    -0.051    vga_control/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.293    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_PLL_100_50_25MHz_1
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack        6.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        13.173ns  (logic 4.268ns (32.401%)  route 8.905ns (67.599%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.546 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735    30.281    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.332    30.613 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           1.609    32.222    vga_control/vga_blue_reg[3]
    SLICE_X0Y35          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    vga_control/clk_out3
    SLICE_X0Y35          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)       -0.269    38.434    vga_control/vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -32.222    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        13.046ns  (logic 4.268ns (32.716%)  route 8.778ns (67.284%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.546 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735    30.281    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.332    30.613 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           1.482    32.095    vga_control/vga_blue_reg[3]
    SLICE_X0Y34          FDCE                                         r  vga_control/vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.513    38.518    vga_control/clk_out3
    SLICE_X0Y34          FDCE                                         r  vga_control/vga_red_reg_reg[3]/C
                         clock pessimism              0.398    38.916    
                         clock uncertainty           -0.215    38.702    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)       -0.269    38.433    vga_control/vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -32.095    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.846ns  (logic 4.268ns (33.223%)  route 8.578ns (66.777%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.546 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735    30.281    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.332    30.613 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           1.283    31.896    vga_control/vga_blue_reg[3]
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)       -0.269    38.434    vga_control/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -31.896    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.891ns  (logic 4.260ns (33.046%)  route 8.631ns (66.954%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.594    30.160    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.303    30.463 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           1.477    31.941    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.515    38.520    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.215    38.704    
    SLICE_X4Y39          FDCE (Setup_fdce_C_D)       -0.081    38.623    vga_control/vga_red_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -31.941    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.660ns  (logic 4.158ns (32.844%)  route 8.502ns (67.156%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.472 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.421    29.893    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.296    30.189 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           1.521    31.709    vga_control/vga_blue_reg[2]
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.513    38.518    vga_control/clk_out3
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
                         clock pessimism              0.398    38.916    
                         clock uncertainty           -0.215    38.702    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)       -0.269    38.433    vga_control/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -31.709    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.848ns  (logic 4.144ns (32.254%)  route 8.704ns (67.746%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.455 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.712    30.166    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.299    30.465 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           1.432    31.897    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X2Y35          FDCE (Setup_fdce_C_D)       -0.028    38.675    vga_control/vga_red_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                         -31.897    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.582ns  (logic 4.158ns (33.048%)  route 8.424ns (66.952%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.472 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.421    29.893    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.296    30.189 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           1.442    31.631    vga_control/vga_blue_reg[2]
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.512    38.517    vga_control/clk_out3
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.398    38.915    
                         clock uncertainty           -0.215    38.701    
    SLICE_X4Y36          FDCE (Setup_fdce_C_D)       -0.269    38.432    vga_control/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -31.631    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.571ns  (logic 4.158ns (33.077%)  route 8.413ns (66.923%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.472 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.421    29.893    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.296    30.189 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           1.431    31.620    vga_control/vga_blue_reg[2]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.515    38.520    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.215    38.704    
    SLICE_X4Y39          FDCE (Setup_fdce_C_D)       -0.263    38.441    vga_control/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -31.620    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.719ns  (logic 4.260ns (33.494%)  route 8.459ns (66.506%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.594    30.160    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.303    30.463 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           1.305    31.768    vga_control/vga_blue_reg[1]
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.511    38.516    vga_control/clk_out3
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.398    38.914    
                         clock uncertainty           -0.215    38.700    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)       -0.067    38.633    vga_control/vga_red_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.633    
                         arrival time                         -31.768    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.708ns  (logic 4.260ns (33.523%)  route 8.448ns (66.477%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.594    30.160    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.303    30.463 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           1.294    31.757    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.515    38.520    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.215    38.704    
    SLICE_X4Y39          FDCE (Setup_fdce_C_D)       -0.067    38.637    vga_control/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -31.757    
  -------------------------------------------------------------------
                         slack                                  6.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.536ns (30.002%)  route 1.251ns (69.998%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.235 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.209     0.443    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.550 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           0.614     1.164    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.862    -0.828    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.215    -0.058    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.070     0.012    vga_control/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.499ns (27.727%)  route 1.301ns (72.273%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.198 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.271     0.468    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.107     0.575 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           0.602     1.177    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.059    -0.000    vga_control/vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.499ns (27.727%)  route 1.301ns (72.273%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.198 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.271     0.468    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.107     0.575 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           0.602     1.177    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.052    -0.007    vga_control/vga_red_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.536ns (29.522%)  route 1.280ns (70.478%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.235 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.209     0.443    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.550 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           0.643     1.193    vga_control/vga_blue_reg[1]
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.858    -0.832    vga_control/clk_out3
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.215    -0.062    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.070     0.008    vga_control/vga_red_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.514ns (28.913%)  route 1.264ns (71.087%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.209 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.365    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.476 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           0.679     1.155    vga_control/vga_blue_reg[2]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.862    -0.828    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.215    -0.058    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.008    -0.050    vga_control/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.536ns (29.115%)  route 1.305ns (70.885%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.235 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.209     0.443    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.550 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           0.668     1.219    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.862    -0.828    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.215    -0.058    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.066     0.008    vga_control/vga_red_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.499ns (26.828%)  route 1.361ns (73.172%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.198 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.271     0.468    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.107     0.575 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           0.662     1.238    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.063     0.004    vga_control/vga_red_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.514ns (28.403%)  route 1.296ns (71.597%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.209 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.365    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.476 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           0.711     1.187    vga_control/vga_blue_reg[2]
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.859    -0.831    vga_control/clk_out3
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.008    -0.053    vga_control/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.514ns (28.368%)  route 1.298ns (71.632%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.209 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.365    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.476 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           0.714     1.190    vga_control/vga_blue_reg[2]
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.860    -0.830    vga_control/clk_out3
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.008    -0.052    vga_control/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.539ns (28.910%)  route 1.325ns (71.090%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.234 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.266     0.500    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.111     0.611 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           0.631     1.242    vga_control/vga_blue_reg[3]
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.008    -0.051    vga_control/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.293    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz_1
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       31.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.950ns (36.314%)  route 5.174ns (63.686%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.087     7.223    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y14          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.950ns (36.314%)  route 5.174ns (63.686%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.087     7.223    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y14          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.950ns (36.314%)  route 5.174ns (63.686%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.087     7.223    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y14          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.478    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.478    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.478    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[28]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.478    

Slack (MET) :             31.504ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.950ns (37.062%)  route 5.010ns (62.938%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.923     7.058    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.518    38.523    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    38.563    ov7670_setup_module_top/ov767_setup/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 31.504    

Slack (MET) :             31.504ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.950ns (37.062%)  route 5.010ns (62.938%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.923     7.058    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.518    38.523    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    38.563    ov7670_setup_module_top/ov767_setup/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 31.504    

Slack (MET) :             31.504ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.950ns (37.062%)  route 5.010ns (62.938%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.923     7.058    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.518    38.523    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    38.563    ov7670_setup_module_top/ov767_setup/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 31.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.403    ov7670_setup_module_top/sccb_communication/set_data_reg[1]
    SLICE_X9Y9           LUT6 (Prop_lut6_I4_O)        0.045    -0.358 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    ov7670_setup_module_top/sccb_communication/load_txm_byte[1]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.092    -0.417    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_control_fsm/FSM_return_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_control_fsm/CONTROL_FSM_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    system_control_fsm/clk_out3
    SLICE_X7Y15          FDRE                                         r  system_control_fsm/FSM_return_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  system_control_fsm/FSM_return_state_reg[0]/Q
                         net (fo=2, routed)           0.102    -0.349    system_control_fsm/FSM_return_state_reg_n_0_[0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.045    -0.304 r  system_control_fsm/CONTROL_FSM_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    system_control_fsm/CONTROL_FSM_state[0]_i_1_n_0
    SLICE_X6Y15          FDCE                                         r  system_control_fsm/CONTROL_FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.858    -0.832    system_control_fsm/clk_out3
    SLICE_X6Y15          FDCE                                         r  system_control_fsm/CONTROL_FSM_state_reg[0]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.121    -0.364    system_control_fsm/CONTROL_FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y7           FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.052    -0.400    ov7670_setup_module_top/sccb_communication/D[7]
    SLICE_X9Y7           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y7           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.047    -0.462    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.083    -0.369    ov7670_setup_module_top/sccb_communication/set_data_reg[0]
    SLICE_X9Y9           LUT5 (Prop_lut5_I3_O)        0.045    -0.324 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    ov7670_setup_module_top/sccb_communication/load_txm_byte[0]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.092    -0.417    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.556    -0.625    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y28          FDSE                                         r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDSE (Prop_fdse_C_Q)         0.164    -0.461 r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.083    -0.378    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.045    -0.333 r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X9Y28          FDRE                                         r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.824    -0.866    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y28          FDRE                                         r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.095    -0.518    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.092    -0.426    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.263%)  route 0.157ns (45.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.561    -0.620    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X9Y33          FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/Q
                         net (fo=6, routed)           0.157    -0.323    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg_n_0_[2]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt[0]
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.121    -0.372    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.217%)  route 0.229ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y5           FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.148    -0.467 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/Q
                         net (fo=2, routed)           0.229    -0.238    ov7670_setup_module_top/ov7670_setup_rom/Q[7]
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.877    -0.812    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.095    -0.463    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.334    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y5           FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/Q
                         net (fo=7, routed)           0.291    -0.183    ov7670_setup_module_top/ov7670_setup_rom/Q[1]
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.877    -0.812    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.095    -0.463    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.280    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.557    -0.624    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y29         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=4, routed)           0.131    -0.352    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7]
    SLICE_X14Y29         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.825    -0.865    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y29         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.095    -0.517    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.063    -0.454    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y8           FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.340    ov7670_setup_module_top/sccb_communication/D[3]
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.095    -0.506    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.063    -0.443    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_PLL_100_50_25MHz
  To Clock:  clk_out2_clock_PLL_100_50_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       13.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.672ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.580ns (10.010%)  route 5.214ns (89.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.961     3.467    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124     3.591 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_96/O
                         net (fo=1, routed)           1.253     4.844    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_70
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.959    
                         clock uncertainty           -0.084    18.875    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.515    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                 13.672    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.613ns (11.188%)  route 4.866ns (88.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.975     3.481    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.157     3.638 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_104/O
                         net (fo=1, routed)           0.891     4.529    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_74
    RAMB36_X0Y14         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.465    18.470    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.953    
                         clock uncertainty           -0.084    18.869    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    18.278    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.278    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.931ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.580ns (10.502%)  route 4.943ns (89.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.975     3.481    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124     3.605 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_98/O
                         net (fo=1, routed)           0.968     4.572    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_71
    RAMB36_X0Y15         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.459    18.464    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.947    
                         clock uncertainty           -0.084    18.863    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.503    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                 13.931    

Slack (MET) :             14.006ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 0.609ns (11.595%)  route 4.643ns (88.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.961     3.467    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.153     3.620 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_154/O
                         net (fo=1, routed)           0.682     4.302    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99
    RAMB36_X0Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.470    18.475    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.958    
                         clock uncertainty           -0.084    18.874    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.567    18.307    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.307    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 14.006    

Slack (MET) :             14.142ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.580ns (10.906%)  route 4.738ns (89.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          3.806     3.312    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/pwropt
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.124     3.436 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_102/O
                         net (fo=1, routed)           0.932     4.368    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_73
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.465    18.470    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.953    
                         clock uncertainty           -0.084    18.869    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.509    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 14.142    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.608ns (12.168%)  route 4.389ns (87.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          3.448     2.953    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.152     3.105 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_128/O
                         net (fo=1, routed)           0.941     4.046    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_86
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.477    18.482    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.965    
                         clock uncertainty           -0.084    18.881    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.568    18.313    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.313    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.670ns (13.833%)  route 4.173ns (86.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.556    -0.956    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          3.438     3.000    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X58Y54         LUT4 (Prop_lut4_I0_O)        0.152     3.152 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_140/O
                         net (fo=1, routed)           0.736     3.888    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_92
    RAMB36_X2Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.480    18.485    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.968    
                         clock uncertainty           -0.084    18.884    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    18.322    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.322    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                 14.435    

Slack (MET) :             14.442ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.574ns (11.903%)  route 4.248ns (88.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          3.602     3.107    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.118     3.225 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_130/O
                         net (fo=1, routed)           0.646     3.872    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_87
    RAMB36_X1Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.959    
                         clock uncertainty           -0.084    18.875    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    18.313    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.313    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                 14.442    

Slack (MET) :             14.593ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.608ns (13.069%)  route 4.044ns (86.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    -0.951    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          3.416     2.922    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y62          LUT4 (Prop_lut4_I2_O)        0.152     3.074 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_152/O
                         net (fo=1, routed)           0.628     3.702    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_98
    RAMB36_X0Y12         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.474    18.479    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.962    
                         clock uncertainty           -0.084    18.878    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.584    18.294    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.294    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 14.593    

Slack (MET) :             14.625ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.642ns (13.228%)  route 4.212ns (86.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.556    -0.956    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          3.438     3.000    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X58Y54         LUT4 (Prop_lut4_I0_O)        0.124     3.124 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_132/O
                         net (fo=1, routed)           0.774     3.898    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_88
    RAMB36_X2Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.479    18.484    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.484    18.967    
                         clock uncertainty           -0.084    18.883    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.523    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                 14.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.282    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.828    -0.862    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.084    -0.539    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.059    -0.480    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.035%)  route 0.211ns (59.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.211    -0.270    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.828    -0.862    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.084    -0.539    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.070    -0.469    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.987%)  route 0.251ns (64.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=33, routed)          0.251    -0.231    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.827    -0.863    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.060    -0.445    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.466%)  route 0.268ns (65.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.268    -0.213    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X36Y35         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.827    -0.863    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y35         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.070    -0.435    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.415%)  route 0.299ns (64.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.557    -0.624    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          0.299    -0.161    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X44Y38         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.832    -0.858    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y38         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.070    -0.430    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.212ns (31.135%)  route 0.469ns (68.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    SLICE_X52Y18         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/Q
                         net (fo=3, routed)           0.160    -0.299    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/pwropt
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.048    -0.251 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_79/O
                         net (fo=1, routed)           0.309     0.059    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_63
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.867    -0.822    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.084    -0.464    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.030    -0.434    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.960%)  route 0.663ns (76.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    SLICE_X52Y18         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/Q
                         net (fo=3, routed)           0.356    -0.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_61
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.045    -0.058 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_77/O
                         net (fo=1, routed)           0.307     0.250    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_62
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
                         clock uncertainty            0.084    -0.454    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.358    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.209ns (19.118%)  route 0.884ns (80.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.557    -0.624    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y32         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=39, routed)          0.731     0.271    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X48Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.316 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_126/O
                         net (fo=1, routed)           0.153     0.469    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_85
    RAMB36_X1Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
                         clock uncertainty            0.084    -0.220    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.151    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.177%)  route 0.736ns (79.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.556    -0.625    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    SLICE_X48Y21         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/Q
                         net (fo=3, routed)           0.522     0.038    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.045     0.083 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_72/O
                         net (fo=1, routed)           0.213     0.296    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_59
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
                         clock uncertainty            0.084    -0.454    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.358    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.207ns (23.272%)  route 0.682ns (76.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    SLICE_X52Y18         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/Q
                         net (fo=3, routed)           0.356    -0.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/pwropt
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.060 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_81/O
                         net (fo=1, routed)           0.327     0.267    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_64
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.084    -0.452    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.030    -0.422    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.689    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  clk_out2_clock_PLL_100_50_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        9.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.666ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 0.518ns (5.517%)  route 8.871ns (94.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[0]/Q
                         net (fo=44, routed)          8.871     8.441    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.215    18.673    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    18.107    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.819ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 0.518ns (5.617%)  route 8.704ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          8.704     8.275    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.874    
                         clock uncertainty           -0.215    18.659    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.093    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.093    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  9.819    

Slack (MET) :             9.931ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 0.478ns (5.340%)  route 8.473ns (94.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.472 r  vga_control/read_RAM_address_reg_reg[9]/Q
                         net (fo=44, routed)          8.473     8.002    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.215    18.673    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.740    17.933    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.933    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  9.931    

Slack (MET) :             9.973ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 0.478ns (5.363%)  route 8.434ns (94.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.472 r  vga_control/read_RAM_address_reg_reg[11]/Q
                         net (fo=44, routed)          8.434     7.963    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.215    18.673    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.737    17.936    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.936    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  9.973    

Slack (MET) :             10.000ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 0.518ns (5.723%)  route 8.533ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[0]/Q
                         net (fo=44, routed)          8.533     8.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.481    18.485    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.883    
                         clock uncertainty           -0.215    18.669    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    18.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.103    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                 10.000    

Slack (MET) :             10.123ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 0.666ns (7.534%)  route 8.174ns (92.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.560    -0.952    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.434 f  vga_control/read_RAM_address_reg_reg[12]/Q
                         net (fo=45, routed)          6.926     6.492    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.148     6.640 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__8/O
                         net (fo=1, routed)           1.249     7.889    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.874    
                         clock uncertainty           -0.215    18.659    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    18.012    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.012    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                 10.123    

Slack (MET) :             10.134ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 0.518ns (5.805%)  route 8.405ns (94.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  vga_control/read_RAM_address_reg_reg[6]/Q
                         net (fo=44, routed)          8.405     7.973    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.215    18.673    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.107    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                 10.134    

Slack (MET) :             10.151ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.518ns (5.831%)  route 8.366ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          8.366     7.937    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.465    18.470    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.868    
                         clock uncertainty           -0.215    18.653    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.087    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.087    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 10.151    

Slack (MET) :             10.170ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.518ns (5.831%)  route 8.366ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          8.366     7.937    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.215    18.673    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.107    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 10.170    

Slack (MET) :             10.265ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.478ns (5.550%)  route 8.135ns (94.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.472 r  vga_control/read_RAM_address_reg_reg[9]/Q
                         net (fo=44, routed)          8.135     7.664    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.481    18.485    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.883    
                         clock uncertainty           -0.215    18.669    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.740    17.929    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.929    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                 10.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.164ns (18.862%)  route 0.705ns (81.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=44, routed)          0.705     0.248    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.215    -0.043    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.140    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.148ns (16.864%)  route 0.730ns (83.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  vga_control/read_RAM_address_reg_reg[7]/Q
                         net (fo=44, routed)          0.730     0.256    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.215    -0.049    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     0.081    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.148ns (16.693%)  route 0.739ns (83.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  vga_control/read_RAM_address_reg_reg[7]/Q
                         net (fo=44, routed)          0.739     0.265    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.872    -0.817    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.262    
                         clock uncertainty            0.215    -0.048    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     0.082    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.812%)  route 0.811ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=44, routed)          0.811     0.354    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.878    -0.811    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.215    -0.042    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.141    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.164ns (20.198%)  route 0.648ns (79.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_control/read_RAM_address_reg_reg[16]/Q
                         net (fo=47, routed)          0.648     0.190    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ENB
    SLICE_X48Y21         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.824    -0.866    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    SLICE_X48Y21         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.070    -0.026    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.148ns (16.032%)  route 0.775ns (83.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_control/read_RAM_address_reg_reg[13]/Q
                         net (fo=45, routed)          0.775     0.301    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.867    -0.822    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.215    -0.053    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.130     0.077    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.148ns (15.777%)  route 0.790ns (84.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  vga_control/read_RAM_address_reg_reg[5]/Q
                         net (fo=44, routed)          0.790     0.317    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.215    -0.043    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129     0.086    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.164ns (16.099%)  route 0.855ns (83.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_control/read_RAM_address_reg_reg[14]/Q
                         net (fo=45, routed)          0.855     0.396    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.215    -0.041    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.142    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.164ns (16.197%)  route 0.849ns (83.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_control/read_RAM_address_reg_reg[8]/Q
                         net (fo=44, routed)          0.849     0.391    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.872    -0.817    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.262    
                         clock uncertainty            0.215    -0.048    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.135    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.148ns (15.537%)  route 0.805ns (84.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_control/read_RAM_address_reg_reg[15]/Q
                         net (fo=51, routed)          0.805     0.330    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.864    -0.825    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.215    -0.056    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.126     0.070    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz_1
  To Clock:  clk_out2_clock_PLL_100_50_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        9.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.669ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 0.518ns (5.517%)  route 8.871ns (94.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[0]/Q
                         net (fo=44, routed)          8.871     8.441    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.211    18.676    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    18.110    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  9.669    

Slack (MET) :             9.822ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 0.518ns (5.617%)  route 8.704ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          8.704     8.275    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.874    
                         clock uncertainty           -0.211    18.663    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.097    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.097    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  9.822    

Slack (MET) :             9.935ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 0.478ns (5.340%)  route 8.473ns (94.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.472 r  vga_control/read_RAM_address_reg_reg[9]/Q
                         net (fo=44, routed)          8.473     8.002    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.211    18.676    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.740    17.936    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.936    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  9.935    

Slack (MET) :             9.977ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 0.478ns (5.363%)  route 8.434ns (94.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.472 r  vga_control/read_RAM_address_reg_reg[11]/Q
                         net (fo=44, routed)          8.434     7.963    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.211    18.676    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.737    17.939    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.939    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  9.977    

Slack (MET) :             10.003ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 0.518ns (5.723%)  route 8.533ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[0]/Q
                         net (fo=44, routed)          8.533     8.103    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.481    18.485    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.883    
                         clock uncertainty           -0.211    18.672    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    18.106    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.106    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                 10.003    

Slack (MET) :             10.127ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 0.666ns (7.534%)  route 8.174ns (92.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.560    -0.952    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.434 f  vga_control/read_RAM_address_reg_reg[12]/Q
                         net (fo=45, routed)          6.926     6.492    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.148     6.640 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__8/O
                         net (fo=1, routed)           1.249     7.889    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.471    18.476    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.874    
                         clock uncertainty           -0.211    18.663    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    18.016    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.016    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                 10.127    

Slack (MET) :             10.137ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 0.518ns (5.805%)  route 8.405ns (94.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  vga_control/read_RAM_address_reg_reg[6]/Q
                         net (fo=44, routed)          8.405     7.973    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.211    18.676    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.110    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                 10.137    

Slack (MET) :             10.154ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.518ns (5.831%)  route 8.366ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          8.366     7.937    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.465    18.470    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.868    
                         clock uncertainty           -0.211    18.657    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.091    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 10.154    

Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.518ns (5.831%)  route 8.366ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          8.366     7.937    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.485    18.489    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.887    
                         clock uncertainty           -0.211    18.676    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.110    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 10.174    

Slack (MET) :             10.269ns  (required time - arrival time)
  Source:                 vga_control/read_RAM_address_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.478ns (5.550%)  route 8.135ns (94.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.472 r  vga_control/read_RAM_address_reg_reg[9]/Q
                         net (fo=44, routed)          8.135     7.664    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.481    18.485    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.398    18.883    
                         clock uncertainty           -0.211    18.672    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.740    17.932    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.932    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                 10.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.164ns (18.862%)  route 0.705ns (81.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=44, routed)          0.705     0.248    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.211    -0.046    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.137    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.148ns (16.864%)  route 0.730ns (83.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  vga_control/read_RAM_address_reg_reg[7]/Q
                         net (fo=44, routed)          0.730     0.256    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.211    -0.052    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     0.078    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.148ns (16.693%)  route 0.739ns (83.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  vga_control/read_RAM_address_reg_reg[7]/Q
                         net (fo=44, routed)          0.739     0.265    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.872    -0.817    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.262    
                         clock uncertainty            0.211    -0.051    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     0.079    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.812%)  route 0.811ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=44, routed)          0.811     0.354    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.878    -0.811    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.211    -0.045    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.138    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.164ns (20.198%)  route 0.648ns (79.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_control/read_RAM_address_reg_reg[16]/Q
                         net (fo=47, routed)          0.648     0.190    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ENB
    SLICE_X48Y21         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.824    -0.866    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    SLICE_X48Y21         FDCE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.211    -0.100    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.070    -0.030    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.148ns (16.032%)  route 0.775ns (83.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_control/read_RAM_address_reg_reg[13]/Q
                         net (fo=45, routed)          0.775     0.301    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.867    -0.822    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.211    -0.056    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.130     0.074    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.148ns (15.777%)  route 0.790ns (84.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.473 r  vga_control/read_RAM_address_reg_reg[5]/Q
                         net (fo=44, routed)          0.790     0.317    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.877    -0.812    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.211    -0.046    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129     0.083    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.164ns (16.099%)  route 0.855ns (83.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  vga_control/read_RAM_address_reg_reg[14]/Q
                         net (fo=45, routed)          0.855     0.396    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.211    -0.044    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.139    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.164ns (16.197%)  route 0.849ns (83.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.560    -0.621    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  vga_control/read_RAM_address_reg_reg[8]/Q
                         net (fo=44, routed)          0.849     0.391    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.872    -0.817    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.262    
                         clock uncertainty            0.211    -0.051    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.132    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.148ns (15.537%)  route 0.805ns (84.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.559    -0.622    vga_control/clk_out3
    SLICE_X54Y18         FDCE                                         r  vga_control/read_RAM_address_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  vga_control/read_RAM_address_reg_reg[15]/Q
                         net (fo=51, routed)          0.805     0.330    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.864    -0.825    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.211    -0.059    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.126     0.067    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.263    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_PLL_100_50_25MHz
  To Clock:  clk_out3_clock_PLL_100_50_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        6.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        13.173ns  (logic 4.268ns (32.401%)  route 8.905ns (67.599%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.546 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735    30.281    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.332    30.613 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           1.609    32.222    vga_control/vga_blue_reg[3]
    SLICE_X0Y35          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    vga_control/clk_out3
    SLICE_X0Y35          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.211    38.706    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)       -0.269    38.437    vga_control/vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.437    
                         arrival time                         -32.222    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        13.046ns  (logic 4.268ns (32.716%)  route 8.778ns (67.284%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.546 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735    30.281    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.332    30.613 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           1.482    32.095    vga_control/vga_blue_reg[3]
    SLICE_X0Y34          FDCE                                         r  vga_control/vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.513    38.518    vga_control/clk_out3
    SLICE_X0Y34          FDCE                                         r  vga_control/vga_red_reg_reg[3]/C
                         clock pessimism              0.398    38.916    
                         clock uncertainty           -0.211    38.705    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)       -0.269    38.436    vga_control/vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.436    
                         arrival time                         -32.095    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.846ns  (logic 4.268ns (33.223%)  route 8.578ns (66.777%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.546 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735    30.281    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.332    30.613 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           1.283    31.896    vga_control/vga_blue_reg[3]
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.211    38.706    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)       -0.269    38.437    vga_control/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.437    
                         arrival time                         -31.896    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.891ns  (logic 4.260ns (33.046%)  route 8.631ns (66.954%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.594    30.160    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.303    30.463 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           1.477    31.941    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.515    38.520    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.211    38.707    
    SLICE_X4Y39          FDCE (Setup_fdce_C_D)       -0.081    38.626    vga_control/vga_red_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -31.941    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.660ns  (logic 4.158ns (32.844%)  route 8.502ns (67.156%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.472 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.421    29.893    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.296    30.189 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           1.521    31.709    vga_control/vga_blue_reg[2]
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.513    38.518    vga_control/clk_out3
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
                         clock pessimism              0.398    38.916    
                         clock uncertainty           -0.211    38.705    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)       -0.269    38.436    vga_control/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.436    
                         arrival time                         -31.709    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.848ns  (logic 4.144ns (32.254%)  route 8.704ns (67.746%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.455 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.712    30.166    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.299    30.465 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           1.432    31.897    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.211    38.706    
    SLICE_X2Y35          FDCE (Setup_fdce_C_D)       -0.028    38.678    vga_control/vga_red_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.678    
                         arrival time                         -31.897    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.582ns  (logic 4.158ns (33.048%)  route 8.424ns (66.952%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.472 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.421    29.893    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.296    30.189 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           1.442    31.631    vga_control/vga_blue_reg[2]
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.512    38.517    vga_control/clk_out3
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.398    38.915    
                         clock uncertainty           -0.211    38.704    
    SLICE_X4Y36          FDCE (Setup_fdce_C_D)       -0.269    38.435    vga_control/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                         -31.631    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.571ns  (logic 4.158ns (33.077%)  route 8.413ns (66.923%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.472 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.421    29.893    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.296    30.189 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           1.431    31.620    vga_control/vga_blue_reg[2]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.515    38.520    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.211    38.707    
    SLICE_X4Y39          FDCE (Setup_fdce_C_D)       -0.263    38.444    vga_control/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                         -31.620    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.719ns  (logic 4.260ns (33.494%)  route 8.459ns (66.506%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.594    30.160    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.303    30.463 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           1.305    31.768    vga_control/vga_blue_reg[1]
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.511    38.516    vga_control/clk_out3
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.398    38.914    
                         clock uncertainty           -0.211    38.703    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)       -0.067    38.636    vga_control/vga_red_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                         -31.768    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        12.708ns  (logic 4.260ns (33.523%)  route 8.448ns (66.477%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.594    30.160    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.303    30.463 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           1.294    31.757    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.515    38.520    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.211    38.707    
    SLICE_X4Y39          FDCE (Setup_fdce_C_D)       -0.067    38.640    vga_control/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                         -31.757    
  -------------------------------------------------------------------
                         slack                                  6.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.536ns (30.002%)  route 1.251ns (69.998%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.235 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.209     0.443    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.550 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           0.614     1.164    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.862    -0.828    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.211    -0.062    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.070     0.008    vga_control/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.499ns (27.727%)  route 1.301ns (72.273%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.198 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.271     0.468    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.107     0.575 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           0.602     1.177    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.211    -0.063    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.059    -0.004    vga_control/vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.499ns (27.727%)  route 1.301ns (72.273%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.198 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.271     0.468    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.107     0.575 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           0.602     1.177    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.211    -0.063    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.052    -0.011    vga_control/vga_red_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.536ns (29.522%)  route 1.280ns (70.478%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.235 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.209     0.443    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.550 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           0.643     1.193    vga_control/vga_blue_reg[1]
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.858    -0.832    vga_control/clk_out3
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.070     0.004    vga_control/vga_red_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.514ns (28.913%)  route 1.264ns (71.087%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.209 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.365    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.476 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           0.679     1.155    vga_control/vga_blue_reg[2]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.862    -0.828    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.211    -0.062    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.008    -0.054    vga_control/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.536ns (29.115%)  route 1.305ns (70.885%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.235 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.209     0.443    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.550 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           0.668     1.219    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.862    -0.828    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.211    -0.062    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.066     0.004    vga_control/vga_red_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.499ns (26.828%)  route 1.361ns (73.172%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.198 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.271     0.468    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.107     0.575 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           0.662     1.238    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.211    -0.063    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.063     0.000    vga_control/vga_red_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.514ns (28.403%)  route 1.296ns (71.597%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.209 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.365    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.476 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           0.711     1.187    vga_control/vga_blue_reg[2]
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.859    -0.831    vga_control/clk_out3
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.008    -0.057    vga_control/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.514ns (28.368%)  route 1.298ns (71.632%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.209 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.365    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.476 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           0.714     1.190    vga_control/vga_blue_reg[2]
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.860    -0.830    vga_control/clk_out3
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.211    -0.064    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.008    -0.056    vga_control/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.297ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.539ns (28.910%)  route 1.325ns (71.090%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.234 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.266     0.500    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.111     0.611 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           0.631     1.242    vga_control/vga_blue_reg[3]
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.211    -0.063    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.008    -0.055    vga_control/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.297    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  clk_out3_clock_PLL_100_50_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       31.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.950ns (36.314%)  route 5.174ns (63.686%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.087     7.223    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y14          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.950ns (36.314%)  route 5.174ns (63.686%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.087     7.223    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y14          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.950ns (36.314%)  route 5.174ns (63.686%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.087     7.223    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y14          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y14          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.478    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.478    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.478    

Slack (MET) :             31.478ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 2.950ns (36.959%)  route 5.032ns (63.041%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.945     7.081    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y13          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[28]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.429    38.559    ov7670_setup_module_top/ov767_setup/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 31.478    

Slack (MET) :             31.504ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.950ns (37.062%)  route 5.010ns (62.938%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.923     7.058    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.518    38.523    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[1]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    38.563    ov7670_setup_module_top/ov767_setup/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 31.504    

Slack (MET) :             31.504ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.950ns (37.062%)  route 5.010ns (62.938%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.923     7.058    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.518    38.523    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[2]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    38.563    ov7670_setup_module_top/ov767_setup/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 31.504    

Slack (MET) :             31.504ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.950ns (37.062%)  route 5.010ns (62.938%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.611    -0.901    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.553 f  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[13]
                         net (fo=3, routed)           1.506     3.059    ov7670_setup_module_top/ov7670_setup_rom/DOADO[13]
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     3.183 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5/O
                         net (fo=1, routed)           1.120     4.302    ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_5_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  ov7670_setup_module_top/ov7670_setup_rom/sccb_start_sign_reg_i_2/O
                         net (fo=5, routed)           0.811     5.238    ov7670_setup_module_top/sccb_communication/timer_reg[0]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.362 f  ov7670_setup_module_top/sccb_communication/timer[31]_i_4/O
                         net (fo=2, routed)           0.650     6.012    ov7670_setup_module_top/ov767_setup/timer_reg[0]_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.923     7.058    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.518    38.523    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X3Y7           FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[3]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X3Y7           FDRE (Setup_fdre_C_R)       -0.429    38.563    ov7670_setup_module_top/ov767_setup/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 31.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.403    ov7670_setup_module_top/sccb_communication/set_data_reg[1]
    SLICE_X9Y9           LUT6 (Prop_lut6_I4_O)        0.045    -0.358 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    ov7670_setup_module_top/sccb_communication/load_txm_byte[1]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.092    -0.417    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_control_fsm/FSM_return_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_control_fsm/CONTROL_FSM_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    system_control_fsm/clk_out3
    SLICE_X7Y15          FDRE                                         r  system_control_fsm/FSM_return_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  system_control_fsm/FSM_return_state_reg[0]/Q
                         net (fo=2, routed)           0.102    -0.349    system_control_fsm/FSM_return_state_reg_n_0_[0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.045    -0.304 r  system_control_fsm/CONTROL_FSM_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    system_control_fsm/CONTROL_FSM_state[0]_i_1_n_0
    SLICE_X6Y15          FDCE                                         r  system_control_fsm/CONTROL_FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.858    -0.832    system_control_fsm/clk_out3
    SLICE_X6Y15          FDCE                                         r  system_control_fsm/CONTROL_FSM_state_reg[0]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.121    -0.364    system_control_fsm/CONTROL_FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y7           FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.052    -0.400    ov7670_setup_module_top/sccb_communication/D[7]
    SLICE_X9Y7           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y7           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.047    -0.462    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.083    -0.369    ov7670_setup_module_top/sccb_communication/set_data_reg[0]
    SLICE_X9Y9           LUT5 (Prop_lut5_I3_O)        0.045    -0.324 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    ov7670_setup_module_top/sccb_communication/load_txm_byte[0]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X9Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.092    -0.417    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.556    -0.625    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y28          FDSE                                         r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDSE (Prop_fdse_C_Q)         0.164    -0.461 r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.083    -0.378    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.045    -0.333 r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X9Y28          FDRE                                         r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.824    -0.866    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y28          FDRE                                         r  matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.095    -0.518    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.092    -0.426    matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.263%)  route 0.157ns (45.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.561    -0.620    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X9Y33          FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[2]/Q
                         net (fo=6, routed)           0.157    -0.323    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg_n_0_[2]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt[0]
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.121    -0.372    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.217%)  route 0.229ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y5           FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.148    -0.467 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[7]/Q
                         net (fo=2, routed)           0.229    -0.238    ov7670_setup_module_top/ov7670_setup_rom/Q[7]
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.877    -0.812    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.095    -0.463    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.334    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.612%)  route 0.291ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.566    -0.615    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y5           FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/Q
                         net (fo=7, routed)           0.291    -0.183    ov7670_setup_module_top/ov7670_setup_rom/Q[1]
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.877    -0.812    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.095    -0.463    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.280    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.557    -0.624    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y29         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=4, routed)           0.131    -0.352    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7]
    SLICE_X14Y29         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.825    -0.865    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y29         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.095    -0.517    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.063    -0.454    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.565    -0.616    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y8           FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.340    ov7670_setup_module_top/sccb_communication/D[3]
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.835    -0.855    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X8Y9           FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.095    -0.506    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.063    -0.443    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_PLL_100_50_25MHz_1
  To Clock:  clk_out3_clock_PLL_100_50_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        6.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        13.173ns  (logic 4.268ns (32.401%)  route 8.905ns (67.599%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.546 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735    30.281    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.332    30.613 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           1.609    32.222    vga_control/vga_blue_reg[3]
    SLICE_X0Y35          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    vga_control/clk_out3
    SLICE_X0Y35          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.211    38.706    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)       -0.269    38.437    vga_control/vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.437    
                         arrival time                         -32.222    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        13.046ns  (logic 4.268ns (32.716%)  route 8.778ns (67.284%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.546 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735    30.281    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.332    30.613 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           1.482    32.095    vga_control/vga_blue_reg[3]
    SLICE_X0Y34          FDCE                                         r  vga_control/vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.513    38.518    vga_control/clk_out3
    SLICE_X0Y34          FDCE                                         r  vga_control/vga_red_reg_reg[3]/C
                         clock pessimism              0.398    38.916    
                         clock uncertainty           -0.211    38.705    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)       -0.269    38.436    vga_control/vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.436    
                         arrival time                         -32.095    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.846ns  (logic 4.268ns (33.223%)  route 8.578ns (66.777%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.546 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735    30.281    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.332    30.613 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           1.283    31.896    vga_control/vga_blue_reg[3]
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.211    38.706    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)       -0.269    38.437    vga_control/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.437    
                         arrival time                         -31.896    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.891ns  (logic 4.260ns (33.046%)  route 8.631ns (66.954%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.594    30.160    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.303    30.463 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           1.477    31.941    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.515    38.520    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.211    38.707    
    SLICE_X4Y39          FDCE (Setup_fdce_C_D)       -0.081    38.626    vga_control/vga_red_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -31.941    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.660ns  (logic 4.158ns (32.844%)  route 8.502ns (67.156%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.472 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.421    29.893    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.296    30.189 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           1.521    31.709    vga_control/vga_blue_reg[2]
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.513    38.518    vga_control/clk_out3
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
                         clock pessimism              0.398    38.916    
                         clock uncertainty           -0.211    38.705    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)       -0.269    38.436    vga_control/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.436    
                         arrival time                         -31.709    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.848ns  (logic 4.144ns (32.254%)  route 8.704ns (67.746%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.455 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.712    30.166    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.299    30.465 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           1.432    31.897    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.514    38.519    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.211    38.706    
    SLICE_X2Y35          FDCE (Setup_fdce_C_D)       -0.028    38.678    vga_control/vga_red_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.678    
                         arrival time                         -31.897    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.582ns  (logic 4.158ns (33.048%)  route 8.424ns (66.952%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.472 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.421    29.893    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.296    30.189 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           1.442    31.631    vga_control/vga_blue_reg[2]
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.512    38.517    vga_control/clk_out3
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.398    38.915    
                         clock uncertainty           -0.211    38.704    
    SLICE_X4Y36          FDCE (Setup_fdce_C_D)       -0.269    38.435    vga_control/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                         -31.631    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.571ns  (logic 4.158ns (33.077%)  route 8.413ns (66.923%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.472 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.421    29.893    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.296    30.189 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           1.431    31.620    vga_control/vga_blue_reg[2]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.515    38.520    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.211    38.707    
    SLICE_X4Y39          FDCE (Setup_fdce_C_D)       -0.263    38.444    vga_control/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                         -31.620    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.719ns  (logic 4.260ns (33.494%)  route 8.459ns (66.506%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.594    30.160    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.303    30.463 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           1.305    31.768    vga_control/vga_blue_reg[1]
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.511    38.516    vga_control/clk_out3
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.398    38.914    
                         clock uncertainty           -0.211    38.703    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)       -0.067    38.636    vga_control/vga_red_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                         -31.768    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@20.000ns)
  Data Path Delay:        12.708ns  (logic 4.260ns (33.523%)  route 8.448ns (66.477%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.561    19.049    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    19.567 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.081    22.649    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    22.773    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    23.011 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.699    24.710    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.298    25.008 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.757    25.765    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/doutb[6]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.124    25.889 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42/O
                         net (fo=1, routed)           0.000    25.889    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_42_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.290 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.290    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_19_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.624 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo_i_10/O[1]
                         net (fo=2, routed)           0.560    27.183    vga_control/vga_red_reg3[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.303    27.486 r  vga_control/vga_red_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    27.486    vga_control/vga_red_reg[3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.066 r  vga_control/vga_red_reg_reg[3]_i_6/O[2]
                         net (fo=1, routed)           0.463    28.530    vga_control/PCOUT[7]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    29.233 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.233    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.567 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.594    30.160    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.303    30.463 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           1.294    31.757    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.515    38.520    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.211    38.707    
    SLICE_X4Y39          FDCE (Setup_fdce_C_D)       -0.067    38.640    vga_control/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                         -31.757    
  -------------------------------------------------------------------
                         slack                                  6.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.536ns (30.002%)  route 1.251ns (69.998%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.235 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.209     0.443    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.550 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           0.614     1.164    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.862    -0.828    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.211    -0.062    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.070     0.008    vga_control/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.499ns (27.727%)  route 1.301ns (72.273%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.198 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.271     0.468    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.107     0.575 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           0.602     1.177    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.211    -0.063    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.059    -0.004    vga_control/vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.499ns (27.727%)  route 1.301ns (72.273%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.198 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.271     0.468    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.107     0.575 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           0.602     1.177    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.211    -0.063    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.052    -0.011    vga_control/vga_red_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.536ns (29.522%)  route 1.280ns (70.478%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.235 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.209     0.443    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.550 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           0.643     1.193    vga_control/vga_blue_reg[1]
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.858    -0.832    vga_control/clk_out3
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.070     0.004    vga_control/vga_red_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.514ns (28.913%)  route 1.264ns (71.087%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.209 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.365    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.476 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           0.679     1.155    vga_control/vga_blue_reg[2]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.862    -0.828    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.211    -0.062    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.008    -0.054    vga_control/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.536ns (29.115%)  route 1.305ns (70.885%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.235 r  vga_control/vga_red_reg_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.209     0.443    vga_control/vga_red_reg_reg[3]_i_2_n_6
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.107     0.550 r  vga_control/vga_red_reg[1]_i_1/O
                         net (fo=3, routed)           0.668     1.219    vga_control/vga_blue_reg[1]
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.862    -0.828    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.211    -0.062    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.066     0.004    vga_control/vga_red_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.499ns (26.828%)  route 1.361ns (73.172%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.198 r  vga_control/vga_red_reg_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.271     0.468    vga_control/vga_red_reg_reg[3]_i_2_n_7
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.107     0.575 r  vga_control/vga_red_reg[0]_i_1/O
                         net (fo=3, routed)           0.662     1.238    vga_control/vga_blue_reg[0]
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X2Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.211    -0.063    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.063     0.000    vga_control/vga_red_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.514ns (28.403%)  route 1.296ns (71.597%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.209 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.365    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.476 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           0.711     1.187    vga_control/vga_blue_reg[2]
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.859    -0.831    vga_control/clk_out3
    SLICE_X4Y36          FDCE                                         r  vga_control/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.008    -0.057    vga_control/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.514ns (28.368%)  route 1.298ns (71.632%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.209 r  vga_control/vga_red_reg_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.156     0.365    vga_control/vga_red_reg_reg[3]_i_2_n_5
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.111     0.476 r  vga_control/vga_red_reg[2]_i_1/O
                         net (fo=3, routed)           0.714     1.190    vga_control/vga_blue_reg[2]
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.860    -0.830    vga_control/clk_out3
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.211    -0.064    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.008    -0.056    vga_control/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.297ns  (arrival time - required time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.539ns (28.910%)  route 1.325ns (71.090%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.559    -0.622    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y36         FDRE                                         r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.267    -0.214    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.161    -0.008    vga_control/doutb[3]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.105 r  vga_control/vga_red_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.105    vga_control/vga_red_reg_reg[3]_i_7_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.144 r  vga_control/vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.144    vga_control/vga_red_reg_reg[3]_i_4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.234 r  vga_control/vga_red_reg_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.266     0.500    vga_control/vga_red_reg_reg[3]_i_2_n_4
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.111     0.611 r  vga_control/vga_red_reg[3]_i_1/O
                         net (fo=3, routed)           0.631     1.242    vga_control/vga_blue_reg[3]
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.861    -0.829    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.211    -0.063    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.008    -0.055    vga_control/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.297    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_data_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.285ns  (logic 1.613ns (19.471%)  route 6.672ns (80.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         1.647     8.285    ov7670_read/reset
    SLICE_X30Y33         FDCE                                         f  ov7670_read/save_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 1.613ns (19.508%)  route 6.656ns (80.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         1.631     8.269    ov7670_read/reset
    SLICE_X36Y27         FDCE                                         f  ov7670_read/save_address_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 1.613ns (19.508%)  route 6.656ns (80.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         1.631     8.269    ov7670_read/reset
    SLICE_X36Y27         FDCE                                         f  ov7670_read/save_address_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 1.613ns (19.508%)  route 6.656ns (80.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         1.631     8.269    ov7670_read/reset
    SLICE_X36Y27         FDCE                                         f  ov7670_read/save_address_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 1.613ns (19.508%)  route 6.656ns (80.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         1.631     8.269    ov7670_read/reset
    SLICE_X36Y27         FDCE                                         f  ov7670_read/save_address_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 1.613ns (19.518%)  route 6.652ns (80.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         1.627     8.265    ov7670_read/reset
    SLICE_X37Y27         FDCE                                         f  ov7670_read/save_address_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 1.613ns (19.518%)  route 6.652ns (80.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         1.627     8.265    ov7670_read/reset
    SLICE_X37Y27         FDCE                                         f  ov7670_read/save_address_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 1.613ns (19.518%)  route 6.652ns (80.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         1.627     8.265    ov7670_read/reset
    SLICE_X37Y27         FDCE                                         f  ov7670_read/save_address_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 1.613ns (19.518%)  route 6.652ns (80.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         1.627     8.265    ov7670_read/reset
    SLICE_X37Y27         FDCE                                         f  ov7670_read/save_address_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 1.613ns (19.629%)  route 6.605ns (80.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         1.580     8.218    ov7670_read/reset
    SLICE_X36Y28         FDCE                                         f  ov7670_read/save_address_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[9]/C
    SLICE_X28Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/d_latch_reg[9]/Q
                         net (fo=1, routed)           0.114     0.242    ov7670_read/d_latch[9]
    SLICE_X28Y36         FDCE                                         r  ov7670_read/save_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.526%)  route 0.113ns (44.474%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[7]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/d_latch_reg[7]/Q
                         net (fo=2, routed)           0.113     0.254    ov7670_read/d_latch[7]
    SLICE_X31Y30         FDCE                                         r  ov7670_read/save_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[12]/C
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ov7670_read/d_latch_reg[12]/Q
                         net (fo=1, routed)           0.112     0.276    ov7670_read/d_latch[12]
    SLICE_X30Y31         FDCE                                         r  ov7670_read/save_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/save_address_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_address_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDCE                         0.000     0.000 r  ov7670_read/save_address_next_reg[0]/C
    SLICE_X36Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_next_reg[0]/Q
                         net (fo=3, routed)           0.097     0.238    ov7670_read/save_address_next_reg[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ov7670_read/save_address_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    ov7670_read/save_address_reg[0]_i_1_n_0
    SLICE_X37Y27         FDCE                                         r  ov7670_read/save_address_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/save_address_next_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_address_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE                         0.000     0.000 r  ov7670_read/save_address_next_reg[12]/C
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_next_reg[12]/Q
                         net (fo=2, routed)           0.097     0.238    ov7670_read/save_address_next_reg[12]
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ov7670_read/save_address_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.283    ov7670_read/save_address_reg[12]_i_1_n_0
    SLICE_X37Y30         FDCE                                         r  ov7670_read/save_address_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/save_address_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_address_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE                         0.000     0.000 r  ov7670_read/save_address_next_reg[4]/C
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_next_reg[4]/Q
                         net (fo=2, routed)           0.097     0.238    ov7670_read/save_address_next_reg[4]
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ov7670_read/save_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.283    ov7670_read/save_address_reg[4]_i_1_n_0
    SLICE_X37Y28         FDCE                                         r  ov7670_read/save_address_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/save_address_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_address_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE                         0.000     0.000 r  ov7670_read/save_address_next_reg[8]/C
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_next_reg[8]/Q
                         net (fo=2, routed)           0.098     0.239    ov7670_read/save_address_next_reg[8]
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  ov7670_read/save_address_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.284    ov7670_read/save_address_reg[8]_i_1_n_0
    SLICE_X37Y29         FDCE                                         r  ov7670_read/save_address_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.128ns (43.159%)  route 0.169ns (56.841%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[8]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/d_latch_reg[8]/Q
                         net (fo=1, routed)           0.169     0.297    ov7670_read/d_latch[8]
    SLICE_X31Y30         FDCE                                         r  ov7670_read/save_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.148ns (48.429%)  route 0.158ns (51.571%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[13]/C
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  ov7670_read/d_latch_reg[13]/Q
                         net (fo=1, routed)           0.158     0.306    ov7670_read/d_latch[13]
    SLICE_X33Y30         FDCE                                         r  ov7670_read/save_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.602%)  route 0.180ns (58.398%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[15]/C
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/d_latch_reg[15]/Q
                         net (fo=1, routed)           0.180     0.308    ov7670_read/d_latch[15]
    SLICE_X33Y30         FDCE                                         r  ov7670_read/save_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clock_PLL_100_50_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 3.604ns (43.990%)  route 4.589ns (56.010%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         2.927    20.415    ov7670_xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.508    23.923 f  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000    23.923    ov7670_xclk
    M18                                                               f  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/ready_display_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ready_display
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.523ns  (logic 4.039ns (42.419%)  route 5.483ns (57.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.626    -0.886    system_control_fsm/clk_out3
    SLICE_X6Y17          FDRE                                         r  system_control_fsm/ready_display_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  system_control_fsm/ready_display_reg_reg/Q
                         net (fo=1, routed)           5.483     5.116    ready_display_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.637 r  ready_display_OBUF_inst/O
                         net (fo=0)                   0.000     8.637    ready_display
    L1                                                                r  ready_display (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 3.959ns (51.908%)  route 3.668ns (48.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X57Y15         FDRE                                         r  vga_control/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  vga_control/vsync_reg_reg/Q
                         net (fo=1, routed)           3.668     3.177    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     6.680 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.680    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/hsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 4.015ns (53.670%)  route 3.466ns (46.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X52Y17         FDRE                                         r  vga_control/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.432 r  vga_control/hsync_reg_reg/Q
                         net (fo=1, routed)           3.466     3.034    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.531 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.531    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.511ns  (logic 3.986ns (61.211%)  route 2.526ns (38.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.629    -0.883    system_control_fsm/clk_out3
    SLICE_X3Y17          FDRE                                         r  system_control_fsm/control_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  system_control_fsm/control_state_reg_reg[1]/Q
                         net (fo=1, routed)           2.526     2.099    control_state_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.629 r  control_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.629    control_state[1]
    E19                                                               r  control_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.337ns  (logic 4.108ns (64.835%)  route 2.228ns (35.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.629    -0.883    system_control_fsm/clk_out3
    SLICE_X3Y17          FDRE                                         r  system_control_fsm/control_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.464 r  system_control_fsm/control_state_reg_reg[5]/Q
                         net (fo=1, routed)           2.228     1.765    control_state_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689     5.454 r  control_state_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.454    control_state[5]
    U15                                                               r  control_state[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_setup_module_top/sccb_communication/SIOD_reg_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            siod_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.093ns  (logic 4.032ns (66.173%)  route 2.061ns (33.827%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.631    -0.881    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y12          FDRE                                         r  ov7670_setup_module_top/sccb_communication/SIOD_reg_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518    -0.363 r  ov7670_setup_module_top/sccb_communication/SIOD_reg_tristate_oe_reg/Q
                         net (fo=2, routed)           2.061     1.699    siod_to_ov7670_OBUF
    P18                  OBUFT (Prop_obuft_I_O)       3.514     5.213 r  siod_to_ov7670_OBUFT_inst/O
                         net (fo=0)                   0.000     5.213    siod_to_ov7670
    P18                                                               r  siod_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.986ns (65.891%)  route 2.064ns (34.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.633    -0.879    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.064     1.641    lopt_10
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.172 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.172    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sioc_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.052ns  (logic 4.018ns (66.394%)  route 2.034ns (33.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.630    -0.882    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y14          FDRE                                         r  ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/Q
                         net (fo=1, routed)           2.034     1.670    sioc_to_ov7670_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.500     5.171 r  sioc_to_ov7670_OBUF_inst/O
                         net (fo=0)                   0.000     5.171    sioc_to_ov7670
    R18                                                               r  sioc_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 3.961ns (65.767%)  route 2.062ns (34.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.631    -0.881    system_control_fsm/clk_out3
    SLICE_X3Y15          FDRE                                         r  system_control_fsm/control_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  system_control_fsm/control_state_reg_reg[0]/Q
                         net (fo=1, routed)           2.062     1.637    control_state_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.142 r  control_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.142    control_state[0]
    U16                                                               r  control_state[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clock_PLL_100_50_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.235ns (50.196%)  route 1.225ns (49.804%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.739    -0.442    ov7670_xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.209     0.767 r  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.767    ov7670_xclk
    M18                                                               r  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.367ns (82.689%)  route 0.286ns (17.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X0Y35          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.286    -0.163    lopt_9
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.062 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.062    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.680ns  (logic 1.348ns (80.217%)  route 0.332ns (19.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.332    -0.117    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.090 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.090    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.346ns (79.440%)  route 0.348ns (20.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    vga_control/clk_out3
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  vga_control/vga_red_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.348    -0.103    lopt_3
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.101 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.101    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.351ns (79.423%)  route 0.350ns (20.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    system_control_fsm/clk_out3
    SLICE_X3Y17          FDRE                                         r  system_control_fsm/control_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  system_control_fsm/control_state_reg_reg[3]/Q
                         net (fo=1, routed)           0.350    -0.101    control_state_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.109 r  control_state_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.109    control_state[3]
    V19                                                               r  control_state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.345ns (79.062%)  route 0.356ns (20.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X0Y34          FDCE                                         r  vga_control/vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           0.356    -0.093    vga_blue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.110 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.110    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.366ns (79.684%)  route 0.348ns (20.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.590    -0.591    vga_control/clk_out3
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  vga_control/vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           0.348    -0.102    vga_blue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.123 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.123    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.391ns (80.750%)  route 0.332ns (19.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    system_control_fsm/clk_out3
    SLICE_X3Y17          FDRE                                         r  system_control_fsm/control_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  system_control_fsm/control_state_reg_reg[4]/Q
                         net (fo=1, routed)           0.332    -0.133    control_state_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.263     1.130 r  control_state_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.130    control_state[4]
    W18                                                               r  control_state[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 siod_to_ov7670_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            siod_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 0.965ns (55.508%)  route 0.773ns (44.492%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    ov7670_xclk_OBUF
    SLICE_X7Y13          FDRE                                         r  siod_to_ov7670_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  siod_to_ov7670_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.773     0.322    siod_to_ov7670_TRI
    P18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.146 r  siod_to_ov7670_OBUFT_inst/O
                         net (fo=0)                   0.000     1.146    siod_to_ov7670
    P18                                                               r  siod_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.366ns (77.964%)  route 0.386ns (22.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    system_control_fsm/clk_out3
    SLICE_X2Y17          FDRE                                         r  system_control_fsm/control_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  system_control_fsm/control_state_reg_reg[2]/Q
                         net (fo=1, routed)           0.386    -0.042    control_state_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.160 r  control_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.160    control_state[2]
    U19                                                               r  control_state[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clock_PLL_100_50_25MHz_1
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clock_PLL_100_50_25MHz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 3.604ns (43.990%)  route 4.589ns (56.010%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         2.927    20.415    ov7670_xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.508    23.923 f  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000    23.923    ov7670_xclk
    M18                                                               f  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/ready_display_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ready_display
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.523ns  (logic 4.039ns (42.419%)  route 5.483ns (57.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.626    -0.886    system_control_fsm/clk_out3
    SLICE_X6Y17          FDRE                                         r  system_control_fsm/ready_display_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  system_control_fsm/ready_display_reg_reg/Q
                         net (fo=1, routed)           5.483     5.116    ready_display_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.637 r  ready_display_OBUF_inst/O
                         net (fo=0)                   0.000     8.637    ready_display
    L1                                                                r  ready_display (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 3.959ns (51.908%)  route 3.668ns (48.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X57Y15         FDRE                                         r  vga_control/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  vga_control/vsync_reg_reg/Q
                         net (fo=1, routed)           3.668     3.177    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     6.680 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.680    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/hsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 4.015ns (53.670%)  route 3.466ns (46.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.562    -0.950    vga_control/clk_out3
    SLICE_X52Y17         FDRE                                         r  vga_control/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.432 r  vga_control/hsync_reg_reg/Q
                         net (fo=1, routed)           3.466     3.034    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.531 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.531    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.511ns  (logic 3.986ns (61.211%)  route 2.526ns (38.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.629    -0.883    system_control_fsm/clk_out3
    SLICE_X3Y17          FDRE                                         r  system_control_fsm/control_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  system_control_fsm/control_state_reg_reg[1]/Q
                         net (fo=1, routed)           2.526     2.099    control_state_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.629 r  control_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.629    control_state[1]
    E19                                                               r  control_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.337ns  (logic 4.108ns (64.835%)  route 2.228ns (35.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.629    -0.883    system_control_fsm/clk_out3
    SLICE_X3Y17          FDRE                                         r  system_control_fsm/control_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.464 r  system_control_fsm/control_state_reg_reg[5]/Q
                         net (fo=1, routed)           2.228     1.765    control_state_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689     5.454 r  control_state_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.454    control_state[5]
    U15                                                               r  control_state[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_setup_module_top/sccb_communication/SIOD_reg_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            siod_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.093ns  (logic 4.032ns (66.173%)  route 2.061ns (33.827%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.631    -0.881    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y12          FDRE                                         r  ov7670_setup_module_top/sccb_communication/SIOD_reg_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518    -0.363 r  ov7670_setup_module_top/sccb_communication/SIOD_reg_tristate_oe_reg/Q
                         net (fo=2, routed)           2.061     1.699    siod_to_ov7670_OBUF
    P18                  OBUFT (Prop_obuft_I_O)       3.514     5.213 r  siod_to_ov7670_OBUFT_inst/O
                         net (fo=0)                   0.000     5.213    siod_to_ov7670
    P18                                                               r  siod_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.986ns (65.891%)  route 2.064ns (34.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.633    -0.879    vga_control/clk_out3
    SLICE_X0Y36          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.064     1.641    lopt_10
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.172 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.172    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sioc_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.052ns  (logic 4.018ns (66.394%)  route 2.034ns (33.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.630    -0.882    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y14          FDRE                                         r  ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/Q
                         net (fo=1, routed)           2.034     1.670    sioc_to_ov7670_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.500     5.171 r  sioc_to_ov7670_OBUF_inst/O
                         net (fo=0)                   0.000     5.171    sioc_to_ov7670
    R18                                                               r  sioc_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 3.961ns (65.767%)  route 2.062ns (34.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.631    -0.881    system_control_fsm/clk_out3
    SLICE_X3Y15          FDRE                                         r  system_control_fsm/control_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  system_control_fsm/control_state_reg_reg[0]/Q
                         net (fo=1, routed)           2.062     1.637    control_state_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.142 r  control_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.142    control_state[0]
    U16                                                               r  control_state[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clock_PLL_100_50_25MHz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.235ns (50.196%)  route 1.225ns (49.804%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.739    -0.442    ov7670_xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.209     0.767 r  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.767    ov7670_xclk
    M18                                                               r  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.367ns (82.689%)  route 0.286ns (17.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X0Y35          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.286    -0.163    lopt_9
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.062 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.062    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.680ns  (logic 1.348ns (80.217%)  route 0.332ns (19.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X4Y39          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.332    -0.117    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.090 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.090    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.346ns (79.440%)  route 0.348ns (20.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    vga_control/clk_out3
    SLICE_X4Y34          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  vga_control/vga_red_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.348    -0.103    lopt_3
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.101 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.101    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.351ns (79.423%)  route 0.350ns (20.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    system_control_fsm/clk_out3
    SLICE_X3Y17          FDRE                                         r  system_control_fsm/control_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  system_control_fsm/control_state_reg_reg[3]/Q
                         net (fo=1, routed)           0.350    -0.101    control_state_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.109 r  control_state_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.109    control_state[3]
    V19                                                               r  control_state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.345ns (79.062%)  route 0.356ns (20.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X0Y34          FDCE                                         r  vga_control/vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           0.356    -0.093    vga_blue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.110 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.110    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.366ns (79.684%)  route 0.348ns (20.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.590    -0.591    vga_control/clk_out3
    SLICE_X4Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  vga_control/vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           0.348    -0.102    vga_blue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.123 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.123    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.391ns (80.750%)  route 0.332ns (19.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    system_control_fsm/clk_out3
    SLICE_X3Y17          FDRE                                         r  system_control_fsm/control_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  system_control_fsm/control_state_reg_reg[4]/Q
                         net (fo=1, routed)           0.332    -0.133    control_state_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.263     1.130 r  control_state_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.130    control_state[4]
    W18                                                               r  control_state[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 siod_to_ov7670_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            siod_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 0.965ns (55.508%)  route 0.773ns (44.492%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    ov7670_xclk_OBUF
    SLICE_X7Y13          FDRE                                         r  siod_to_ov7670_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  siod_to_ov7670_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.773     0.322    siod_to_ov7670_TRI
    P18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.146 r  siod_to_ov7670_OBUFT_inst/O
                         net (fo=0)                   0.000     1.146    siod_to_ov7670
    P18                                                               r  siod_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.366ns (77.964%)  route 0.386ns (22.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.589    -0.592    system_control_fsm/clk_out3
    SLICE_X2Y17          FDRE                                         r  system_control_fsm/control_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  system_control_fsm/control_state_reg_reg[2]/Q
                         net (fo=1, routed)           0.386    -0.042    control_state_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.160 r  control_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.160    control_state[2]
    U19                                                               r  control_state[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_PLL_100_50_25MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_PLL_100_50_25MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_PLL_100_50_25MHz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clock_PLL_100_50_25MHz/inst/clkfbout_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clock_PLL_100_50_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clock_PLL_100_50_25MHz/inst/clkfbout_buf_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_PLL_100_50_25MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clkfbout_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clock_PLL_100_50_25MHz/inst/clkfbout_buf_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_PLL_100_50_25MHz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_PLL_100_50_25MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_PLL_100_50_25MHz_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clock_PLL_100_50_25MHz/inst/clkfbout_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clock_PLL_100_50_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clock_PLL_100_50_25MHz/inst/clkfbout_buf_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_PLL_100_50_25MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clkfbout_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clock_PLL_100_50_25MHz/inst/clkfbout_buf_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clock_PLL_100_50_25MHz

Max Delay           920 Endpoints
Min Delay           920 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.265ns  (logic 0.606ns (8.341%)  route 6.659ns (91.659%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.688     6.144    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.150     6.294 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_49_LOPT_REMAP/O
                         net (fo=1, routed)           0.971     7.265    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_47
    RAMB36_X1Y15         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.466    -1.529    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.196ns  (logic 0.580ns (8.060%)  route 6.616ns (91.940%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.928     6.384    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.508 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_59_LOPT_REMAP/O
                         net (fo=1, routed)           0.688     7.196    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_52
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.488    -1.508    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.071ns  (logic 0.606ns (8.570%)  route 6.465ns (91.430%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.928     6.384    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.150     6.534 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_47_LOPT_REMAP/O
                         net (fo=1, routed)           0.537     7.071    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_46
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.489    -1.507    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.876ns  (logic 0.580ns (8.435%)  route 6.296ns (91.565%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.763     6.219    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X48Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.343 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__21/O
                         net (fo=1, routed)           0.533     6.876    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.477    -1.518    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.610ns  (logic 0.580ns (8.775%)  route 6.030ns (91.225%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.688     6.144    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.124     6.268 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_61_LOPT_REMAP/O
                         net (fo=1, routed)           0.341     6.610    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_53
    RAMB36_X1Y14         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.460    -1.535    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.439ns  (logic 0.580ns (9.007%)  route 5.859ns (90.993%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.418     5.874    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     5.998 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__25/O
                         net (fo=1, routed)           0.441     6.439    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.468    -1.527    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.429ns  (logic 0.580ns (9.021%)  route 5.849ns (90.979%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.508     5.964    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.088 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__20/O
                         net (fo=1, routed)           0.341     6.429    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y12         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.472    -1.523    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.415ns  (logic 0.580ns (9.042%)  route 5.835ns (90.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.494     5.950    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.074 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__23/O
                         net (fo=1, routed)           0.341     6.415    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.466    -1.529    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.348ns  (logic 0.580ns (9.137%)  route 5.768ns (90.863%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.217     5.673    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.124     5.797 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__22/O
                         net (fo=1, routed)           0.551     6.348    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.475    -1.520    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 0.580ns (9.165%)  route 5.748ns (90.835%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          4.768     5.224    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     5.348 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__8/O
                         net (fo=1, routed)           0.980     6.328    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.474    -1.521    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[4]/C
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[4]/Q
                         net (fo=44, routed)          0.379     0.520    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.058%)  route 0.380ns (72.942%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[6]/C
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[6]/Q
                         net (fo=44, routed)          0.380     0.521    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.128ns (23.981%)  route 0.406ns (76.019%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[3]/C
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[3]/Q
                         net (fo=44, routed)          0.406     0.534    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.128ns (23.527%)  route 0.416ns (76.473%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[7]/C
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[7]/Q
                         net (fo=44, routed)          0.416     0.544    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.868%)  route 0.404ns (74.132%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[0]/C
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[0]/Q
                         net (fo=44, routed)          0.404     0.545    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.831%)  route 0.405ns (74.169%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[6]/C
    SLICE_X28Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[6]/Q
                         net (fo=32, routed)          0.405     0.546    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.876    -0.813    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.164ns (29.930%)  route 0.384ns (70.070%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[3]/C
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ov7670_read/save_data_reg_reg[3]/Q
                         net (fo=32, routed)          0.384     0.548    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.128ns (22.963%)  route 0.429ns (77.037%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[1]/C
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[1]/Q
                         net (fo=44, routed)          0.429     0.557    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.094%)  route 0.421ns (74.906%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[2]/C
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[2]/Q
                         net (fo=44, routed)          0.421     0.562    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.804%)  route 0.427ns (75.196%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[2]/C
    SLICE_X28Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[2]/Q
                         net (fo=32, routed)          0.427     0.568    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.876    -0.813    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clock_PLL_100_50_25MHz_1

Max Delay           920 Endpoints
Min Delay           920 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.265ns  (logic 0.606ns (8.341%)  route 6.659ns (91.659%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.688     6.144    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.150     6.294 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_49_LOPT_REMAP/O
                         net (fo=1, routed)           0.971     7.265    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_47
    RAMB36_X1Y15         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.466    -1.529    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.196ns  (logic 0.580ns (8.060%)  route 6.616ns (91.940%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.928     6.384    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.508 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_59_LOPT_REMAP/O
                         net (fo=1, routed)           0.688     7.196    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_52
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.488    -1.508    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.071ns  (logic 0.606ns (8.570%)  route 6.465ns (91.430%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.928     6.384    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.150     6.534 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_47_LOPT_REMAP/O
                         net (fo=1, routed)           0.537     7.071    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_46
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.489    -1.507    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.876ns  (logic 0.580ns (8.435%)  route 6.296ns (91.565%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.763     6.219    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X48Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.343 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__21/O
                         net (fo=1, routed)           0.533     6.876    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.477    -1.518    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.610ns  (logic 0.580ns (8.775%)  route 6.030ns (91.225%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.688     6.144    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.124     6.268 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_61_LOPT_REMAP/O
                         net (fo=1, routed)           0.341     6.610    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_53
    RAMB36_X1Y14         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.460    -1.535    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.439ns  (logic 0.580ns (9.007%)  route 5.859ns (90.993%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.418     5.874    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     5.998 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__25/O
                         net (fo=1, routed)           0.441     6.439    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.468    -1.527    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.429ns  (logic 0.580ns (9.021%)  route 5.849ns (90.979%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.508     5.964    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.088 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__20/O
                         net (fo=1, routed)           0.341     6.429    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y12         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.472    -1.523    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.415ns  (logic 0.580ns (9.042%)  route 5.835ns (90.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.494     5.950    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.074 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__23/O
                         net (fo=1, routed)           0.341     6.415    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.466    -1.529    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.348ns  (logic 0.580ns (9.137%)  route 5.768ns (90.863%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          5.217     5.673    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.124     5.797 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__22/O
                         net (fo=1, routed)           0.551     6.348    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.475    -1.520    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 0.580ns (9.165%)  route 5.748ns (90.835%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          4.768     5.224    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     5.348 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__8/O
                         net (fo=1, routed)           0.980     6.328    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         1.474    -1.521    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[4]/C
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[4]/Q
                         net (fo=44, routed)          0.379     0.520    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.058%)  route 0.380ns (72.942%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[6]/C
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[6]/Q
                         net (fo=44, routed)          0.380     0.521    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.128ns (23.981%)  route 0.406ns (76.019%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[3]/C
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[3]/Q
                         net (fo=44, routed)          0.406     0.534    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.128ns (23.527%)  route 0.416ns (76.473%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[7]/C
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[7]/Q
                         net (fo=44, routed)          0.416     0.544    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.868%)  route 0.404ns (74.132%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[0]/C
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[0]/Q
                         net (fo=44, routed)          0.404     0.545    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.831%)  route 0.405ns (74.169%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[6]/C
    SLICE_X28Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[6]/Q
                         net (fo=32, routed)          0.405     0.546    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.876    -0.813    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.164ns (29.930%)  route 0.384ns (70.070%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[3]/C
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ov7670_read/save_data_reg_reg[3]/Q
                         net (fo=32, routed)          0.384     0.548    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.128ns (22.963%)  route 0.429ns (77.037%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[1]/C
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[1]/Q
                         net (fo=44, routed)          0.429     0.557    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.094%)  route 0.421ns (74.906%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[2]/C
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[2]/Q
                         net (fo=44, routed)          0.421     0.562    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.804%)  route 0.427ns (75.196%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[2]/C
    SLICE_X28Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[2]/Q
                         net (fo=32, routed)          0.427     0.568    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=100, routed)         0.876    -0.813    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Max Delay           694 Endpoints
Min Delay           694 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.899ns  (logic 1.613ns (16.297%)  route 8.285ns (83.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.260     9.899    vga_control/vga_red_reg_reg[3]_1
    SLICE_X56Y15         FDCE                                         f  vga_control/read_RAM_address_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.447    -1.548    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.899ns  (logic 1.613ns (16.297%)  route 8.285ns (83.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.260     9.899    vga_control/vga_red_reg_reg[3]_1
    SLICE_X56Y15         FDCE                                         f  vga_control/read_RAM_address_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.447    -1.548    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.293%)  route 0.439ns (75.707%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.439     0.580    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/wea
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.293%)  route 0.439ns (75.707%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.439     0.580    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/wea
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.293%)  route 0.439ns (75.707%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.439     0.580    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/wea
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[7]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.293%)  route 0.439ns (75.707%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.439     0.580    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/wea
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[8]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.975%)  route 0.501ns (78.025%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.501     0.642    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/wea
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.975%)  route 0.501ns (78.025%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.501     0.642    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/wea
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.189ns (29.437%)  route 0.453ns (70.563%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.349     0.490    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/wr_en
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.048     0.538 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.104     0.642    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X13Y30         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.826    -0.864    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y30         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.629%)  route 0.487ns (72.371%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.349     0.490    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.535 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=18, routed)          0.138     0.673    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X15Y28         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.824    -0.866    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y28         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.629%)  route 0.487ns (72.371%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.349     0.490    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.535 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=18, routed)          0.138     0.673    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X15Y28         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.824    -0.866    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y28         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.629%)  route 0.487ns (72.371%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.349     0.490    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.535 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=18, routed)          0.138     0.673    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X15Y28         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.824    -0.866    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y28         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clock_PLL_100_50_25MHz_1

Max Delay           694 Endpoints
Min Delay           694 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 1.613ns (16.066%)  route 8.428ns (83.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.403    10.041    vga_control/vga_red_reg_reg[3]_1
    SLICE_X54Y17         FDCE                                         f  vga_control/read_RAM_address_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.444    -1.551    vga_control/clk_out3
    SLICE_X54Y17         FDCE                                         r  vga_control/read_RAM_address_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.899ns  (logic 1.613ns (16.297%)  route 8.285ns (83.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.260     9.899    vga_control/vga_red_reg_reg[3]_1
    SLICE_X56Y15         FDCE                                         f  vga_control/read_RAM_address_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.447    -1.548    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.899ns  (logic 1.613ns (16.297%)  route 8.285ns (83.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=30, routed)          5.025     6.481    ov7670_read/reset_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.157     6.638 f  ov7670_read/u_line_fifo_i_1__1/O
                         net (fo=317, routed)         3.260     9.899    vga_control/vga_red_reg_reg[3]_1
    SLICE_X56Y15         FDCE                                         f  vga_control/read_RAM_address_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         1.447    -1.548    vga_control/clk_out3
    SLICE_X56Y15         FDCE                                         r  vga_control/read_RAM_address_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.293%)  route 0.439ns (75.707%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.439     0.580    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/wea
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.293%)  route 0.439ns (75.707%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.439     0.580    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/wea
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.293%)  route 0.439ns (75.707%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.439     0.580    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/wea
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[7]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.293%)  route 0.439ns (75.707%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.439     0.580    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/wea
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X13Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[8]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.975%)  route 0.501ns (78.025%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.501     0.642    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/wea
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.975%)  route 0.501ns (78.025%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.501     0.642    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/wea
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.828    -0.862    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/clk_out3
    SLICE_X10Y32         FDCE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.189ns (29.437%)  route 0.453ns (70.563%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.349     0.490    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/wr_en
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.048     0.538 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.104     0.642    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X13Y30         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.826    -0.864    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y30         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.629%)  route 0.487ns (72.371%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.349     0.490    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.535 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=18, routed)          0.138     0.673    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X15Y28         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.824    -0.866    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y28         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.629%)  route 0.487ns (72.371%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.349     0.490    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.535 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=18, routed)          0.138     0.673    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X15Y28         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.824    -0.866    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y28         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C

Slack:                    inf
  Source:                 ov7670_read/write_enable_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.629%)  route 0.487ns (72.371%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE                         0.000     0.000 r  ov7670_read/write_enable_reg_reg/C
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/write_enable_reg_reg/Q
                         net (fo=59, routed)          0.349     0.490    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.535 r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=18, routed)          0.138     0.673    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X15Y28         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=404, routed)         0.824    -0.866    matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y28         FDRE                                         r  matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C





