<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: clocking block with signals test
should_fail: 0
tags: 14.3
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-14
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv</a>
time_elapsed: 0.004s
ram usage: 9560 KB
</pre>
<pre class="log">

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

WARNING (2)::ARG_ERROR <a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv</a>::1 File (<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }

PARSE_ERROR <a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv</a>::14 error in parsing: (syntax error, unexpected &#39;@&#39;, expecting &#39;(&#39;)
clocking ck1 @(posedge clk);
ERROR (4)::PARSE_ERROR <a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv</a>::16 Module already has input with this name a
	input a;
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1580979475584/work/ODIN_II/SRC/parse_making_ast.cpp]markAndProcessPortWith::441 
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv</a> to parse list

</pre>
</body>