architecture:
x86

0:
main

stage0
stage1
stage2
stage3
stage4
stage5

1:
stage6

demux0
demux1

removeReorder0

inputChe0
inputChe1

outputChe0
outputChe1

outputChc0
outputChc1

2:
demux2
demux3

removeReorder1

inputChe2
inputChe3

outputChe2
outputChe3

outputChc2
outputChc3

