{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 9.64364e-06,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 3.34443e-06,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.00005e-07,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 3.34443e-06,
	"finish__design__instance__count__class:timing_repair_buffer": 4,
	"finish__design__instance__area__class:timing_repair_buffer": 15.0144,
	"finish__design__instance__count__class:sequential_cell": 1,
	"finish__design__instance__area__class:sequential_cell": 15.0144,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2,
	"finish__design__instance__area__class:multi_input_combinational_cell": 12.512,
	"finish__design__instance__count": 7,
	"finish__design__instance__area": 42.5408,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.24851,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.911322,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.973993,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 1.88387e-06,
	"finish__power__switching__total": 9.45691e-07,
	"finish__power__leakage__total": 1.68012e-11,
	"finish__power__total": 2.82958e-06,
	"finish__design__io": 4,
	"finish__design__die__area": 5291.84,
	"finish__design__core__area": 4754.56,
	"finish__design__instance__count": 74,
	"finish__design__instance__area": 126.371,
	"finish__design__instance__count__stdcell": 74,
	"finish__design__instance__area__stdcell": 126.371,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0265789,
	"finish__design__instance__utilization__stdcell": 0.0265789,
	"finish__design__rows": 25,
	"finish__design__rows:unithd": 25,
	"finish__design__sites": 3800,
	"finish__design__sites:unithd": 3800,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}