LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;


ENTITY COUNTER IS
PORT ( ENABLER : IN STD_LOGIC;
		 ANGKA : IN INTEGER RANGE 0 TO 99;
		 OUTPUT : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END COUNTER;


ARCHITECTURE COUNTING OF COUNTER IS
SIGNAL DATA : 
BEGIN
