digraph "CFG for '_Z12add_elementsSt6vectorIiSaIiEEi' function" {
	label="CFG for '_Z12add_elementsSt6vectorIiSaIiEEi' function";

	Node0x563fac167ca0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%2:\l  %3 = icmp sgt i32 %1, 0\l  br i1 %3, label %4, label %8\l|{<s0>T|<s1>F}}"];
	Node0x563fac167ca0:s0 -> Node0x563fac168400;
	Node0x563fac167ca0:s1 -> Node0x563fac168450;
	Node0x563fac168400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%4:\l4:                                                \l  %5 = getelementptr inbounds %\"class.std::vector\", %\"class.std::vector\"* %0,\l... i64 0, i32 0, i32 0, i32 0, i32 0\l  %6 = load i32*, i32** %5, align 8, !tbaa !3\l  %7 = zext i32 %1 to i64\l  br label %10\l}"];
	Node0x563fac168400 -> Node0x563fac1692b0;
	Node0x563fac168450 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%8:\l8:                                                \l  %9 = phi i32 [ 0, %2 ], [ %18, %10 ]\l  ret i32 %9\l}"];
	Node0x563fac1692b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l10:                                               \l  %11 = phi i64 [ 0, %4 ], [ %19, %10 ]\l  %12 = phi i32 [ 0, %4 ], [ %18, %10 ]\l  %13 = getelementptr inbounds i32, i32* %6, i64 %11\l  %14 = load i32, i32* %13, align 4, !tbaa !8\l  %15 = add i32 %14, 99\l  %16 = icmp ult i32 %15, 199\l  %17 = select i1 %16, i32 %14, i32 0\l  %18 = add nsw i32 %17, %12\l  %19 = add nuw nsw i64 %11, 1\l  %20 = icmp eq i64 %19, %7\l  br i1 %20, label %8, label %10, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x563fac1692b0:s0 -> Node0x563fac168450;
	Node0x563fac1692b0:s1 -> Node0x563fac1692b0;
}
