;redcode
;assert 1
	SPL 0, <-22
	MOV 804, @800
	SUB 100, <872
	MOV -507, <-27
	MOV -507, <-27
	SUB #0, @0
	MOV -11, <-25
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMP <32, <4
	SPL 0, #-22
	SUB 100, -100
	MOV -49, <-220
	SUB 10, 10
	DJN <121, #106
	SUB #0, @0
	SUB 10, 10
	MOV 100, @802
	ADD -1, <-20
	CMP #0, @0
	SUB #0, 0
	ADD 0, 0
	ADD 0, 90
	ADD -1, <-22
	SLT 12, @10
	SUB -1, <-20
	DJN -1, @-20
	SLT 12, @10
	JMN 100, -100
	ADD @121, 102
	ADD #0, 0
	CMP 0, 90
	SPL 12, #10
	SUB -1, <-20
	SUB -1, <-20
	ADD -1, <-20
	SPL 0
	ADD @110, 9
	MOV -507, <-27
	SPL 0
	SPL 0
	SUB #0, @0
	SUB #0, @0
	DJN -1, @-20
	JMN 106, @100
	JMN 106, @100
	SPL 0, <-22
	MOV 100, @802
	SUB #0, @0
