static const ARMCPRegInfo not_v8_cp_reginfo[] = {<BR>&nbsp;&nbsp;&nbsp; /* NB: Some of these registers exist in v8 but with more precise<BR>&nbsp;&nbsp;&nbsp;&nbsp; * definitions that don't use CP_ANY wildcards (mostly in v8_cp_reginfo[]).<BR>&nbsp;&nbsp;&nbsp;&nbsp; */<BR>&nbsp;&nbsp;&nbsp; /* MMU Domain access control / MPU write buffer control */<BR>&nbsp;&nbsp;&nbsp; { .name = "DACR",<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .cp = 15, .opc1 = CP_ANY, .crn = 3, .crm = CP_ANY, .opc2 = CP_ANY,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW, .resetvalue = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .writefn = dacr_write, .raw_writefn = raw_write,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .bank_fieldoffsets = { offsetoflow32(CPUARMState, cp15.dacr_s),<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; offsetoflow32(CPUARMState, cp15.dacr_ns) } },<BR>&nbsp;&nbsp;&nbsp; /* ARMv7 allocates a range of implementation defined TLB LOCKDOWN regs.<BR>&nbsp;&nbsp;&nbsp;&nbsp; * For v6 and v5, these mappings are overly broad.<BR>&nbsp;&nbsp;&nbsp;&nbsp; */<BR>&nbsp;&nbsp;&nbsp; { .name = "TLB_LOCKDOWN", .cp = 15, .crn = 10, .crm = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .opc1 = CP_ANY, .opc2 = CP_ANY, .access = PL1_RW, .type = ARM_CP_NOP },<BR>&nbsp;&nbsp;&nbsp; { .name = "TLB_LOCKDOWN", .cp = 15, .crn = 10, .crm = 1,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .opc1 = CP_ANY, .opc2 = CP_ANY, .access = PL1_RW, .type = ARM_CP_NOP },<BR>&nbsp;&nbsp;&nbsp; { .name = "TLB_LOCKDOWN", .cp = 15, .crn = 10, .crm = 4,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .opc1 = CP_ANY, .opc2 = CP_ANY, .access = PL1_RW, .type = ARM_CP_NOP },<BR>&nbsp;&nbsp;&nbsp; { .name = "TLB_LOCKDOWN", .cp = 15, .crn = 10, .crm = 8,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .opc1 = CP_ANY, .opc2 = CP_ANY, .access = PL1_RW, .type = ARM_CP_NOP },<BR>&nbsp;&nbsp;&nbsp; /* Cache maintenance ops; some of this space may be overridden later. */<BR>&nbsp;&nbsp;&nbsp; { .name = "CACHEMAINT", .cp = 15, .crn = 7, .crm = CP_ANY,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .opc1 = 0, .opc2 = CP_ANY, .access = PL1_W,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .type = ARM_CP_NOP | ARM_CP_OVERRIDE },<BR>&nbsp;&nbsp;&nbsp; REGINFO_SENTINEL<BR>};