<?xml version="1.0" encoding="UTF-8"?>
<Module name="audio_loopback" Register="66" Lut="4" T_Register="816(66)" T_Alu="143(0)" T_Lut="671(4)" T_Bsram="11(0)">
    <SubModule name="Gowin_PLL"/>
    <SubModule name="WM8960_Init" Register="17" Alu="15" Lut="10" T_Register="74(17)" T_Alu="15(15)" T_Lut="181(10)" T_Bsram="1(0)">
        <SubModule name="I2C_Init_Dev" Register="9" Lut="18" T_Register="57(9)" T_Lut="171(18)" T_Bsram="1(0)">
            <SubModule name="wm8960_init_table" Bsram="1" T_Bsram="1(1)"/>
            <SubModule name="i2c_control" Register="25" Lut="71" T_Register="48(25)" T_Lut="153(71)">
                <SubModule name="i2c_bit_shift" Register="23" Lut="82" T_Register="23(23)" T_Lut="82(82)"/>
            </SubModule>
        </SubModule>
    </SubModule>
    <SubModule name="echo_0" Register="16" T_Register="168(16)" T_Alu="48(0)" T_Lut="129(0)" T_Bsram="4(0)">
        <SubModule name="gain_inst" Register="13" T_Register="13(13)"/>
        <SubModule name="delay_inst" Register="2" T_Register="107(2)" T_Alu="35(0)" T_Lut="129(0)" T_Bsram="4(0)">
            <SubModule name="my_audio_delay1" Register="105" Alu="35" Lut="129" Bsram="4" T_Register="105(105)" T_Alu="35(35)" T_Lut="129(129)" T_Bsram="4(4)"/>
        </SubModule>
        <SubModule name="add_inst" Register="32" Alu="13" T_Register="32(32)" T_Alu="13(13)"/>
    </SubModule>
    <SubModule name="echo_1" Register="16" T_Register="167(16)" T_Alu="48(0)" T_Lut="129(0)" T_Bsram="4(0)">
        <SubModule name="gain_inst" Register="13" T_Register="13(13)"/>
        <SubModule name="delay_inst" Register="1" T_Register="106(1)" T_Alu="35(0)" T_Lut="129(0)" T_Bsram="4(0)">
            <SubModule name="my_audio_delay1" Register="105" Alu="35" Lut="129" Bsram="4" T_Register="105(105)" T_Alu="35(35)" T_Lut="129(129)" T_Bsram="4(4)"/>
        </SubModule>
        <SubModule name="add_inst" Register="32" Alu="13" T_Register="32(32)" T_Alu="13(13)"/>
    </SubModule>
    <SubModule name="i2s_rx" Register="81" Lut="66" T_Register="188(81)" T_Alu="16(0)" T_Lut="125(66)" T_Bsram="1(0)">
        <SubModule name="adc_fifo" Register="32" T_Register="107(32)" T_Alu="16(0)" T_Lut="59(0)" T_Bsram="1(0)">
            <SubModule name="async_fifo_ctrl_inst" Register="75" Alu="16" Lut="59" T_Register="75(75)" T_Alu="16(16)" T_Lut="59(59)"/>
            <SubModule name="dpram_inst" Bsram="1" T_Bsram="1(1)"/>
        </SubModule>
    </SubModule>
    <SubModule name="i2s_tx" Register="46" Lut="45" T_Register="153(46)" T_Alu="16(0)" T_Lut="103(45)" T_Bsram="1(0)">
        <SubModule name="dac_fifo" Register="32" T_Register="107(32)" T_Alu="16(0)" T_Lut="58(0)" T_Bsram="1(0)">
            <SubModule name="async_fifo_ctrl_inst" Register="75" Alu="16" Lut="58" T_Register="75(75)" T_Alu="16(16)" T_Lut="58(58)"/>
            <SubModule name="dpram_inst" Bsram="1" T_Bsram="1(1)"/>
        </SubModule>
    </SubModule>
</Module>
