Model {
  Name			  "Casc_Filter"
  Version		  6.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.218"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Wed Jun 21 08:47:29 2006"
  Creator		  "tbrimeye"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "tbrimeye"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Apr 22 15:07:18 2008"
  ModelVersionFormat	  "1.%<AutoIncrement:218>"
  ConfigurationManager	  "None"
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  AccelVerboseBuild	  off
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.2.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.2.0"
	  StartTime		  "0.0"
	  StopTime		  "4100/sampling_freq"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.2.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.2.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.2.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.2.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.2.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.2.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.2.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.2.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Output		      "Magnitude and angle"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      DataTypeConversion
      OutDataTypeMode	      "Inherit via back propagation"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      "M-S-Function"
      FunctionName	      "mlfile"
      DisplayMFileStacktrace  on
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutDataTypeMode	      "Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      FixptAsFi		      off
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "Casc_Filter"
    Location		    [2, 82, 1598, 1026]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [19, 16, 70, 66]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      infoedit		      " System Generator"
      xilinxfamily	      "Virtex4"
      part		      "xc4vsx35"
      speed		      "-11"
      package		      "ff668"
      synthesis_tool	      "XST"
      directory		      "C:/Work_Projects/Xilinx/SysGen_Outputs/DDC_Filt"
"ers/Casc_Filter_x1_netlist"
      testbench		      off
      simulink_period	      "1/filter_clk"
      sysclk_period	      "(1/filter_clk)*1e9"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      block_version	      "8.2"
      sg_icon_stat	      "51,50,-1,-1,red,beige,0,07734"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 51 51 0 ],[0 0 50 50 ],[0.93 0.92 0.86]);\npatch([12 4 16 4 12 25 29 3"
"3 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 3"
"7 25 13 5 16 5 5 9 5 5 ],[0.6 0.2 0.25]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\nfprintf('','COMMENT: end icon text');\n"
      sg_blockgui_xml	      "<!--  *  Copyright (c) 2005, Xilinx, Inc.  All "
"Rights Reserved.            --><!--  *  Reproduction or reuse, in any form, w"
"ithout the explicit written  --><!--  *  consent of Xilinx, Inc., is strictly"
" prohibited.                  --><sysgenblock has_userdata=\"true\" tag=\"gen"
"X\" block_type=\"sysgen\" simulinkname=\" System Generator\" >\n <icon width="
"\"51\" bg_color=\"beige\" height=\"50\" caption_format=\"System\\nGenerator\""
" wmark_color=\"red\" />\n <callbacks DeleteFcn=\"xlSysgenGUI('delete', gcs, g"
"cbh);\" OpenFcn=\"xlSysgenGUI('startup',gcs,gcbh)\" ModelCloseFcn=\"xlSysgenG"
"UI('Close',gcs,gcbh)\" PostSaveFcn=\"xlSysgenGUI('Save')\" />\n <libraries>\n"
"  <library name=\"xbsIndex\" />\n  <library name=\"xbsBasic\" />\n  <library "
"name=\"xbsTools\" />\n </libraries>\n <subsystem_model file=\"system_generato"
"r_subsystem.mdl\" />\n <blockgui label=\"Xilinx System Generator\" >\n  <edit"
"box evaluate=\"false\" multi_line=\"true\" name=\"infoedit\" read_only=\"true"
"\" default=\" System Generator\" />\n  <editbox evaluate=\"false\" name=\"xil"
"inxfamily\" default=\"Virtex4\" label=\"Xilinx family\" />\n  <editbox evalua"
"te=\"false\" name=\"part\" default=\"xc4vsx35\" label=\"Part\" />\n  <editbox"
" evaluate=\"false\" name=\"speed\" default=\"-10\" label=\"Speed\" />\n  <edi"
"tbox evaluate=\"false\" name=\"package\" default=\"ff668\" label=\"Package\" "
"/>\n  <listbox evaluate=\"true\" name=\"synthesis_tool\" default=\"XST\" labe"
"l=\"Synthesis tool\" >\n   <item value=\"Spectrum\" />\n   <item value=\"Synp"
"lify\" />\n   <item value=\"Synplify Pro\" />\n   <item value=\"XST\" />\n   "
"<item value=\"Precision\" />\n  </listbox>\n  <editbox evaluate=\"false\" nam"
"e=\"directory\" default=\"./netlist\" label=\"Target directory\" />\n  <check"
"box evaluate=\"true\" name=\"testbench\" default=\"off\" label=\"Testbench\" "
"/>\n  <editbox evaluate=\"true\" name=\"simulink_period\" default=\"1\" label"
"=\"Simulink period\" />\n  <editbox evaluate=\"true\" name=\"sysclk_period\" "
"default=\"10\" label=\"System clock period\" />\n  <checkbox evaluate=\"true"
"\" name=\"incr_netlist\" default=\"off\" label=\"Incremental netlisting\" />"
"\n  <listbox evaluate=\"true\" name=\"trim_vbits\" default=\"Everywhere in Su"
"bSystem\" label=\"Trim valid bits\" >\n   <item value=\"According to Block Ma"
"sks\" />\n   <item value=\"Everywhere in SubSystem\" />\n   <item value=\"No "
"Where in SubSystem\" />\n  </listbox>\n  <listbox evaluate=\"true\" name=\"db"
"l_ovrd\" default=\"According to Block Masks\" label=\"Override with doubles\""
" >\n   <item value=\"According to Block Masks\" />\n   <item value=\"Everywhe"
"re in SubSystem\" />\n   <item value=\"No Where in SubSystem\" />\n  </listbo"
"x>\n  <listbox evaluate=\"true\" name=\"core_generation\" default=\"According"
" to Block Masks\" label=\"Generate cores\" >\n   <item value=\"According to B"
"lock Masks\" />\n   <item value=\"Everywhere Available\" />\n   <item value="
"\"Not Needed - Already Generated\" />\n  </listbox>\n  <checkbox evaluate=\"t"
"rue\" name=\"run_coregen\" default=\"off\" label=\"Run CoreGen\" />\n  <check"
"box evaluate=\"true\" name=\"deprecated_control\" default=\"off\" label=\"Sho"
"w deprecated controls\" />\n  <hiddenvar evaluate=\"true\" name=\"eval_field"
"\" default=\"0\" />\n </blockgui>\n</sysgenblock>\n"
    }
    Block {
      BlockType		      Reference
      Name		      "ChA_I_Out"
      Ports		      [1, 1]
      Position		      [620, 255, 680, 275]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 16 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,330"
      block_type	      "gatewayout"
      block_version	      "8.2"
      sg_icon_stat	      "60,20,1,1,white,yellow,0,f0cec300"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 29 30"
" 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "ChA_In"
      Ports		      [1, 1]
      Position		      [240, 215, 305, 235]
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "14"
      bin_pt		      "13"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1/sampling_freq"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 14 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,423"
      block_type	      "gatewayin"
      block_version	      "8.2"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "ChA_Q_Out"
      Ports		      [1, 1]
      Position		      [620, 365, 680, 385]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 16 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "8.2"
      sg_icon_stat	      "60,20,1,1,white,yellow,0,f0cec300"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 29 30"
" 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Chirp"
      Ports		      [0, 1]
      Position		      [15, 160, 55, 200]
      SourceBlock	      "dspsrcs4/Chirp"
      SourceType	      "Chirp"
      sweep		      "Linear"
      mode		      "Unidirectional"
      f0		      "40e6"
      f1		      "80e6"
      t1		      "4096/sampling_freq"
      Tsweep		      "4096/sampling_freq"
      phase		      "pi/4"
      Ts		      "1/sampling_freq"
      spf		      "1"
      datatype		      "Double"
    }
    Block {
      BlockType		      ComplexToRealImag
      Name		      "Complex to\nReal-Imag1"
      Ports		      [1, 2]
      Position		      [520, 133, 550, 162]
      Output		      "Real and imag"
    }
    Block {
      BlockType		      ComplexToRealImag
      Name		      "Complex to\nReal-Imag2"
      Ports		      [1, 2]
      Position		      [220, 63, 250, 92]
      Output		      "Real and imag"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      Position		      [105, 255, 135, 285]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant10"
      Position		      [105, 615, 135, 645]
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      Position		      [105, 300, 135, 330]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant3"
      Position		      [105, 345, 135, 375]
      Value		      ".1"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant4"
      Position		      [105, 390, 135, 420]
      Value		      "3"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant5"
      Position		      [105, 435, 135, 465]
    }
    Block {
      BlockType		      Constant
      Name		      "Constant7"
      Position		      [105, 480, 135, 510]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant8"
      Position		      [105, 525, 135, 555]
      Value		      ".5"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant9"
      Position		      [105, 570, 135, 600]
      Value		      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "DDC"
      Ports		      [10, 4]
      Position		      [430, 204, 560, 651]
      BackgroundColor	      "lightBlue"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"DDC"
	Location		[2, 83, 1270, 978]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "ChA In"
	  Position		  [275, 173, 305, 187]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Stop"
	  Position		  [45, 243, 75, 257]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "k addr"
	  Position		  [45, 273, 75, 287]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "k data"
	  Position		  [45, 303, 75, 317]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "k sel"
	  Position		  [45, 333, 75, 347]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "k wr"
	  Position		  [45, 363, 75, 377]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "g addr"
	  Position		  [45, 393, 75, 407]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "g data"
	  Position		  [45, 423, 75, 437]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "g sel"
	  Position		  [45, 453, 75, 467]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "g wr"
	  Position		  [45, 483, 75, 497]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Coefficients"
	  Ports			  [10, 9]
	  Position		  [145, 196, 245, 514]
	  BackgroundColor	  "orange"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Coefficients"
	    Location		    [2, 82, 1270, 978]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Counter"
	      Position		      [60, 103, 90, 117]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Stop"
	      Position		      [60, 58, 90, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "k_addr"
	      Position		      [60, 148, 90, 162]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "k_data"
	      Position		      [60, 193, 90, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "k_sel"
	      Position		      [60, 238, 90, 252]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "k_wr"
	      Position		      [60, 283, 90, 297]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "g_addr"
	      Position		      [60, 413, 90, 427]
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "g_data"
	      Position		      [60, 448, 90, 462]
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "g_sel"
	      Position		      [60, 483, 90, 497]
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "g_wr"
	      Position		      [60, 518, 90, 532]
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Gaus Coef Mem"
	      Ports		      [6, 4]
	      Position		      [245, 330, 345, 545]
	      BackgroundColor	      "orange"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"Gaus Coef Mem"
		Location		[2, 82, 1014, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Stop"
		  Position		  [25, 78, 55, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Counter"
		  Position		  [25, 123, 55, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Addr"
		  Position		  [25, 168, 55, 182]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Data"
		  Position		  [25, 233, 55, 247]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Sel"
		  Position		  [20, 423, 50, 437]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Wr/R"
		  Position		  [20, 383, 50, 397]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [140, 59, 185, 201]
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[2 0 0 4 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,142,3,1,white,blue,3,03f9c9b9"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics ');\npatch([0 45 45 0 ],[0 20.2857 121.714 142 ],[0.77 0.82 0.91]);\npa"
"tch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[53 60 71"
" 82 89 89 86 89 89 79 89 82 71 60 53 63 53 53 56 53 53 ],[0.98 0.96 0.92]);\n"
"plot([0 45 45 0 0 ],[0 20.2857 121.714 142 0 ]);\nfprintf('','COMMENT: end ic"
"on graphics');\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');po"
"rt_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor"
"('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','"
"texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [5, 1]
		  Position		  [480, 23, 525, 167]
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "3"
		  en			  "on"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[18 18 0 36 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,144,5,1,white,blue,3,dfa586ac"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics ');\npatch([0 45 45 0 ],[0 20.5714 123.429 144 ],[0.77 0.82 0.91]);\npa"
"tch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[54 61 72"
" 83 90 90 87 90 90 80 90 83 72 61 54 64 54 54 57 54 54 ],[0.98 0.96 0.92]);\n"
"plot([0 45 45 0 0 ],[0 20.5714 123.429 144 0 ]);\nfprintf('','COMMENT: end ic"
"on graphics');\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');po"
"rt_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor"
"('black');port_label('input',3,'d1');\ncolor('black');port_label('input',4,'d"
"2');\ncolor('black');port_label('input',5,'en');\ncolor('black');disp('\\bf{ "
" z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Select Decoder"
		  Ports			  [3, 4]
		  Position		  [150, 332, 220, 448]
		  BackgroundColor	  "gray"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "Select Decoder"
		    Location		    [2, 82, 1014, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Run/Stop"
		    Position		    [15, 68, 45, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Wr/R"
		    Position		    [15, 268, 45, 282]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Sel"
		    Position		    [15, 433, 45, 447]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "BitBasher"
		    Ports		    [1, 2]
		    Position		    [100, 360, 170, 520]
		    SourceBlock		    "xbsIndex_r4/BitBasher"
		    SourceType		    "Xilinx BitBasher Block"
		    infoedit		    "Allows      extraction, concatena"
"tion and augmentation of bits"
		    bitexpr		    "<html><head><meta name=\"qrichtex"
"t\" content=\"1\" /></head><body style=\"font-size:8pt;font-family:MS Shell D"
"lg\">\n<p>Sel0={Sel[0]}<br />Sel1={Sel[1]}<br /></p>\n</body></html>\n"
		    sr_1		    "1"
		    arith_type1		    "Unsigned"
		    bin_pt1		    "0"
		    sr_2		    "2"
		    arith_type2		    "Unsigned"
		    bin_pt2		    "0"
		    sr_3		    "3"
		    arith_type3		    "Unsigned"
		    bin_pt3		    "0"
		    sr_4		    "4"
		    arith_type4		    "Unsigned"
		    bin_pt4		    "0"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,265"
		    block_type		    "bitbasher"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "70,160,1,2,white,blue,0,bd00602d"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 70 70 0 ],[0 0 160 160 ],[0.77 0.82 0.91]);\npatch([17 "
"5 21 5 17 35 40 45 65 49 34 23 39 23 34 49 65 45 40 35 17 ],[53 65 81 97 109 "
"109 104 109 109 93 108 97 81 65 54 69 53 53 58 53 53 ],[0.98 0.96 0.92]);\npl"
"ot([0 0 70 70 0 ],[0 160 160 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
");\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');port_label('in"
"put',1,'Sel');\ncolor('black');port_label('output',1,'Sel0');\ncolor('black')"
";port_label('output',2,'Sel1');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [200, 392, 245, 408]
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and satu"
"rating require hardware resources; truncating and wrapping do not."
		    arith_type		    "Boolean"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    pipeline		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,381,366"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,16,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 45 45 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([19 16"
" 20 16 19 23 24 25 30 26 23 21 25 21 23 26 30 25 24 23 19 ],[2 5 9 13 16 16 1"
"5 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 16 16 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');port_label('output',1,'cast');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [200, 472, 245, 488]
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and satu"
"rating require hardware resources; truncating and wrapping do not."
		    arith_type		    "Boolean"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    pipeline		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,381,366"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,16,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 45 45 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([19 16"
" 20 16 19 23 24 25 30 26 23 21 25 21 23 26 30 25 24 23 19 ],[2 5 9 13 16 16 1"
"5 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 16 16 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');port_label('output',1,'cast');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [200, 267, 245, 283]
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and satu"
"rating require hardware resources; truncating and wrapping do not."
		    arith_type		    "Boolean"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    pipeline		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,381,366"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,16,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 45 45 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([19 16"
" 20 16 19 23 24 25 30 26 23 21 25 21 23 26 30 25 24 23 19 ],[2 5 9 13 16 16 1"
"5 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 16 16 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');port_label('output',1,'cast');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert5"
		    Ports		    [1, 1]
		    Position		    [200, 67, 245, 83]
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and satu"
"rating require hardware resources; truncating and wrapping do not."
		    arith_type		    "Boolean"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    pipeline		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,381,366"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,16,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 45 45 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([19 16"
" 20 16 19 23 24 25 30 26 23 21 25 21 23 26 30 25 24 23 19 ],[2 5 9 13 16 16 1"
"5 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 16 16 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');port_label('output',1,'cast');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [350, 385, 385, 415]
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's c"
"omplement) operator."
		    en			    "off"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,232"
		    block_type		    "inv"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,30,1,1,white,blue,0,1ab4a85f"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 35 35 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([10 5 "
"12 5 10 18 20 22 30 23 17 12 18 12 17 23 30 22 20 18 10 ],[3 8 15 22 27 27 25"
" 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ]"
",[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','C"
"OMMENT: begin icon text ');\ncolor('black');disp('not');\nfprintf('','COMMENT"
": end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [350, 464, 385, 496]
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's c"
"omplement) operator."
		    en			    "off"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,232"
		    block_type		    "inv"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,32,1,1,white,blue,0,1ab4a85f"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 35 35 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([9 4 1"
"1 4 9 17 19 21 30 23 16 11 18 11 16 23 30 21 19 17 9 ],[3 8 15 22 27 27 25 27"
" 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],[0"
" 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMM"
"ENT: begin icon text ');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
"nd icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [350, 113, 385, 147]
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's c"
"omplement) operator."
		    en			    "off"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,232"
		    block_type		    "inv"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,34,1,1,white,blue,0,1ab4a85f"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 35 35 0 ],[0 0 34 34 ],[0.77 0.82 0.91]);\npatch([9 3 1"
"1 3 9 18 20 22 32 24 17 12 20 12 17 24 32 22 20 18 9 ],[4 10 18 26 32 32 30 3"
"2 32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],"
"[0 34 34 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');disp('not');\nfprintf('','COMMENT:"
" end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [550, 194, 605, 266]
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,72,4,1,white,blue,0,04d2767a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 72 72 ],[0.77 0.82 0.91]);\npatch([13 4 "
"17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[14 23 36 49 58 58 "
"54 58 58 46 58 49 36 23 14 26 14 14 18 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 "
"55 55 0 ],[0 72 72 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfpri"
"ntf('','COMMENT: begin icon text ');\ncolor('black');disp('\\newlineand\\newl"
"inez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [4, 1]
		    Position		    [550, 313, 605, 382]
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,69,4,1,white,blue,0,04d2767a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 69 69 ],[0.77 0.82 0.91]);\npatch([13 4 "
"17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[13 22 35 48 57 57 "
"53 57 57 45 57 48 35 22 13 25 13 13 17 13 13 ],[0.98 0.96 0.92]);\nplot([0 0 "
"55 55 0 ],[0 69 69 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfpri"
"ntf('','COMMENT: begin icon text ');\ncolor('black');disp('\\newlineand\\newl"
"inez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [550, 427, 605, 498]
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,71,4,1,white,blue,0,04d2767a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 71 71 ],[0.77 0.82 0.91]);\npatch([13 4 "
"17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[14 23 36 49 58 58 "
"54 58 58 46 58 49 36 23 14 26 14 14 18 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 "
"55 55 0 ],[0 71 71 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfpri"
"ntf('','COMMENT: begin icon text ');\ncolor('black');disp('\\newlineand\\newl"
"inez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [550, 45, 605, 160]
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,115,2,1,white,blue,0,087b5522"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 115 115 ],[0.77 0.82 0.91]);\npatch([13 "
"4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[36 45 58 71 80 8"
"0 76 80 80 68 80 71 58 45 36 48 36 36 40 36 36 ],[0.98 0.96 0.92]);\nplot([0 "
"0 55 55 0 ],[0 115 115 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\n"
"fprintf('','COMMENT: begin icon text ');\ncolor('black');disp('\\newlineand\\"
"newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "R_En"
		    Position		    [725, 98, 755, 112]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Wr0"
		    Position		    [730, 223, 760, 237]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Wr1"
		    Position		    [730, 343, 760, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Wr2"
		    Position		    [725, 458, 755, 472]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "BitBasher"
		    SrcPort		    1
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "BitBasher"
		    SrcPort		    2
		    Points		    [0, 0]
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Sel"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "BitBasher"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Wr0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Wr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Wr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Wr/R"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 0; 75, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [0, 0; 55, 0]
		    Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60; 230, 0]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [235, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [115, 0]
		    Branch {
		    Points		    [0, -180]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -125]
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Run/Stop"
		    SrcPort		    1
		    DstBlock		    "Convert5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert5"
		    SrcPort		    1
		    Points		    [225, 0]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 185]
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 110]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "R_En"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Single Port RAM"
		  Ports			  [3, 1]
		  Position		  [330, 185, 395, 295]
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory Block"
		  depth			  "16"
		  initVector		  "[h_g(1:12),0,0,0,0]"
		  distributed_mem	  "Block RAM"
		  write_mode		  "No Read On Write"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  latency		  "11"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[18 0 0 36 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "spram"
		  block_version		  "8.2"
		  sg_icon_stat		  "65,110,3,1,white,blue,0,4c8d71b6"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics ');\npatch([0 65 65 0 ],[0 0 110 110 ],[0.77 0.82 0.91]);\npatch([15 4 "
"19 4 15 32 37 42 60 45 31 21 36 21 31 45 60 42 37 32 15 ],[30 41 56 71 82 82 "
"77 82 82 67 81 71 56 41 31 45 30 30 35 30 30 ],[0.98 0.96 0.92]);\nplot([0 0 "
"65 65 0 ],[0 110 110 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfp"
"rintf('','COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'"
"addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_la"
"bel('input',3,'we');\ncolor('black');disp('z^{-11}','texmode','on');\nfprintf"
"('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Single Port RAM1"
		  Ports			  [3, 1]
		  Position		  [330, 315, 395, 425]
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory Block"
		  depth			  "16"
		  initVector		  "[h_g(13:24),0,0,0,0]"
		  distributed_mem	  "Block RAM"
		  write_mode		  "No Read On Write"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  latency		  "11"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[18 0 0 36 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "spram"
		  block_version		  "8.2"
		  sg_icon_stat		  "65,110,3,1,white,blue,0,4c8d71b6"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics ');\npatch([0 65 65 0 ],[0 0 110 110 ],[0.77 0.82 0.91]);\npatch([15 4 "
"19 4 15 32 37 42 60 45 31 21 36 21 31 45 60 42 37 32 15 ],[30 41 56 71 82 82 "
"77 82 82 67 81 71 56 41 31 45 30 30 35 30 30 ],[0.98 0.96 0.92]);\nplot([0 0 "
"65 65 0 ],[0 110 110 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfp"
"rintf('','COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'"
"addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_la"
"bel('input',3,'we');\ncolor('black');disp('z^{-11}','texmode','on');\nfprintf"
"('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Single Port RAM2"
		  Ports			  [3, 1]
		  Position		  [330, 445, 395, 555]
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory Block"
		  depth			  "16"
		  initVector		  "[h_g(25:36),0,0,0,0]"
		  distributed_mem	  "Block RAM"
		  write_mode		  "No Read On Write"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  latency		  "11"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[18 0 0 36 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "spram"
		  block_version		  "8.2"
		  sg_icon_stat		  "65,110,3,1,white,blue,0,4c8d71b6"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics ');\npatch([0 65 65 0 ],[0 0 110 110 ],[0.77 0.82 0.91]);\npatch([15 4 "
"19 4 15 32 37 42 60 45 31 21 36 21 31 45 60 42 37 32 15 ],[30 41 56 71 82 82 "
"77 82 82 67 81 71 56 41 31 45 30 30 35 30 30 ],[0.98 0.96 0.92]);\nplot([0 0 "
"65 65 0 ],[0 110 110 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfp"
"rintf('','COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'"
"addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_la"
"bel('input',3,'we');\ncolor('black');disp('z^{-11}','texmode','on');\nfprintf"
"('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Coef0"
		  Position		  [550, 233, 580, 247]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Coef1"
		  Position		  [550, 363, 580, 377]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Coef2"
		  Position		  [550, 493, 580, 507]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Read"
		  Position		  [550, 88, 580, 102]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Data"
		  SrcPort		  1
		  Points		  [0, 0; 220, 0]
		  Branch {
		    Points		    [0, 130]
		    Branch {
		    DstBlock		    "Single Port RAM1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "Single Port RAM2"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Single Port RAM"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Single Port RAM"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, -175]
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Coef0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Single Port RAM1"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, -275]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Coef1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Single Port RAM2"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -375]
		    DstBlock		    "Mux1"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "Coef2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Stop"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 265]
		    DstBlock		    "Select Decoder"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [110, 0; 0, 75]
		  Branch {
		    DstBlock		    "Single Port RAM"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    Branch {
		    DstBlock		    "Single Port RAM1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "Single Port RAM2"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "Read"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Addr"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Sel"
		  SrcPort		  1
		  Points		  [0, 0; 45, 0]
		  Branch {
		    DstBlock		    "Select Decoder"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -395]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Select Decoder"
		  SrcPort		  2
		  Points		  [35, 0; 0, -100]
		  DstBlock		  "Single Port RAM"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Select Decoder"
		  SrcPort		  3
		  DstBlock		  "Single Port RAM1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Select Decoder"
		  SrcPort		  4
		  Points		  [35, 0; 0, 100]
		  DstBlock		  "Single Port RAM2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Wr/R"
		  SrcPort		  1
		  DstBlock		  "Select Decoder"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Select Decoder"
		  SrcPort		  1
		  Points		  [15, 0; 0, -120; 40, 0; 0, -70]
		  DstBlock		  "Mux1"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Poly Coef Mem"
	      Ports		      [6, 5]
	      Position		      [245, 46, 345, 309]
	      BackgroundColor	      "orange"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"Poly Coef Mem"
		Location		[2, 82, 997, 722]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Stop"
		  Position		  [25, 78, 55, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Counter"
		  Position		  [25, 123, 55, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Addr"
		  Position		  [25, 168, 55, 182]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Data"
		  Position		  [25, 233, 55, 247]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Sel"
		  Position		  [25, 443, 55, 457]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Wr/R"
		  Position		  [25, 398, 55, 412]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [145, 59, 190, 201]
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  "off"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[2 0 0 4 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,142,3,1,white,blue,3,03f9c9b9"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics ');\npatch([0 45 45 0 ],[0 20.2857 121.714 142 ],[0.77 0.82 0.91]);\npa"
"tch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[53 60 71"
" 82 89 89 86 89 89 79 89 82 71 60 53 63 53 53 56 53 53 ],[0.98 0.96 0.92]);\n"
"plot([0 45 45 0 0 ],[0 20.2857 121.714 142 0 ]);\nfprintf('','COMMENT: end ic"
"on graphics');\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');po"
"rt_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor"
"('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','"
"texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [6, 1]
		  Position		  [480, 26, 525, 169]
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "4"
		  en			  "on"
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[18 18 0 36 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,143,6,1,white,blue,3,b52be799"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics ');\npatch([0 45 45 0 ],[0 20.4286 122.571 143 ],[0.77 0.82 0.91]);\npa"
"tch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[54 61 72"
" 83 90 90 87 90 90 80 90 83 72 61 54 64 54 54 57 54 54 ],[0.98 0.96 0.92]);\n"
"plot([0 45 45 0 0 ],[0 20.4286 122.571 143 0 ]);\nfprintf('','COMMENT: end ic"
"on graphics');\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');po"
"rt_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor"
"('black');port_label('input',3,'d1');\ncolor('black');port_label('input',4,'d"
"2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');port_label('"
"input',6,'en');\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Select Decoder"
		  Ports			  [3, 5]
		  Position		  [145, 334, 215, 476]
		  BackgroundColor	  "gray"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "Select Decoder"
		    Location		    [2, 82, 997, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Run/Stop"
		    Position		    [20, 78, 50, 92]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Wr/R"
		    Position		    [15, 278, 45, 292]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Sel"
		    Position		    [15, 483, 45, 497]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "BitBasher"
		    Ports		    [1, 2]
		    Position		    [100, 410, 170, 570]
		    SourceBlock		    "xbsIndex_r4/BitBasher"
		    SourceType		    "Xilinx BitBasher Block"
		    infoedit		    "Allows      extraction, concatena"
"tion and augmentation of bits"
		    bitexpr		    "<html><head><meta name=\"qrichtex"
"t\" content=\"1\" /></head><body style=\"font-size:8pt;font-family:MS Shell D"
"lg\">\n<p>Sel0={Sel[0]}<br />Sel1={Sel[1]}<br /></p>\n</body></html>\n"
		    sr_1		    "1"
		    arith_type1		    "Unsigned"
		    bin_pt1		    "0"
		    sr_2		    "2"
		    arith_type2		    "Unsigned"
		    bin_pt2		    "0"
		    sr_3		    "3"
		    arith_type3		    "Unsigned"
		    bin_pt3		    "0"
		    sr_4		    "4"
		    arith_type4		    "Unsigned"
		    bin_pt4		    "0"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,265"
		    block_type		    "bitbasher"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "70,160,1,2,white,blue,0,bd00602d"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 70 70 0 ],[0 0 160 160 ],[0.77 0.82 0.91]);\npatch([17 "
"5 21 5 17 35 40 45 65 49 34 23 39 23 34 49 65 45 40 35 17 ],[53 65 81 97 109 "
"109 104 109 109 93 108 97 81 65 54 69 53 53 58 53 53 ],[0.98 0.96 0.92]);\npl"
"ot([0 0 70 70 0 ],[0 160 160 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
");\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');port_label('in"
"put',1,'Sel');\ncolor('black');port_label('output',1,'Sel0');\ncolor('black')"
";port_label('output',2,'Sel1');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [200, 442, 245, 458]
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and satu"
"rating require hardware resources; truncating and wrapping do not."
		    arith_type		    "Boolean"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    pipeline		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,381,366"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,16,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 45 45 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([19 16"
" 20 16 19 23 24 25 30 26 23 21 25 21 23 26 30 25 24 23 19 ],[2 5 9 13 16 16 1"
"5 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 16 16 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');port_label('output',1,'cast');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [200, 522, 245, 538]
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and satu"
"rating require hardware resources; truncating and wrapping do not."
		    arith_type		    "Boolean"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    pipeline		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,381,366"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,16,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 45 45 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([19 16"
" 20 16 19 23 24 25 30 26 23 21 25 21 23 26 30 25 24 23 19 ],[2 5 9 13 16 16 1"
"5 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 16 16 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');port_label('output',1,'cast');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [200, 277, 245, 293]
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and satu"
"rating require hardware resources; truncating and wrapping do not."
		    arith_type		    "Boolean"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    pipeline		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,381,366"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,16,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 45 45 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([19 16"
" 20 16 19 23 24 25 30 26 23 21 25 21 23 26 30 25 24 23 19 ],[2 5 9 13 16 16 1"
"5 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 16 16 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');port_label('output',1,'cast');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert4"
		    Ports		    [1, 1]
		    Position		    [195, 77, 240, 93]
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and satu"
"rating require hardware resources; truncating and wrapping do not."
		    arith_type		    "Boolean"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    pipeline		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,381,366"
		    block_type		    "convert"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,16,1,1,white,blue,0,0eb6e735"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 45 45 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([19 16"
" 20 16 19 23 24 25 30 26 23 21 25 21 23 26 30 25 24 23 19 ],[2 5 9 13 16 16 1"
"5 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 16 16 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');port_label('output',1,'cast');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [350, 435, 385, 465]
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's c"
"omplement) operator."
		    en			    "off"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,232"
		    block_type		    "inv"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,30,1,1,white,blue,0,1ab4a85f"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 35 35 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([10 5 "
"12 5 10 18 20 22 30 23 17 12 18 12 17 23 30 22 20 18 10 ],[3 8 15 22 27 27 25"
" 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ]"
",[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','C"
"OMMENT: begin icon text ');\ncolor('black');disp('not');\nfprintf('','COMMENT"
": end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [350, 514, 385, 546]
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's c"
"omplement) operator."
		    en			    "off"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,232"
		    block_type		    "inv"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,32,1,1,white,blue,0,1ab4a85f"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 35 35 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([9 4 1"
"1 4 9 17 19 21 30 23 16 11 18 11 16 23 30 21 19 17 9 ],[3 8 15 22 27 27 25 27"
" 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],[0"
" 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMM"
"ENT: begin icon text ');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
"nd icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [345, 113, 380, 147]
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's c"
"omplement) operator."
		    en			    "off"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,232"
		    block_type		    "inv"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,34,1,1,white,blue,0,1ab4a85f"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 35 35 0 ],[0 0 34 34 ],[0.77 0.82 0.91]);\npatch([9 3 1"
"1 3 9 18 20 22 32 24 17 12 20 12 17 24 32 22 20 18 9 ],[4 10 18 26 32 32 30 3"
"2 32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],"
"[0 34 34 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');disp('not');\nfprintf('','COMMENT:"
" end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [550, 204, 605, 276]
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,72,4,1,white,blue,0,04d2767a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 72 72 ],[0.77 0.82 0.91]);\npatch([13 4 "
"17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[14 23 36 49 58 58 "
"54 58 58 46 58 49 36 23 14 26 14 14 18 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 "
"55 55 0 ],[0 72 72 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfpri"
"ntf('','COMMENT: begin icon text ');\ncolor('black');disp('\\newlineand\\newl"
"inez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [4, 1]
		    Position		    [550, 322, 605, 393]
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,71,4,1,white,blue,0,04d2767a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 71 71 ],[0.77 0.82 0.91]);\npatch([13 4 "
"17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[14 23 36 49 58 58 "
"54 58 58 46 58 49 36 23 14 26 14 14 18 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 "
"55 55 0 ],[0 71 71 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfpri"
"ntf('','COMMENT: begin icon text ');\ncolor('black');disp('\\newlineand\\newl"
"inez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [550, 443, 605, 512]
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,69,4,1,white,blue,0,04d2767a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 69 69 ],[0.77 0.82 0.91]);\npatch([13 4 "
"17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[13 22 35 48 57 57 "
"53 57 57 45 57 48 35 22 13 25 13 13 17 13 13 ],[0.98 0.96 0.92]);\nplot([0 0 "
"55 55 0 ],[0 69 69 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfpri"
"ntf('','COMMENT: begin icon text ');\ncolor('black');disp('\\newlineand\\newl"
"inez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [550, 567, 605, 638]
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,71,4,1,white,blue,0,04d2767a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 71 71 ],[0.77 0.82 0.91]);\npatch([13 4 "
"17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[14 23 36 49 58 58 "
"54 58 58 46 58 49 36 23 14 26 14 14 18 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 "
"55 55 0 ],[0 71 71 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfpri"
"ntf('','COMMENT: begin icon text ');\ncolor('black');disp('\\newlineand\\newl"
"inez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [545, 64, 605, 151]
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "60,87,2,1,white,blue,0,087b5522"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 87 87 ],[0.77 0.82 0.91]);\npatch([14 4 "
"18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[20 30 44 58 68 68 "
"64 68 68 55 68 59 44 29 20 33 20 20 24 20 20 ],[0.98 0.96 0.92]);\nplot([0 0 "
"60 60 0 ],[0 87 87 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfpri"
"ntf('','COMMENT: begin icon text ');\ncolor('black');disp('\\newlineand\\newl"
"inez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "R_En"
		    Position		    [725, 103, 755, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Wr0"
		    Position		    [730, 233, 760, 247]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Wr1"
		    Position		    [730, 353, 760, 367]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Wr2"
		    Position		    [730, 473, 760, 487]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Wr3"
		    Position		    [730, 598, 760, 612]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "BitBasher"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "BitBasher"
		    SrcPort		    2
		    Points		    [0, 0]
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Sel"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "BitBasher"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Wr0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Wr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "Wr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Wr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Wr/R"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -100; 135, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 245]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80; 200, 0]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -125]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, -155]
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [260, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 120]
		    Branch {
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [115, 0]
		    Branch {
		    Points		    [0, 0; 0, -220]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -165]
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Run/Stop"
		    SrcPort		    1
		    DstBlock		    "Convert4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert4"
		    SrcPort		    1
		    Points		    [230, 0]
		    Branch {
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 185]
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 110]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 120]
		    Branch {
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    DstBlock		    "R_En"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Single Port RAM"
		  Ports			  [3, 1]
		  Position		  [330, 185, 395, 295]
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory Block"
		  depth			  "16"
		  initVector		  "[h_k(1:4:48),0,0,0,0]"
		  distributed_mem	  "Block RAM"
		  write_mode		  "No Read On Write"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  latency		  "11"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[18 0 0 36 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "spram"
		  block_version		  "8.2"
		  sg_icon_stat		  "65,110,3,1,white,blue,0,4c8d71b6"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics ');\npatch([0 65 65 0 ],[0 0 110 110 ],[0.77 0.82 0.91]);\npatch([15 4 "
"19 4 15 32 37 42 60 45 31 21 36 21 31 45 60 42 37 32 15 ],[30 41 56 71 82 82 "
"77 82 82 67 81 71 56 41 31 45 30 30 35 30 30 ],[0.98 0.96 0.92]);\nplot([0 0 "
"65 65 0 ],[0 110 110 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfp"
"rintf('','COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'"
"addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_la"
"bel('input',3,'we');\ncolor('black');disp('z^{-11}','texmode','on');\nfprintf"
"('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Single Port RAM1"
		  Ports			  [3, 1]
		  Position		  [330, 315, 395, 425]
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory Block"
		  depth			  "16"
		  initVector		  "[h_k(2:4:48),0,0,0,0]"
		  distributed_mem	  "Block RAM"
		  write_mode		  "No Read On Write"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  latency		  "11"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[18 0 0 36 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "spram"
		  block_version		  "8.2"
		  sg_icon_stat		  "65,110,3,1,white,blue,0,4c8d71b6"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics ');\npatch([0 65 65 0 ],[0 0 110 110 ],[0.77 0.82 0.91]);\npatch([15 4 "
"19 4 15 32 37 42 60 45 31 21 36 21 31 45 60 42 37 32 15 ],[30 41 56 71 82 82 "
"77 82 82 67 81 71 56 41 31 45 30 30 35 30 30 ],[0.98 0.96 0.92]);\nplot([0 0 "
"65 65 0 ],[0 110 110 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfp"
"rintf('','COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'"
"addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_la"
"bel('input',3,'we');\ncolor('black');disp('z^{-11}','texmode','on');\nfprintf"
"('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Single Port RAM2"
		  Ports			  [3, 1]
		  Position		  [330, 445, 395, 555]
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory Block"
		  depth			  "16"
		  initVector		  "[h_k(3:4:48),0,0,0,0]"
		  distributed_mem	  "Block RAM"
		  write_mode		  "No Read On Write"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  latency		  "11"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[18 0 0 36 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "spram"
		  block_version		  "8.2"
		  sg_icon_stat		  "65,110,3,1,white,blue,0,4c8d71b6"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics ');\npatch([0 65 65 0 ],[0 0 110 110 ],[0.77 0.82 0.91]);\npatch([15 4 "
"19 4 15 32 37 42 60 45 31 21 36 21 31 45 60 42 37 32 15 ],[30 41 56 71 82 82 "
"77 82 82 67 81 71 56 41 31 45 30 30 35 30 30 ],[0.98 0.96 0.92]);\nplot([0 0 "
"65 65 0 ],[0 110 110 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfp"
"rintf('','COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'"
"addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_la"
"bel('input',3,'we');\ncolor('black');disp('z^{-11}','texmode','on');\nfprintf"
"('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Single Port RAM3"
		  Ports			  [3, 1]
		  Position		  [330, 575, 395, 685]
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory Block"
		  depth			  "16"
		  initVector		  "[h_k(4:4:48),0,0,0,0]"
		  distributed_mem	  "Block RAM"
		  write_mode		  "No Read On Write"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  latency		  "11"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[18 0 0 36 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "spram"
		  block_version		  "8.2"
		  sg_icon_stat		  "65,110,3,1,white,blue,0,4c8d71b6"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics ');\npatch([0 65 65 0 ],[0 0 110 110 ],[0.77 0.82 0.91]);\npatch([15 4 "
"19 4 15 32 37 42 60 45 31 21 36 21 31 45 60 42 37 32 15 ],[30 41 56 71 82 82 "
"77 82 82 67 81 71 56 41 31 45 30 30 35 30 30 ],[0.98 0.96 0.92]);\nplot([0 0 "
"65 65 0 ],[0 110 110 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfp"
"rintf('','COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'"
"addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_la"
"bel('input',3,'we');\ncolor('black');disp('z^{-11}','texmode','on');\nfprintf"
"('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Coef0"
		  Position		  [610, 233, 640, 247]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Coef1"
		  Position		  [610, 363, 640, 377]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Coef2"
		  Position		  [615, 493, 645, 507]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Coef3"
		  Position		  [615, 623, 645, 637]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Read"
		  Position		  [610, 93, 640, 107]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Data"
		  SrcPort		  1
		  Points		  [0, 0; 220, 0]
		  Branch {
		    Points		    [0, 130]
		    Branch {
		    Points		    [0, 130]
		    Branch {
		    DstBlock		    "Single Port RAM2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "Single Port RAM3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Single Port RAM1"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Single Port RAM"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Single Port RAM"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -180]
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Coef0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Single Port RAM1"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, -285]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Coef1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Single Port RAM2"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -390]
		    DstBlock		    "Mux1"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "Coef2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Single Port RAM3"
		  SrcPort		  1
		  Points		  [0, 0; 55, 0]
		  Branch {
		    Points		    [0, -495]
		    DstBlock		    "Mux1"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "Coef3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Stop"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 275]
		    DstBlock		    "Select Decoder"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [105, 0; 0, 75]
		  Branch {
		    Points		    [0, 130]
		    Branch {
		    DstBlock		    "Single Port RAM1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 130]
		    Branch {
		    DstBlock		    "Single Port RAM2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "Single Port RAM3"
		    DstPort		    1
		    }
		    }
		  }
		  Branch {
		    DstBlock		    "Single Port RAM"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "Read"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Addr"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Sel"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "Select Decoder"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -415]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Wr/R"
		  SrcPort		  1
		  DstBlock		  "Select Decoder"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Select Decoder"
		  SrcPort		  2
		  Points		  [40, 0; 0, -100]
		  DstBlock		  "Single Port RAM"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Select Decoder"
		  SrcPort		  3
		  DstBlock		  "Single Port RAM1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Select Decoder"
		  SrcPort		  4
		  Points		  [40, 0; 0, 100]
		  DstBlock		  "Single Port RAM2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Select Decoder"
		  SrcPort		  5
		  Points		  [20, 0; 0, 200]
		  DstBlock		  "Single Port RAM3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Select Decoder"
		  SrcPort		  1
		  Points		  [20, 0; 0, -125; 40, 0; 0, -60]
		  DstBlock		  "Mux1"
		  DstPort		  6
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "k_Coef0"
	      Position		      [405, 73, 435, 87]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "k_Coef1"
	      Position		      [405, 123, 435, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "k_Coef2"
	      Position		      [405, 173, 435, 187]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "k_Coef3"
	      Position		      [405, 223, 435, 237]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "g_Coef0"
	      Position		      [405, 348, 435, 362]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "g_Coef1"
	      Position		      [405, 403, 435, 417]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "g_Coef2"
	      Position		      [405, 458, 435, 472]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "k_CoefRead"
	      Position		      [405, 273, 435, 287]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "g_CoefRead"
	      Position		      [405, 513, 435, 527]
	      Port		      "9"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Stop"
	      SrcPort		      1
	      Points		      [0, 0; 110, 0]
	      Branch {
		Points			[0, 285]
		DstBlock		"Gaus Coef Mem"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Poly Coef Mem"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [125, 0]
	      Branch {
		DstBlock		"Poly Coef Mem"
		DstPort			2
	      }
	      Branch {
		Points			[0, 275]
		DstBlock		"Gaus Coef Mem"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Poly Coef Mem"
	      SrcPort		      1
	      DstBlock		      "k_Coef0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Poly Coef Mem"
	      SrcPort		      2
	      DstBlock		      "k_Coef1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "k_addr"
	      SrcPort		      1
	      DstBlock		      "Poly Coef Mem"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Poly Coef Mem"
	      SrcPort		      3
	      DstBlock		      "k_Coef2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "k_data"
	      SrcPort		      1
	      DstBlock		      "Poly Coef Mem"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Poly Coef Mem"
	      SrcPort		      4
	      DstBlock		      "k_Coef3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "k_sel"
	      SrcPort		      1
	      DstBlock		      "Poly Coef Mem"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Poly Coef Mem"
	      SrcPort		      5
	      DstBlock		      "k_CoefRead"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "k_wr"
	      SrcPort		      1
	      DstBlock		      "Poly Coef Mem"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gaus Coef Mem"
	      SrcPort		      1
	      DstBlock		      "g_Coef0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gaus Coef Mem"
	      SrcPort		      2
	      DstBlock		      "g_Coef1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "g_addr"
	      SrcPort		      1
	      DstBlock		      "Gaus Coef Mem"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "g_data"
	      SrcPort		      1
	      DstBlock		      "Gaus Coef Mem"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gaus Coef Mem"
	      SrcPort		      3
	      DstBlock		      "g_Coef2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "g_sel"
	      SrcPort		      1
	      DstBlock		      "Gaus Coef Mem"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gaus Coef Mem"
	      SrcPort		      4
	      DstBlock		      "g_CoefRead"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "g_wr"
	      SrcPort		      1
	      DstBlock		      "Gaus Coef Mem"
	      DstPort		      6
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [0, 1]
	  Position		  [25, 73, 70, 117]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are t"
"he least expensive in hardware.  A count limited counter is implemented by co"
"mbining a counter with a comparator."
	  cnt_type		  "Count Limited"
	  cnt_to		  "11"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "off"
	  explicit_period	  "on"
	  period		  "1/filter_clk"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  use_rpm		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,615"
	  block_type		  "counter"
	  block_version		  "8.2"
	  sg_icon_stat		  "45,44,0,1,white,blue,0,115399eb"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 "
"34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 "
"54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('output',1,'out');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter Inv"
	  Ports			  [0, 1]
	  Position		  [25, 123, 70, 167]
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are t"
"he least expensive in hardware.  A count limited counter is implemented by co"
"mbining a counter with a comparator."
	  cnt_type		  "Count Limited"
	  cnt_to		  "0"
	  operation		  "Down"
	  start_count		  "11"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "off"
	  explicit_period	  "on"
	  period		  "1/filter_clk"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  use_rpm		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,615"
	  block_type		  "counter"
	  block_version		  "8.2"
	  sg_icon_stat		  "45,44,0,1,white,blue,0,115399eb"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 "
"34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 "
"54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('output',1,'out');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DDC A"
	  Ports			  [10, 2]
	  Position		  [405, 87, 520, 448]
	  BackgroundColor	  "lightBlue"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "DDC A"
	    Location		    [407, 82, 1052, 742]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Counter"
	      Position		      [30, 88, 60, 102]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Counter Inv"
	      Position		      [30, 128, 60, 142]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Data In Ch A"
	      Position		      [30, 168, 60, 182]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "k_Coef0"
	      Position		      [30, 208, 60, 222]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "k_Coef1"
	      Position		      [30, 248, 60, 262]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "k_Coef2"
	      Position		      [30, 288, 60, 302]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "k_Coef3"
	      Position		      [30, 328, 60, 342]
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "g_Coef0"
	      Position		      [30, 368, 60, 382]
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "g_Coef1"
	      Position		      [30, 408, 60, 422]
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "g_Coef2"
	      Position		      [30, 448, 60, 462]
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [385, 345, 445, 365]
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fix"
"ed point inputs into ouputs of type Simulink integer, double, or fixed point."
"<P><P>Hardware notes:  In hardware these blocks become top level output ports"
" or are discarded, depending on how they are configured."
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,330"
	      block_type	      "gatewayout"
	      block_version	      "8.2"
	      sg_icon_stat	      "60,20,1,1,white,grey,0,422cd57d"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 "
"24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20"
" 20 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black')"
";port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [385, 380, 445, 400]
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fix"
"ed point inputs into ouputs of type Simulink integer, double, or fixed point."
"<P><P>Hardware notes:  In hardware these blocks become top level output ports"
" or are discarded, depending on how they are configured."
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,330"
	      block_type	      "gatewayout"
	      block_version	      "8.2"
	      sg_icon_stat	      "60,20,1,1,white,grey,0,422cd57d"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 "
"24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 1"
"8 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20"
" 20 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black')"
";port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Gaussian FIR Filters"
	      Ports		      [7, 2]
	      Position		      [360, 48, 445, 312]
	      BackgroundColor	      "green"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"Gaussian FIR Filters"
		Location		[2, 82, 1270, 978]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Counter"
		  Position		  [75, 48, 105, 62]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Counter Inv"
		  Position		  [75, 88, 105, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Q In"
		  Position		  [75, 128, 105, 142]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Coef0"
		  Position		  [80, 418, 110, 432]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Coef1"
		  Position		  [80, 458, 110, 472]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Coef2"
		  Position		  [80, 498, 110, 512]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "I In"
		  Position		  [80, 378, 110, 392]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Gaussian FIR Filter"
		  Ports			  [6, 1]
		  Position		  [310, 40, 420, 270]
		  BackgroundColor	  "green"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "Gaussian FIR Filter"
		    Location		    [114, 237, 829, 680]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Counter"
		    Position		    [15, 23, 45, 37]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter Inv"
		    Position		    [15, 153, 45, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data In"
		    Position		    [15, 73, 45, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coef0"
		    Position		    [15, 193, 45, 207]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coef1"
		    Position		    [15, 233, 45, 247]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coef2"
		    Position		    [15, 273, 45, 287]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Gaussian Accumulate"
		    Ports		    [2, 1]
		    Position		    [475, 133, 570, 197]
		    BackgroundColor	    "orange"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "Gaussian Accumulate"
		    Location		    [2, 82, 1014, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Counter"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data In"
		    Position		    [30, 288, 60, 302]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [35, 61, 90, 79]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "0"
		    n_bits		    "1"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,18,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([23 20"
" 24 20 23 28 29 30 35 31 27 24 28 24 27 31 35 30 29 28 23 ],[2 5 9 13 16 16 1"
"5 16 16 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],"
"[0 18 18 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');port_label('output',1,'0');\nfprin"
"tf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no changes above "
"this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [150, 249, 225, 271]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "131071"
		    n_bits		    "48"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=P+1"
		    opselect		    "Custom"
		    inp2		    "P"
		    opr			    "+"
		    inp1		    "0"
		    carry		    "1"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,22,0,1,white,blue,0,16c4d0f8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 22 22 ],[0.77 0.82 0.91]);\npatch([32 28"
" 33 28 32 38 40 42 48 43 38 35 41 35 38 43 48 42 40 38 32 ],[2 6 11 16 20 20 "
"18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 "
"],[0 22 22 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'131071');"
"\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no changes"
" above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant11"
		    Ports		    [0, 1]
		    Position		    [15, 369, 90, 391]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "5"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(P)"
		    opselect		    "Custom"
		    inp2		    "PCIN"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "0"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,22,0,1,white,blue,0,0e26cb2e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 22 22 ],[0.77 0.82 0.91]);\npatch([32 28"
" 33 28 32 38 40 42 48 43 38 35 41 35 38 43 48 42 40 38 32 ],[2 6 11 16 20 20 "
"18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 "
"],[0 22 22 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=PCIN+(P"
")');\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no cha"
"nges above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [150, 179, 225, 201]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "0"
		    n_bits		    "18"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=P+1"
		    opselect		    "Custom"
		    inp2		    "P"
		    opr			    "+"
		    inp1		    "0"
		    carry		    "1"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,22,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 22 22 ],[0.77 0.82 0.91]);\npatch([32 28"
" 33 28 32 38 40 42 48 43 38 35 41 35 38 43 48 42 40 38 32 ],[2 6 11 16 20 20 "
"18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 "
"],[0 22 22 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'0');\nfpr"
"intf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no changes abov"
"e this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [15, 409, 90, 431]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "5"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(C)"
		    opselect		    "Custom"
		    inp2		    "PCIN"
		    opr			    "+"
		    inp1		    "C"
		    carry		    "0"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,22,0,1,white,blue,0,aedaf4c9"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 22 22 ],[0.77 0.82 0.91]);\npatch([32 28"
" 33 28 32 38 40 42 48 43 38 35 41 35 38 43 48 42 40 38 32 ],[2 6 11 16 20 20 "
"18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 "
"],[0 22 22 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=PCIN+(C"
")');\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no cha"
"nges above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant6"
		    Ports		    [0, 1]
		    Position		    [150, 214, 225, 236]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "0"
		    n_bits		    "18"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=P+1"
		    opselect		    "Custom"
		    inp2		    "P"
		    opr			    "+"
		    inp1		    "0"
		    carry		    "1"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,22,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 22 22 ],[0.77 0.82 0.91]);\npatch([32 28"
" 33 28 32 38 40 42 48 43 38 35 41 35 38 43 48 42 40 38 32 ],[2 6 11 16 20 20 "
"18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 "
"],[0 22 22 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'0');\nfpr"
"intf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no changes abov"
"e this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP48"
		    Ports		    [5, 1]
		    Position		    [285, 176, 360, 344]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "on"
		    use_pcin		    "on"
		    use_pcout		    "off"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "0"
		    pipeline_b		    "0"
		    pipeline_c		    "off"
		    pipeline_p		    "on"
		    pipeline_mult	    "off"
		    pipeline_opmode	    "on"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "on"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,168,5,1,white,blue,0,4181286f"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 168 168 ],[0.77 0.82 0.91]);\npatch([17 "
"5 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[55 67 85 103 115"
" 115 110 115 115 98 114 102 85 68 56 72 55 55 60 55 55 ],[0.98 0.96 0.92]);\n"
"plot([0 0 75 75 0 ],[0 168 168 0 0 ]);\nfprintf('','COMMENT: end icon graphic"
"s');\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');port_label('"
"input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
"t_label('input',3,'c');\ncolor('black');port_label('input',4,'pcin');\ncolor("
"'black');port_label('input',5,'op');\ncolor('black');port_label('output',1,'p"
"');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [408, 130, 442, 165]
		    Orientation		    "down"
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "2"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "34,35,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 34 34 0 ],[0 0 35 35 ],[0.77 0.82 0.91]);\npatch([8 2 1"
"0 2 8 17 19 21 31 23 16 11 19 11 16 23 31 21 19 17 8 ],[4 10 18 26 32 32 30 3"
"2 32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 34 34 0 ],"
"[0 35 35 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');disp('z^{-2}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Down Sample"
		    Ports		    [1, 1]
		    Position		    [490, 411, 535, 459]
		    SourceBlock		    "xbsIndex_r4/Down Sample"
		    SourceType		    "Xilinx Down Sampler Block"
		    infoedit		    "Hardware notes: Sample and Latenc"
"y controls determine the hardware implementation.  The cost in hardware of di"
"fferent implementations varies considerably; press Help for details."
		    sample_ratio	    "12"
		    sample_phase	    "Last Value of Frame  (most effici"
"ent)"
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[8 16 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,296"
		    block_type		    "dsamp"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,48,1,1,white,blue,0,b7a0fafa"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('\\newline{\\fontsize{14p"
"t}\\bf\\downarrow}12\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: e"
"nd icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [150, 319, 190, 441]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    "off"
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[63 0 0 126 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "40,122,3,1,white,blue,3,03f9c9b9"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 40 40 0 ],[0 17.4286 104.571 122 ],[0.77 0.82 0.91]);\n"
"patch([10 3 12 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[45 52 "
"61 70 77 77 74 77 77 68 77 71 61 51 45 54 45 45 48 45 45 ],[0.98 0.96 0.92]);"
"\nplot([0 40 40 0 0 ],[0 17.4286 104.571 122 0 ]);\nfprintf('','COMMENT: end "
"icon graphics');\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');"
"port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncol"
"or('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}'"
",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [388, 365, 437, 410]
		    Orientation		    "down"
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "49,45,2,1,white,blue,0,cc3303a0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 49 49 0 ],[0 0 45 45 ],[0.77 0.82 0.91]);\npatch([12 5 "
"16 5 12 24 27 30 43 33 23 16 27 16 23 33 43 30 27 24 12 ],[5 12 23 34 41 41 3"
"8 41 41 31 41 34 23 12 5 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 49 49 0"
" ],[0 45 45 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('',"
"'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\ncol"
"or('black');port_label('input',2,'en');\ncolor('black');port_label('output',1"
",'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [1, 1]
		    Position		    [825, 414, 870, 456]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "45,42,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 45 45 0 ],[0 0 42 42 ],[0.77 0.82 0.91]);\npatch([11 4 1"
"4 4 11 22 25 28 40 31 22 15 25 15 22 31 40 28 25 22 11 ],[5 12 22 32 39 39 36"
" 39 39 30 39 32 22 12 5 14 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 "
"],[0 42 42 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [715, 419, 765, 451]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without alter"
"ing the binary representation.   You can changed the signal between signed an"
"d unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware t"
"his block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, sig"
"ned, with 2 fractional bits, and the output is forced to unsigned with 0 frac"
"tional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) become"
"s an output of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "15"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,306"
		    block_type		    "reinterpret"
		    block_version	    "8.2"
		    sg_icon_stat	    "50,32,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 "
"18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 2"
"5 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 "
"],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [150, 27, 205, 83]
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Oper"
"ator Block"
		    mode		    "a=b"
		    en			    "off"
		    latency		    "5"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[5 2 0 10 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "relational"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,56,2,1,white,blue,0,aa56a9ee"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 "
"17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 4"
"6 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'a');\nco"
"lor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a"
"=b}\\newlinez^{-5}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [590, 420, 650, 450]
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits fr"
"om each input sample and presents it at the output.  The output type is ordin"
"arily unsigned with binary point at zero, but can be Boolean when the slice i"
"s one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
		    nbits		    "16"
		    boolean_output	    "off"
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "18"
		    base0		    "LSB of Input"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,449,398"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "60,30,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17"
" 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 "
"25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('',"
"'COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'[a:b]');"
"\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Data Out"
		    Position		    [915, 428, 945, 442]
		    NamePlacement	    "alternate"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Labels		    [1, 0]
		    Points		    [180, 0]
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110; -120, 0; 0, 175]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [0, 20]
		    DstBlock		    "Down Sample"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Down Sample"
		    SrcPort		    1
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant6"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant11"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "DSP48"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "Data Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [35, 0; 0, -50]
		    DstBlock		    "DSP48"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Data In"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Gaussian Mult"
		    Ports		    [6, 1]
		    Position		    [305, 63, 405, 297]
		    BackgroundColor	    "yellow"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "Gaussian Mult"
		    Location		    [2, 82, 997, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Data 1"
		    Position		    [35, 53, 65, 67]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data 2"
		    Position		    [60, 313, 90, 327]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data 3"
		    Position		    [55, 563, 85, 577]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coeff 1"
		    Position		    [35, 103, 65, 117]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coeff 2"
		    Position		    [60, 363, 90, 377]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coeff 3"
		    Position		    [55, 613, 85, 627]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [200, 456, 280, 484]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "53"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(A*B)"
		    opselect		    "PCIN + A*B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "80,28,0,1,white,blue,0,8437ff34"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 80 80 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([33 28"
" 35 28 33 40 42 44 52 46 40 36 44 36 40 46 52 44 42 40 33 ],[3 8 15 22 27 27 "
"25 27 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 80 80 0 "
"],[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=PCIN+(A"
"*B)');\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no c"
"hanges above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [225, 196, 305, 224]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "53"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(A*B)"
		    opselect		    "PCIN + A*B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "80,28,0,1,white,blue,0,8437ff34"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 80 80 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([33 28"
" 35 28 33 40 42 44 52 46 40 36 44 36 40 46 52 44 42 40 33 ],[3 8 15 22 27 27 "
"25 27 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 80 80 0 "
"],[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=PCIN+(A"
"*B)');\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no c"
"hanges above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [245, 657, 300, 683]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "5"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=+(A*B)"
		    opselect		    "A * B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,3767317b"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16"
" 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 "
"21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=+(A*B)'"
");\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no chang"
"es above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP1"
		    Ports		    [4, 2]
		    Position		    [370, 34, 445, 236]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "off"
		    use_pcin		    "on"
		    use_pcout		    "on"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "2"
		    pipeline_b		    "2"
		    pipeline_c		    "on"
		    pipeline_p		    "on"
		    pipeline_mult	    "on"
		    pipeline_opmode	    "off"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,202,4,2,white,blue,0,0c943c7a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 202 202 ],[0.77 0.82 0.91]);\npatch([17 "
"5 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[72 84 102 120 13"
"2 132 127 132 132 115 131 119 102 85 73 89 72 72 77 72 72 ],[0.98 0.96 0.92])"
";\nplot([0 0 75 75 0 ],[0 202 202 0 0 ]);\nfprintf('','COMMENT: end icon grap"
"hics');\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');port_labe"
"l('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');"
"port_label('input',3,'pcin');\ncolor('black');port_label('input',4,'op');\nco"
"lor('black');port_label('output',1,'p');\ncolor('black');port_label('output',"
"2,'pcout');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP3"
		    Ports		    [3, 2]
		    Position		    [370, 543, 445, 697]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "off"
		    use_pcin		    "off"
		    use_pcout		    "on"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "1"
		    pipeline_b		    "1"
		    pipeline_c		    "off"
		    pipeline_p		    "on"
		    pipeline_mult	    "on"
		    pipeline_opmode	    "off"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,154,3,2,white,blue,0,da739006"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 154 154 ],[0.77 0.82 0.91]);\npatch([17 "
"5 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[48 60 78 96 108 "
"108 103 108 108 91 107 95 78 61 49 65 48 48 53 48 48 ],[0.98 0.96 0.92]);\npl"
"ot([0 0 75 75 0 ],[0 154 154 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
");\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');port_label('in"
"put',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_"
"label('input',3,'op');\ncolor('black');port_label('output',1,'p');\ncolor('bl"
"ack');port_label('output',2,'pcout');\nfprintf('','COMMENT: end icon text');"
"\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP48"
		    Ports		    [4, 2]
		    Position		    [370, 294, 445, 496]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "off"
		    use_pcin		    "on"
		    use_pcout		    "on"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "2"
		    pipeline_b		    "2"
		    pipeline_c		    "on"
		    pipeline_p		    "on"
		    pipeline_mult	    "on"
		    pipeline_opmode	    "off"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,202,4,2,white,blue,0,0c943c7a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 202 202 ],[0.77 0.82 0.91]);\npatch([17 "
"5 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[72 84 102 120 13"
"2 132 127 132 132 115 131 119 102 85 73 89 72 72 77 72 72 ],[0.98 0.96 0.92])"
";\nplot([0 0 75 75 0 ],[0 202 202 0 0 ]);\nfprintf('','COMMENT: end icon grap"
"hics');\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');port_labe"
"l('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');"
"port_label('input',3,'pcin');\ncolor('black');port_label('input',4,'op');\nco"
"lor('black');port_label('output',1,'p');\ncolor('black');port_label('output',"
"2,'pcout');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [155, 606, 185, 634]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "2"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,28,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([8 3 1"
"0 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27"
" 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 "
"28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMME"
"NT: begin icon text ');\ncolor('black');disp('z^{-2}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [145, 356, 175, 384]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "2"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,28,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([8 3 1"
"0 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27"
" 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 "
"28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMME"
"NT: begin icon text ');\ncolor('black');disp('z^{-2}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [130, 96, 160, 124]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "3"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,28,1,1,white,blue,0,eabd56db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([8 3 1"
"0 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27"
" 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 "
"28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMME"
"NT: begin icon text ');\ncolor('black');disp('z^{-3}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay6"
		    Ports		    [1, 1]
		    Position		    [130, 46, 160, 74]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,28,1,1,white,blue,0,fc531c0e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([8 3 1"
"0 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27"
" 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 "
"28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMME"
"NT: begin icon text ');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [245, 554, 300, 586]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,32,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([19 14 "
"21 14 19 27 29 31 40 33 26 21 28 21 26 33 40 31 29 27 19 ],[3 8 15 22 27 27 2"
"5 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [245, 606, 300, 634]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,28,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([20 15 "
"22 15 20 27 29 31 39 33 27 23 31 23 27 33 39 31 29 27 20 ],[3 8 15 22 27 27 2"
"5 27 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ]"
",[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','CO"
"MMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [235, 305, 290, 335]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,30,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([20 15 "
"22 15 20 28 30 32 40 33 27 22 28 22 27 33 40 32 30 28 20 ],[3 8 15 22 27 27 2"
"5 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [235, 353, 290, 387]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,34,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 34 34 ],[0.77 0.82 0.91]);\npatch([19 13 "
"21 13 19 28 30 32 42 34 27 22 30 22 27 34 42 32 30 28 19 ],[4 10 18 26 32 32 "
"30 32 32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 "
"0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','"
"COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('',"
"'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret4"
		    Ports		    [1, 1]
		    Position		    [250, 45, 310, 75]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "60,30,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 "
"24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 2"
"5 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 "
"],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret5"
		    Ports		    [1, 1]
		    Position		    [250, 96, 310, 124]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "60,28,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([23 18 "
"25 18 23 30 32 34 42 36 30 26 34 26 30 36 42 34 32 30 23 ],[3 8 15 22 27 27 2"
"5 27 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ]"
",[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','CO"
"MMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [500, 575, 520, 595]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [515, 335, 535, 355]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [505, 75, 525, 95]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Sum Out"
		    Position		    [510, 178, 540, 192]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Data 1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Delay6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Coeff 1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data 3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Coeff 3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Reinterpret5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay6"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Coeff 2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data 2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "DSP3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "DSP3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "DSP3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "DSP3"
		    SrcPort		    2
		    Points		    [110, 0; 0, -140; -380, 0; 0, -100]
		    DstBlock		    "DSP48"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "DSP3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "DSP48"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "DSP48"
		    SrcPort		    2
		    Points		    [110, 0; 0, -175; -370, 0; 0, -110]
		    DstBlock		    "DSP1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "DSP48"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "DSP1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Reinterpret4"
		    SrcPort		    1
		    DstBlock		    "DSP1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret5"
		    SrcPort		    1
		    DstBlock		    "DSP1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "DSP1"
		    SrcPort		    1
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DSP1"
		    SrcPort		    2
		    DstBlock		    "Sum Out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Symmetric Data Flow"
		    Ports		    [3, 3]
		    Position		    [125, 61, 220, 179]
		    BackgroundColor	    "lightBlue"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "Symmetric Data Flow"
		    Location		    [2, 82, 1014, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Data In"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter"
		    Position		    [65, 48, 95, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter Inv"
		    Position		    [65, 83, 95, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Symmetric Shift Register"
		    Ports		    [4, 3]
		    Position		    [260, 27, 375, 98]
		    BackgroundColor	    "cyan"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "Symmetric Shift Register"
		    Location		    [2, 82, 1014, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Shift In 1"
		    Position		    [95, 148, 125, 162]
		    NamePlacement	    "alternate"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter"
		    Position		    [95, 173, 125, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter Inv"
		    Position		    [95, 273, 125, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Shift In 2"
		    Position		    [95, 248, 125, 262]
		    NamePlacement	    "alternate"
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR"
		    Ports		    [2, 1]
		    Position		    [370, 142, 420, 193]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay     line   can    be   addressed   and   driven    o"
"nto   the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s."
"     If Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s a"
"re cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 0 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\nco"
"lor('black');port_label('input',2,'addr');\ncolor('black');port_label('output"
"',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR1"
		    Ports		    [2, 1]
		    Position		    [370, 242, 420, 293]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay     line   can    be   addressed   and   driven    o"
"nto   the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s."
"     If Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s a"
"re cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 0 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\nco"
"lor('black');port_label('input',2,'addr');\ncolor('black');port_label('output"
"',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [595, 192, 645, 243]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Addition"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "16"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    pipelined		    "on"
		    use_rpm		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[19 0 0 37 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,d7118884"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'a');\nco"
"lor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1"
",'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlin"
"ez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [370, 67, 415, 113]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('z^{-12}','texmode','on')"
";\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [375, 327, 420, 373]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('z^{-12}','texmode','on')"
";\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [480, 152, 520, 188]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [1, 1]
		    Position		    [480, 252, 520, 288]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Shift Out 1"
		    Position		    [720, 83, 750, 97]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Sum Out"
		    Position		    [720, 213, 750, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Shift Out 2"
		    Position		    [725, 343, 755, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter Inv"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Shift In 1"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Shift In 2"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ASR1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR1"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Sum Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Shift Out 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Shift Out 1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [40, 0; 0, 35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [40, 0; 0, -40]
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Symmetric Shift Register1"
		    Ports		    [4, 3]
		    Position		    [260, 132, 375, 203]
		    BackgroundColor	    "cyan"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "Symmetric Shift Register1"
		    Location		    [2, 82, 1014, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Shift In 1"
		    Position		    [95, 148, 125, 162]
		    NamePlacement	    "alternate"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter"
		    Position		    [95, 173, 125, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter Inv"
		    Position		    [95, 273, 125, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Shift In 2"
		    Position		    [95, 248, 125, 262]
		    NamePlacement	    "alternate"
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR"
		    Ports		    [2, 1]
		    Position		    [370, 142, 420, 193]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay     line   can    be   addressed   and   driven    o"
"nto   the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s."
"     If Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s a"
"re cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 0 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\nco"
"lor('black');port_label('input',2,'addr');\ncolor('black');port_label('output"
"',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR1"
		    Ports		    [2, 1]
		    Position		    [370, 242, 420, 293]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay     line   can    be   addressed   and   driven    o"
"nto   the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s."
"     If Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s a"
"re cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 0 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\nco"
"lor('black');port_label('input',2,'addr');\ncolor('black');port_label('output"
"',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [595, 192, 645, 243]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Addition"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "16"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    pipelined		    "on"
		    use_rpm		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[19 0 0 37 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,d7118884"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'a');\nco"
"lor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1"
",'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlin"
"ez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [370, 67, 415, 113]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('z^{-12}','texmode','on')"
";\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [375, 327, 420, 373]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('z^{-12}','texmode','on')"
";\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [480, 152, 520, 188]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [1, 1]
		    Position		    [480, 252, 520, 288]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Shift Out 1"
		    Position		    [720, 83, 750, 97]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Sum Out"
		    Position		    [720, 213, 750, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Shift Out 2"
		    Position		    [725, 343, 755, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter Inv"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Shift In 1"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Shift In 2"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ASR1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR1"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Sum Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Shift Out 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Shift Out 1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [40, 0; 0, 35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [40, 0; 0, -40]
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Symmetric Shift Register2"
		    Ports		    [4, 3]
		    Position		    [260, 237, 375, 308]
		    BackgroundColor	    "cyan"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "Symmetric Shift Register2"
		    Location		    [2, 82, 1014, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Shift In 1"
		    Position		    [95, 148, 125, 162]
		    NamePlacement	    "alternate"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter"
		    Position		    [95, 173, 125, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter Inv"
		    Position		    [95, 273, 125, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Shift In 2"
		    Position		    [95, 248, 125, 262]
		    NamePlacement	    "alternate"
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR"
		    Ports		    [2, 1]
		    Position		    [370, 142, 420, 193]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay     line   can    be   addressed   and   driven    o"
"nto   the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s."
"     If Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s a"
"re cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 0 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\nco"
"lor('black');port_label('input',2,'addr');\ncolor('black');port_label('output"
"',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR1"
		    Ports		    [2, 1]
		    Position		    [370, 242, 420, 293]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay     line   can    be   addressed   and   driven    o"
"nto   the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s."
"     If Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s a"
"re cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 0 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\nco"
"lor('black');port_label('input',2,'addr');\ncolor('black');port_label('output"
"',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [595, 192, 645, 243]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Addition"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "16"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    pipelined		    "on"
		    use_rpm		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[19 0 0 37 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,d7118884"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'a');\nco"
"lor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1"
",'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlin"
"ez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [370, 67, 415, 113]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('z^{-12}','texmode','on')"
";\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [375, 327, 420, 373]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('z^{-12}','texmode','on')"
";\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [480, 152, 520, 188]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [1, 1]
		    Position		    [480, 252, 520, 288]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Shift Out 1"
		    Position		    [720, 83, 750, 97]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Sum Out"
		    Position		    [720, 213, 750, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Shift Out 2"
		    Position		    [725, 343, 755, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter Inv"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Shift In 1"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Shift In 2"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ASR1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR1"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Sum Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Shift Out 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Shift Out 1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [40, 0; 0, 35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [40, 0; 0, -40]
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Data 1"
		    Position		    [480, 58, 510, 72]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Data 2"
		    Position		    [480, 163, 510, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Data 3"
		    Position		    [480, 268, 510, 282]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register"
		    SrcPort		    1
		    Points		    [5, 0; 0, 75; -150, 0; 0, 30]
		    DstBlock		    "Symmetric Shift Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register1"
		    SrcPort		    3
		    Points		    [15, 0; 0, -70; -150, 0]
		    DstBlock		    "Symmetric Shift Register"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register"
		    SrcPort		    2
		    DstBlock		    "Data 1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register1"
		    SrcPort		    2
		    DstBlock		    "Data 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data In"
		    SrcPort		    1
		    DstBlock		    "Symmetric Shift Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    Points		    [0, 0; 0, 105]
		    Branch {
		    DstBlock		    "Symmetric Shift Register1"
		    DstPort		    2
		    }
		    Branch {
		    Labels		    [1, 0]
		    Points		    [0, 105]
		    DstBlock		    "Symmetric Shift Register2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Symmetric Shift Register"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 75; -150, 0; 0, 30]
		    DstBlock		    "Symmetric Shift Register2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register2"
		    SrcPort		    2
		    DstBlock		    "Data 3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register2"
		    SrcPort		    1
		    Points		    [5, 0; 0, 80; -145, 0; 0, -35]
		    DstBlock		    "Symmetric Shift Register2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register2"
		    SrcPort		    3
		    Points		    [15, 0; 0, -70; -150, 0]
		    DstBlock		    "Symmetric Shift Register1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Counter Inv"
		    SrcPort		    1
		    Points		    [65, 0]
		    Branch {
		    Points		    [0, -20]
		    DstBlock		    "Symmetric Shift Register"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 85]
		    Branch {
		    DstBlock		    "Symmetric Shift Register1"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Symmetric Shift Register2"
		    DstPort		    3
		    }
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Data Out"
		    Position		    [635, 158, 665, 172]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [340, 0; 0, 120]
		    DstBlock		    "Gaussian Accumulate"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Symmetric Data Flow"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Gaussian Mult"
		    SrcPort		    1
		    DstBlock		    "Gaussian Accumulate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Symmetric Data Flow"
		    SrcPort		    1
		    DstBlock		    "Gaussian Mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symmetric Data Flow"
		    SrcPort		    2
		    DstBlock		    "Gaussian Mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data In"
		    SrcPort		    1
		    DstBlock		    "Symmetric Data Flow"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gaussian Accumulate"
		    SrcPort		    1
		    DstBlock		    "Data Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symmetric Data Flow"
		    SrcPort		    3
		    DstBlock		    "Gaussian Mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Coef0"
		    SrcPort		    1
		    DstBlock		    "Gaussian Mult"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Coef1"
		    SrcPort		    1
		    DstBlock		    "Gaussian Mult"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Counter Inv"
		    SrcPort		    1
		    DstBlock		    "Symmetric Data Flow"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Coef2"
		    SrcPort		    1
		    DstBlock		    "Gaussian Mult"
		    DstPort		    6
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Gaussian FIR Filter1"
		  Ports			  [6, 1]
		  Position		  [310, 290, 420, 520]
		  BackgroundColor	  "green"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "Gaussian FIR Filter1"
		    Location		    [168, 202, 883, 645]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Counter"
		    Position		    [15, 23, 45, 37]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter Inv"
		    Position		    [15, 153, 45, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data In"
		    Position		    [15, 73, 45, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coef0"
		    Position		    [15, 193, 45, 207]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coef1"
		    Position		    [15, 233, 45, 247]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coef2"
		    Position		    [15, 273, 45, 287]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Gaussian Accumulate"
		    Ports		    [2, 1]
		    Position		    [475, 133, 570, 197]
		    BackgroundColor	    "orange"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "Gaussian Accumulate"
		    Location		    [2, 82, 1014, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Counter"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data In"
		    Position		    [30, 288, 60, 302]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [35, 61, 90, 79]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "0"
		    n_bits		    "1"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,18,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([23 20"
" 24 20 23 28 29 30 35 31 27 24 28 24 27 31 35 30 29 28 23 ],[2 5 9 13 16 16 1"
"5 16 16 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],"
"[0 18 18 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');port_label('output',1,'0');\nfprin"
"tf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no changes above "
"this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [150, 249, 225, 271]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "131071"
		    n_bits		    "48"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=P+1"
		    opselect		    "Custom"
		    inp2		    "P"
		    opr			    "+"
		    inp1		    "0"
		    carry		    "1"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,22,0,1,white,blue,0,16c4d0f8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 22 22 ],[0.77 0.82 0.91]);\npatch([32 28"
" 33 28 32 38 40 42 48 43 38 35 41 35 38 43 48 42 40 38 32 ],[2 6 11 16 20 20 "
"18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 "
"],[0 22 22 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'131071');"
"\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no changes"
" above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant11"
		    Ports		    [0, 1]
		    Position		    [15, 369, 90, 391]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "5"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(P)"
		    opselect		    "Custom"
		    inp2		    "PCIN"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "0"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,22,0,1,white,blue,0,0e26cb2e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 22 22 ],[0.77 0.82 0.91]);\npatch([32 28"
" 33 28 32 38 40 42 48 43 38 35 41 35 38 43 48 42 40 38 32 ],[2 6 11 16 20 20 "
"18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 "
"],[0 22 22 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=PCIN+(P"
")');\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no cha"
"nges above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [150, 179, 225, 201]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "0"
		    n_bits		    "18"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=P+1"
		    opselect		    "Custom"
		    inp2		    "P"
		    opr			    "+"
		    inp1		    "0"
		    carry		    "1"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,22,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 22 22 ],[0.77 0.82 0.91]);\npatch([32 28"
" 33 28 32 38 40 42 48 43 38 35 41 35 38 43 48 42 40 38 32 ],[2 6 11 16 20 20 "
"18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 "
"],[0 22 22 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'0');\nfpr"
"intf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no changes abov"
"e this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [15, 409, 90, 431]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "5"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(C)"
		    opselect		    "Custom"
		    inp2		    "PCIN"
		    opr			    "+"
		    inp1		    "C"
		    carry		    "0"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,22,0,1,white,blue,0,aedaf4c9"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 22 22 ],[0.77 0.82 0.91]);\npatch([32 28"
" 33 28 32 38 40 42 48 43 38 35 41 35 38 43 48 42 40 38 32 ],[2 6 11 16 20 20 "
"18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 "
"],[0 22 22 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=PCIN+(C"
")');\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no cha"
"nges above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant6"
		    Ports		    [0, 1]
		    Position		    [150, 214, 225, 236]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "0"
		    n_bits		    "18"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=P+1"
		    opselect		    "Custom"
		    inp2		    "P"
		    opr			    "+"
		    inp1		    "0"
		    carry		    "1"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,22,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 22 22 ],[0.77 0.82 0.91]);\npatch([32 28"
" 33 28 32 38 40 42 48 43 38 35 41 35 38 43 48 42 40 38 32 ],[2 6 11 16 20 20 "
"18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 "
"],[0 22 22 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'0');\nfpr"
"intf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no changes abov"
"e this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP48"
		    Ports		    [5, 1]
		    Position		    [285, 176, 360, 344]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "on"
		    use_pcin		    "on"
		    use_pcout		    "off"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "0"
		    pipeline_b		    "0"
		    pipeline_c		    "off"
		    pipeline_p		    "on"
		    pipeline_mult	    "off"
		    pipeline_opmode	    "on"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "on"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,168,5,1,white,blue,0,4181286f"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 168 168 ],[0.77 0.82 0.91]);\npatch([17 "
"5 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[55 67 85 103 115"
" 115 110 115 115 98 114 102 85 68 56 72 55 55 60 55 55 ],[0.98 0.96 0.92]);\n"
"plot([0 0 75 75 0 ],[0 168 168 0 0 ]);\nfprintf('','COMMENT: end icon graphic"
"s');\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');port_label('"
"input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
"t_label('input',3,'c');\ncolor('black');port_label('input',4,'pcin');\ncolor("
"'black');port_label('input',5,'op');\ncolor('black');port_label('output',1,'p"
"');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [408, 130, 442, 165]
		    Orientation		    "down"
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "2"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "34,35,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 34 34 0 ],[0 0 35 35 ],[0.77 0.82 0.91]);\npatch([8 2 1"
"0 2 8 17 19 21 31 23 16 11 19 11 16 23 31 21 19 17 8 ],[4 10 18 26 32 32 30 3"
"2 32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 34 34 0 ],"
"[0 35 35 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\ncolor('black');disp('z^{-2}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Down Sample"
		    Ports		    [1, 1]
		    Position		    [490, 411, 535, 459]
		    SourceBlock		    "xbsIndex_r4/Down Sample"
		    SourceType		    "Xilinx Down Sampler Block"
		    infoedit		    "Hardware notes: Sample and Latenc"
"y controls determine the hardware implementation.  The cost in hardware of di"
"fferent implementations varies considerably; press Help for details."
		    sample_ratio	    "12"
		    sample_phase	    "Last Value of Frame  (most effici"
"ent)"
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[8 16 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,296"
		    block_type		    "dsamp"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,48,1,1,white,blue,0,b7a0fafa"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('\\newline{\\fontsize{14p"
"t}\\bf\\downarrow}12\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: e"
"nd icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [150, 319, 190, 441]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    "off"
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[63 0 0 126 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "40,122,3,1,white,blue,3,03f9c9b9"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 40 40 0 ],[0 17.4286 104.571 122 ],[0.77 0.82 0.91]);\n"
"patch([10 3 12 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[45 52 "
"61 70 77 77 74 77 77 68 77 71 61 51 45 54 45 45 48 45 45 ],[0.98 0.96 0.92]);"
"\nplot([0 40 40 0 0 ],[0 17.4286 104.571 122 0 ]);\nfprintf('','COMMENT: end "
"icon graphics');\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');"
"port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncol"
"or('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}'"
",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [388, 365, 437, 410]
		    Orientation		    "down"
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "49,45,2,1,white,blue,0,cc3303a0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 49 49 0 ],[0 0 45 45 ],[0.77 0.82 0.91]);\npatch([12 5 "
"16 5 12 24 27 30 43 33 23 16 27 16 23 33 43 30 27 24 12 ],[5 12 23 34 41 41 3"
"8 41 41 31 41 34 23 12 5 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 49 49 0"
" ],[0 45 45 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('',"
"'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\ncol"
"or('black');port_label('input',2,'en');\ncolor('black');port_label('output',1"
",'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [1, 1]
		    Position		    [825, 414, 870, 456]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "45,42,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 45 45 0 ],[0 0 42 42 ],[0.77 0.82 0.91]);\npatch([11 4 1"
"4 4 11 22 25 28 40 31 22 15 25 15 22 31 40 28 25 22 11 ],[5 12 22 32 39 39 36"
" 39 39 30 39 32 22 12 5 14 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 "
"],[0 42 42 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [715, 419, 765, 451]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without alter"
"ing the binary representation.   You can changed the signal between signed an"
"d unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware t"
"his block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, sig"
"ned, with 2 fractional bits, and the output is forced to unsigned with 0 frac"
"tional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) become"
"s an output of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "15"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,306"
		    block_type		    "reinterpret"
		    block_version	    "8.2"
		    sg_icon_stat	    "50,32,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 "
"18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 2"
"5 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 "
"],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [150, 27, 205, 83]
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Oper"
"ator Block"
		    mode		    "a=b"
		    en			    "off"
		    latency		    "5"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[5 2 0 10 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "relational"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,56,2,1,white,blue,0,aa56a9ee"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 "
"17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 4"
"6 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'a');\nco"
"lor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a"
"=b}\\newlinez^{-5}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [590, 420, 650, 450]
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits fr"
"om each input sample and presents it at the output.  The output type is ordin"
"arily unsigned with binary point at zero, but can be Boolean when the slice i"
"s one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
		    nbits		    "16"
		    boolean_output	    "off"
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "18"
		    base0		    "LSB of Input"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,449,398"
		    block_type		    "slice"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "60,30,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17"
" 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 "
"25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('',"
"'COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'[a:b]');"
"\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Data Out"
		    Position		    [915, 428, 945, 442]
		    NamePlacement	    "alternate"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Labels		    [1, 0]
		    Points		    [180, 0]
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110; -120, 0; 0, 175]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [0, 20]
		    DstBlock		    "Down Sample"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Down Sample"
		    SrcPort		    1
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant6"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant11"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "DSP48"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "Data Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [35, 0; 0, -50]
		    DstBlock		    "DSP48"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Data In"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Gaussian Mult"
		    Ports		    [6, 1]
		    Position		    [305, 63, 405, 297]
		    BackgroundColor	    "yellow"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "Gaussian Mult"
		    Location		    [2, 82, 997, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Data 1"
		    Position		    [35, 53, 65, 67]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data 2"
		    Position		    [60, 313, 90, 327]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data 3"
		    Position		    [55, 563, 85, 577]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coeff 1"
		    Position		    [35, 103, 65, 117]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coeff 2"
		    Position		    [60, 363, 90, 377]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coeff 3"
		    Position		    [55, 613, 85, 627]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [200, 456, 280, 484]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "53"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(A*B)"
		    opselect		    "PCIN + A*B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "80,28,0,1,white,blue,0,8437ff34"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 80 80 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([33 28"
" 35 28 33 40 42 44 52 46 40 36 44 36 40 46 52 44 42 40 33 ],[3 8 15 22 27 27 "
"25 27 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 80 80 0 "
"],[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=PCIN+(A"
"*B)');\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no c"
"hanges above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [225, 196, 305, 224]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "53"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(A*B)"
		    opselect		    "PCIN + A*B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "80,28,0,1,white,blue,0,8437ff34"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 80 80 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([33 28"
" 35 28 33 40 42 44 52 46 40 36 44 36 40 46 52 44 42 40 33 ],[3 8 15 22 27 27 "
"25 27 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 80 80 0 "
"],[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=PCIN+(A"
"*B)');\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no c"
"hanges above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [245, 657, 300, 683]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "5"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=+(A*B)"
		    opselect		    "A * B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,3767317b"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16"
" 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 "
"21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=+(A*B)'"
");\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no chang"
"es above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP1"
		    Ports		    [4, 2]
		    Position		    [370, 34, 445, 236]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "off"
		    use_pcin		    "on"
		    use_pcout		    "on"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "2"
		    pipeline_b		    "2"
		    pipeline_c		    "on"
		    pipeline_p		    "on"
		    pipeline_mult	    "on"
		    pipeline_opmode	    "off"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,202,4,2,white,blue,0,0c943c7a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 202 202 ],[0.77 0.82 0.91]);\npatch([17 "
"5 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[72 84 102 120 13"
"2 132 127 132 132 115 131 119 102 85 73 89 72 72 77 72 72 ],[0.98 0.96 0.92])"
";\nplot([0 0 75 75 0 ],[0 202 202 0 0 ]);\nfprintf('','COMMENT: end icon grap"
"hics');\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');port_labe"
"l('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');"
"port_label('input',3,'pcin');\ncolor('black');port_label('input',4,'op');\nco"
"lor('black');port_label('output',1,'p');\ncolor('black');port_label('output',"
"2,'pcout');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP3"
		    Ports		    [3, 2]
		    Position		    [370, 543, 445, 697]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "off"
		    use_pcin		    "off"
		    use_pcout		    "on"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "1"
		    pipeline_b		    "1"
		    pipeline_c		    "off"
		    pipeline_p		    "on"
		    pipeline_mult	    "on"
		    pipeline_opmode	    "off"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,154,3,2,white,blue,0,da739006"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 154 154 ],[0.77 0.82 0.91]);\npatch([17 "
"5 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[48 60 78 96 108 "
"108 103 108 108 91 107 95 78 61 49 65 48 48 53 48 48 ],[0.98 0.96 0.92]);\npl"
"ot([0 0 75 75 0 ],[0 154 154 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
");\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');port_label('in"
"put',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_"
"label('input',3,'op');\ncolor('black');port_label('output',1,'p');\ncolor('bl"
"ack');port_label('output',2,'pcout');\nfprintf('','COMMENT: end icon text');"
"\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP48"
		    Ports		    [4, 2]
		    Position		    [370, 294, 445, 496]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "off"
		    use_pcin		    "on"
		    use_pcout		    "on"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "2"
		    pipeline_b		    "2"
		    pipeline_c		    "on"
		    pipeline_p		    "on"
		    pipeline_mult	    "on"
		    pipeline_opmode	    "off"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,202,4,2,white,blue,0,0c943c7a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 202 202 ],[0.77 0.82 0.91]);\npatch([17 "
"5 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[72 84 102 120 13"
"2 132 127 132 132 115 131 119 102 85 73 89 72 72 77 72 72 ],[0.98 0.96 0.92])"
";\nplot([0 0 75 75 0 ],[0 202 202 0 0 ]);\nfprintf('','COMMENT: end icon grap"
"hics');\n\nfprintf('','COMMENT: begin icon text ');\ncolor('black');port_labe"
"l('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');"
"port_label('input',3,'pcin');\ncolor('black');port_label('input',4,'op');\nco"
"lor('black');port_label('output',1,'p');\ncolor('black');port_label('output',"
"2,'pcout');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [155, 606, 185, 634]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "2"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,28,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([8 3 1"
"0 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27"
" 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 "
"28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMME"
"NT: begin icon text ');\ncolor('black');disp('z^{-2}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [145, 356, 175, 384]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "2"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,28,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([8 3 1"
"0 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27"
" 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 "
"28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMME"
"NT: begin icon text ');\ncolor('black');disp('z^{-2}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [130, 96, 160, 124]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "3"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,28,1,1,white,blue,0,eabd56db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([8 3 1"
"0 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27"
" 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 "
"28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMME"
"NT: begin icon text ');\ncolor('black');disp('z^{-3}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay6"
		    Ports		    [1, 1]
		    Position		    [130, 46, 160, 74]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,28,1,1,white,blue,0,fc531c0e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([8 3 1"
"0 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27"
" 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 "
"28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMME"
"NT: begin icon text ');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [245, 554, 300, 586]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,32,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([19 14 "
"21 14 19 27 29 31 40 33 26 21 28 21 26 33 40 31 29 27 19 ],[3 8 15 22 27 27 2"
"5 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [245, 606, 300, 634]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,28,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([20 15 "
"22 15 20 27 29 31 39 33 27 23 31 23 27 33 39 31 29 27 20 ],[3 8 15 22 27 27 2"
"5 27 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ]"
",[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','CO"
"MMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [235, 305, 290, 335]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,30,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([20 15 "
"22 15 20 28 30 32 40 33 27 22 28 22 27 33 40 32 30 28 20 ],[3 8 15 22 27 27 2"
"5 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [235, 353, 290, 387]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,34,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 34 34 ],[0.77 0.82 0.91]);\npatch([19 13 "
"21 13 19 28 30 32 42 34 27 22 30 22 27 34 42 32 30 28 19 ],[4 10 18 26 32 32 "
"30 32 32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 "
"0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','"
"COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('',"
"'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret4"
		    Ports		    [1, 1]
		    Position		    [250, 45, 310, 75]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "60,30,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 "
"24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 2"
"5 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 "
"],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret5"
		    Ports		    [1, 1]
		    Position		    [250, 96, 310, 124]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "60,28,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([23 18 "
"25 18 23 30 32 34 42 36 30 26 34 26 30 36 42 34 32 30 23 ],[3 8 15 22 27 27 2"
"5 27 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ]"
",[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','CO"
"MMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [500, 575, 520, 595]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [515, 335, 535, 355]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [505, 75, 525, 95]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Sum Out"
		    Position		    [510, 178, 540, 192]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Data 1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Delay6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Coeff 1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data 3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Coeff 3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Reinterpret5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay6"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Coeff 2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data 2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "DSP3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "DSP3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "DSP3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "DSP3"
		    SrcPort		    2
		    Points		    [110, 0; 0, -140; -380, 0; 0, -100]
		    DstBlock		    "DSP48"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "DSP3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "DSP48"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "DSP48"
		    SrcPort		    2
		    Points		    [110, 0; 0, -175; -370, 0; 0, -110]
		    DstBlock		    "DSP1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "DSP48"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "DSP1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Reinterpret4"
		    SrcPort		    1
		    DstBlock		    "DSP1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret5"
		    SrcPort		    1
		    DstBlock		    "DSP1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "DSP1"
		    SrcPort		    1
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DSP1"
		    SrcPort		    2
		    DstBlock		    "Sum Out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Symmetric Data Flow"
		    Ports		    [3, 3]
		    Position		    [125, 61, 220, 179]
		    BackgroundColor	    "lightBlue"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "Symmetric Data Flow"
		    Location		    [2, 82, 1014, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Data In"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter"
		    Position		    [65, 48, 95, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter Inv"
		    Position		    [65, 83, 95, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Symmetric Shift Register"
		    Ports		    [4, 3]
		    Position		    [260, 27, 375, 98]
		    BackgroundColor	    "cyan"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "Symmetric Shift Register"
		    Location		    [2, 82, 1014, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Shift In 1"
		    Position		    [95, 148, 125, 162]
		    NamePlacement	    "alternate"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter"
		    Position		    [95, 173, 125, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter Inv"
		    Position		    [95, 273, 125, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Shift In 2"
		    Position		    [95, 248, 125, 262]
		    NamePlacement	    "alternate"
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR"
		    Ports		    [2, 1]
		    Position		    [370, 142, 420, 193]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay     line   can    be   addressed   and   driven    o"
"nto   the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s."
"     If Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s a"
"re cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 0 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\nco"
"lor('black');port_label('input',2,'addr');\ncolor('black');port_label('output"
"',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR1"
		    Ports		    [2, 1]
		    Position		    [370, 242, 420, 293]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay     line   can    be   addressed   and   driven    o"
"nto   the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s."
"     If Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s a"
"re cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 0 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\nco"
"lor('black');port_label('input',2,'addr');\ncolor('black');port_label('output"
"',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [595, 192, 645, 243]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Addition"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "16"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    pipelined		    "on"
		    use_rpm		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[19 0 0 37 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,d7118884"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'a');\nco"
"lor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1"
",'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlin"
"ez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [370, 67, 415, 113]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('z^{-12}','texmode','on')"
";\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [375, 327, 420, 373]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('z^{-12}','texmode','on')"
";\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [480, 152, 520, 188]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [1, 1]
		    Position		    [480, 252, 520, 288]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Shift Out 1"
		    Position		    [720, 83, 750, 97]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Sum Out"
		    Position		    [720, 213, 750, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Shift Out 2"
		    Position		    [725, 343, 755, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter Inv"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Shift In 1"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Shift In 2"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ASR1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR1"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Sum Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Shift Out 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Shift Out 1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [40, 0; 0, 35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [40, 0; 0, -40]
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Symmetric Shift Register1"
		    Ports		    [4, 3]
		    Position		    [260, 132, 375, 203]
		    BackgroundColor	    "cyan"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "Symmetric Shift Register1"
		    Location		    [2, 82, 1014, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Shift In 1"
		    Position		    [95, 148, 125, 162]
		    NamePlacement	    "alternate"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter"
		    Position		    [95, 173, 125, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter Inv"
		    Position		    [95, 273, 125, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Shift In 2"
		    Position		    [95, 248, 125, 262]
		    NamePlacement	    "alternate"
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR"
		    Ports		    [2, 1]
		    Position		    [370, 142, 420, 193]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay     line   can    be   addressed   and   driven    o"
"nto   the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s."
"     If Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s a"
"re cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 0 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\nco"
"lor('black');port_label('input',2,'addr');\ncolor('black');port_label('output"
"',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR1"
		    Ports		    [2, 1]
		    Position		    [370, 242, 420, 293]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay     line   can    be   addressed   and   driven    o"
"nto   the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s."
"     If Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s a"
"re cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 0 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\nco"
"lor('black');port_label('input',2,'addr');\ncolor('black');port_label('output"
"',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [595, 192, 645, 243]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Addition"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "16"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    pipelined		    "on"
		    use_rpm		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[19 0 0 37 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,d7118884"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'a');\nco"
"lor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1"
",'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlin"
"ez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [370, 67, 415, 113]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('z^{-12}','texmode','on')"
";\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [375, 327, 420, 373]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('z^{-12}','texmode','on')"
";\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [480, 152, 520, 188]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [1, 1]
		    Position		    [480, 252, 520, 288]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Shift Out 1"
		    Position		    [720, 83, 750, 97]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Sum Out"
		    Position		    [720, 213, 750, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Shift Out 2"
		    Position		    [725, 343, 755, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter Inv"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Shift In 1"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Shift In 2"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ASR1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR1"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Sum Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Shift Out 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Shift Out 1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [40, 0; 0, 35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [40, 0; 0, -40]
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Symmetric Shift Register2"
		    Ports		    [4, 3]
		    Position		    [260, 237, 375, 308]
		    BackgroundColor	    "cyan"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "Symmetric Shift Register2"
		    Location		    [2, 82, 1014, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Shift In 1"
		    Position		    [95, 148, 125, 162]
		    NamePlacement	    "alternate"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter"
		    Position		    [95, 173, 125, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter Inv"
		    Position		    [95, 273, 125, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Shift In 2"
		    Position		    [95, 248, 125, 262]
		    NamePlacement	    "alternate"
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR"
		    Ports		    [2, 1]
		    Position		    [370, 142, 420, 193]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay     line   can    be   addressed   and   driven    o"
"nto   the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s."
"     If Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s a"
"re cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 0 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\nco"
"lor('black');port_label('input',2,'addr');\ncolor('black');port_label('output"
"',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR1"
		    Ports		    [2, 1]
		    Position		    [370, 242, 420, 293]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay     line   can    be   addressed   and   driven    o"
"nto   the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s."
"     If Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s a"
"re cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 0 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'d');\nco"
"lor('black');port_label('input',2,'addr');\ncolor('black');port_label('output"
"',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [595, 192, 645, 243]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Addition"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "16"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    pipelined		    "on"
		    use_rpm		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[19 0 0 37 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,d7118884"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 "
"19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 5"
"0 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');port_label('input',1,'a');\nco"
"lor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1"
",'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlin"
"ez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [370, 67, 415, 113]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('z^{-12}','texmode','on')"
";\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [375, 327, 420, 373]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[9 18 0 18 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 "
"19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 4"
"6 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 "
"0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf(''"
",'COMMENT: begin icon text ');\ncolor('black');disp('z^{-12}','texmode','on')"
";\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [480, 152, 520, 188]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [1, 1]
		    Position		    [480, 252, 520, 288]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Shift Out 1"
		    Position		    [720, 83, 750, 97]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Sum Out"
		    Position		    [720, 213, 750, 227]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Shift Out 2"
		    Position		    [725, 343, 755, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter Inv"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Shift In 1"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Shift In 2"
		    SrcPort		    1
		    Points		    [200, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ASR1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR1"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Sum Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Shift Out 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Shift Out 1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [40, 0; 0, 35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [40, 0; 0, -40]
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Data 1"
		    Position		    [480, 58, 510, 72]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Data 2"
		    Position		    [480, 163, 510, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Data 3"
		    Position		    [480, 268, 510, 282]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register"
		    SrcPort		    1
		    Points		    [5, 0; 0, 75; -150, 0; 0, 30]
		    DstBlock		    "Symmetric Shift Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register1"
		    SrcPort		    3
		    Points		    [15, 0; 0, -70; -150, 0]
		    DstBlock		    "Symmetric Shift Register"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register"
		    SrcPort		    2
		    DstBlock		    "Data 1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register1"
		    SrcPort		    2
		    DstBlock		    "Data 2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data In"
		    SrcPort		    1
		    DstBlock		    "Symmetric Shift Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    Points		    [0, 0; 0, 105]
		    Branch {
		    DstBlock		    "Symmetric Shift Register1"
		    DstPort		    2
		    }
		    Branch {
		    Labels		    [1, 0]
		    Points		    [0, 105]
		    DstBlock		    "Symmetric Shift Register2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "Symmetric Shift Register"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 75; -150, 0; 0, 30]
		    DstBlock		    "Symmetric Shift Register2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register2"
		    SrcPort		    2
		    DstBlock		    "Data 3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register2"
		    SrcPort		    1
		    Points		    [5, 0; 0, 80; -145, 0; 0, -35]
		    DstBlock		    "Symmetric Shift Register2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Symmetric Shift Register2"
		    SrcPort		    3
		    Points		    [15, 0; 0, -70; -150, 0]
		    DstBlock		    "Symmetric Shift Register1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Counter Inv"
		    SrcPort		    1
		    Points		    [65, 0]
		    Branch {
		    Points		    [0, -20]
		    DstBlock		    "Symmetric Shift Register"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 85]
		    Branch {
		    DstBlock		    "Symmetric Shift Register1"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Symmetric Shift Register2"
		    DstPort		    3
		    }
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Data Out"
		    Position		    [635, 158, 665, 172]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [340, 0; 0, 120]
		    DstBlock		    "Gaussian Accumulate"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Symmetric Data Flow"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Gaussian Mult"
		    SrcPort		    1
		    DstBlock		    "Gaussian Accumulate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Symmetric Data Flow"
		    SrcPort		    1
		    DstBlock		    "Gaussian Mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symmetric Data Flow"
		    SrcPort		    2
		    DstBlock		    "Gaussian Mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data In"
		    SrcPort		    1
		    DstBlock		    "Symmetric Data Flow"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gaussian Accumulate"
		    SrcPort		    1
		    DstBlock		    "Data Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symmetric Data Flow"
		    SrcPort		    3
		    DstBlock		    "Gaussian Mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Coef0"
		    SrcPort		    1
		    DstBlock		    "Gaussian Mult"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Coef1"
		    SrcPort		    1
		    DstBlock		    "Gaussian Mult"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Counter Inv"
		    SrcPort		    1
		    DstBlock		    "Symmetric Data Flow"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Coef2"
		    SrcPort		    1
		    DstBlock		    "Gaussian Mult"
		    DstPort		    6
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Q Out"
		  Position		  [500, 148, 530, 162]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "I Out"
		  Position		  [495, 398, 525, 412]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0; 115, 0]
		  Branch {
		    DstBlock		    "Gaussian FIR Filter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 250]
		    DstBlock		    "Gaussian FIR Filter1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter Inv"
		  SrcPort		  1
		  Points		  [95, 0]
		  Branch {
		    DstBlock		    "Gaussian FIR Filter"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 250]
		    DstBlock		    "Gaussian FIR Filter1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Q In"
		  SrcPort		  1
		  DstBlock		  "Gaussian FIR Filter"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "I In"
		  SrcPort		  1
		  DstBlock		  "Gaussian FIR Filter1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gaussian FIR Filter"
		  SrcPort		  1
		  DstBlock		  "Q Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gaussian FIR Filter1"
		  SrcPort		  1
		  DstBlock		  "I Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Coef0"
		  SrcPort		  1
		  Points		  [130, 0]
		  Branch {
		    Points		    [0, -250]
		    DstBlock		    "Gaussian FIR Filter"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "Gaussian FIR Filter1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Coef1"
		  SrcPort		  1
		  Points		  [150, 0]
		  Branch {
		    Points		    [0, -250]
		    DstBlock		    "Gaussian FIR Filter"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "Gaussian FIR Filter1"
		    DstPort		    5
		  }
		}
		Line {
		  SrcBlock		  "Coef2"
		  SrcPort		  1
		  Points		  [170, 0]
		  Branch {
		    Points		    [0, -250]
		    DstBlock		    "Gaussian FIR Filter"
		    DstPort		    6
		  }
		  Branch {
		    DstBlock		    "Gaussian FIR Filter1"
		    DstPort		    6
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Poly\nSpectrum"
	      Ports		      [1]
	      Position		      [580, 350, 615, 400]
	      DialogController	      "dspdialog.SpectrumScope"
	      DialogControllerArgs    "DataTag1"
	      SourceBlock	      "dspsnks4/Spectrum\nScope"
	      SourceType	      "Spectrum Scope"
	      ShowPortLabels	      "off"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ScopeProperties	      "on"
	      Domain		      "Frequency"
	      HorizSpan		      "1"
	      UseBuffer		      "on"
	      BufferSize	      "1024"
	      Overlap		      "64"
	      inpFftLenInherit	      "on"
	      FFTlength		      "1024"
	      numAvg		      "2"
	      DisplayProperties	      "off"
	      AxisGrid		      "on"
	      Memory		      "off"
	      FrameNumber	      "on"
	      AxisLegend	      "off"
	      AxisZoom		      "off"
	      OpenScopeAtSimStart     "on"
	      OpenScopeImmediately    "off"
	      FigPos		      "get(0,'defaultfigureposition')"
	      AxisProperties	      "off"
	      XUnits		      "Hertz"
	      XRange		      "[-Fs/2...Fs/2]"
	      InheritXIncr	      "on"
	      XIncr		      "1.0"
	      XLabel		      "Samples"
	      YUnits		      "dB"
	      YMin		      "-120"
	      YMax		      "0"
	      YLabel		      "Magnitude-squared, dB"
	      LineProperties	      "off"
	      wintypeSpecScope	      "Boxcar"
	      RsSpecScope	      "50"
	      betaSpecScope	      "5"
	      winsampSpecScope	      "Periodic"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Polyphase Kaiser FIR Filter"
	      Ports		      [7, 2]
	      Position		      [145, 74, 230, 356]
	      BackgroundColor	      "cyan"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"Polyphase Kaiser FIR Filter"
		Location		[154, 199, 1254, 880]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Counter"
		  Position		  [15, 13, 45, 27]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Counter Inv"
		  Position		  [15, 73, 45, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Data In"
		  Position		  [15, 118, 45, 132]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Coef0"
		  Position		  [15, 158, 45, 172]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Coef1"
		  Position		  [15, 303, 45, 317]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Coef2"
		  Position		  [15, 443, 45, 457]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Coef3"
		  Position		  [15, 603, 45, 617]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ComplexToMagnitudeAngle
		  Name			  "Complex to\nMagnitude-Angle"
		  Ports			  [1, 2]
		  Position		  [980, 488, 1010, 517]
		  Output		  "Magnitude and angle"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [93, 195, 137, 240]
		  Orientation		  "down"
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a c"
"hain, each link of which is an SRL16 followed by a flip-flop. If register ret"
"iming is enabled, the delay line is a chain of flip-flops."
		  en			  "off"
		  latency		  "1"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,251"
		  block_type		  "delay"
		  block_version		  "8.2"
		  sg_icon_stat		  "44,45,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 44 44 0 ],[0 0 45 45 ],[0.77 0.82 0.91]);\npatch([10 3 13 "
"3 10 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 3"
"9 39 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 44 44 0 ],"
"[0 45 45 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
"ENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [93, 340, 137, 385]
		  Orientation		  "down"
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a c"
"hain, each link of which is an SRL16 followed by a flip-flop. If register ret"
"iming is enabled, the delay line is a chain of flip-flops."
		  en			  "off"
		  latency		  "1"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,251"
		  block_type		  "delay"
		  block_version		  "8.2"
		  sg_icon_stat		  "44,45,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 44 44 0 ],[0 0 45 45 ],[0.77 0.82 0.91]);\npatch([10 3 13 "
"3 10 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 3"
"9 39 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 44 44 0 ],"
"[0 45 45 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
"ENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [93, 485, 137, 530]
		  Orientation		  "down"
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a c"
"hain, each link of which is an SRL16 followed by a flip-flop. If register ret"
"iming is enabled, the delay line is a chain of flip-flops."
		  en			  "off"
		  latency		  "1"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,251"
		  block_type		  "delay"
		  block_version		  "8.2"
		  sg_icon_stat		  "44,45,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 44 44 0 ],[0 0 45 45 ],[0.77 0.82 0.91]);\npatch([10 3 13 "
"3 10 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 3"
"9 39 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 44 44 0 ],"
"[0 45 45 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
"ENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Down Sample"
		  Ports			  [1, 1]
		  Position		  [170, 104, 215, 146]
		  SourceBlock		  "xbsIndex_r4/Down Sample"
		  SourceType		  "Xilinx Down Sampler Block"
		  infoedit		  "Hardware notes: Sample and Latency "
"controls determine the hardware implementation.  The cost in hardware of diff"
"erent implementations varies considerably; press Help for details."
		  sample_ratio		  "4"
		  sample_phase		  "Last Value of Frame  (most efficien"
"t)"
		  en			  "off"
		  latency		  "1"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,296"
		  block_type		  "dsamp"
		  block_version		  "8.2"
		  sg_icon_stat		  "45,42,1,1,white,blue,0,f354a31c"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 45 45 0 ],[0 0 42 42 ],[0.77 0.82 0.91]);\npatch([11 4 14 "
"4 11 22 25 28 40 31 22 15 25 15 22 31 40 28 25 22 11 ],[5 12 22 32 39 39 36 3"
"9 39 30 39 32 22 12 5 14 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 42 42 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
"ENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf"
"\\downarrow}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon"
" text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Down Sample1"
		  Ports			  [1, 1]
		  Position		  [170, 249, 215, 291]
		  SourceBlock		  "xbsIndex_r4/Down Sample"
		  SourceType		  "Xilinx Down Sampler Block"
		  infoedit		  "Hardware notes: Sample and Latency "
"controls determine the hardware implementation.  The cost in hardware of diff"
"erent implementations varies considerably; press Help for details."
		  sample_ratio		  "4"
		  sample_phase		  "Last Value of Frame  (most efficien"
"t)"
		  en			  "off"
		  latency		  "1"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,296"
		  block_type		  "dsamp"
		  block_version		  "8.2"
		  sg_icon_stat		  "45,42,1,1,white,blue,0,f354a31c"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 45 45 0 ],[0 0 42 42 ],[0.77 0.82 0.91]);\npatch([11 4 14 "
"4 11 22 25 28 40 31 22 15 25 15 22 31 40 28 25 22 11 ],[5 12 22 32 39 39 36 3"
"9 39 30 39 32 22 12 5 14 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 42 42 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
"ENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf"
"\\downarrow}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon"
" text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Down Sample2"
		  Ports			  [1, 1]
		  Position		  [170, 389, 215, 431]
		  SourceBlock		  "xbsIndex_r4/Down Sample"
		  SourceType		  "Xilinx Down Sampler Block"
		  infoedit		  "Hardware notes: Sample and Latency "
"controls determine the hardware implementation.  The cost in hardware of diff"
"erent implementations varies considerably; press Help for details."
		  sample_ratio		  "4"
		  sample_phase		  "Last Value of Frame  (most efficien"
"t)"
		  en			  "off"
		  latency		  "1"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,296"
		  block_type		  "dsamp"
		  block_version		  "8.2"
		  sg_icon_stat		  "45,42,1,1,white,blue,0,f354a31c"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 45 45 0 ],[0 0 42 42 ],[0.77 0.82 0.91]);\npatch([11 4 14 "
"4 11 22 25 28 40 31 22 15 25 15 22 31 40 28 25 22 11 ],[5 12 22 32 39 39 36 3"
"9 39 30 39 32 22 12 5 14 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 42 42 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
"ENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf"
"\\downarrow}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon"
" text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Down Sample3"
		  Ports			  [1, 1]
		  Position		  [170, 549, 215, 591]
		  SourceBlock		  "xbsIndex_r4/Down Sample"
		  SourceType		  "Xilinx Down Sampler Block"
		  infoedit		  "Hardware notes: Sample and Latency "
"controls determine the hardware implementation.  The cost in hardware of diff"
"erent implementations varies considerably; press Help for details."
		  sample_ratio		  "4"
		  sample_phase		  "Last Value of Frame  (most efficien"
"t)"
		  en			  "off"
		  latency		  "1"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,296"
		  block_type		  "dsamp"
		  block_version		  "8.2"
		  sg_icon_stat		  "45,42,1,1,white,blue,0,f354a31c"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 45 45 0 ],[0 0 42 42 ],[0.77 0.82 0.91]);\npatch([11 4 14 "
"4 11 22 25 28 40 31 22 15 25 15 22 31 40 28 25 22 11 ],[5 12 22 32 39 39 36 3"
"9 39 30 39 32 22 12 5 14 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 42 42 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
"ENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf"
"\\downarrow}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon"
" text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out"
		  Ports			  [1, 1]
		  Position		  [820, 475, 880, 495]
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx"
" fixed point inputs into ouputs of type Simulink integer, double, or fixed po"
"int.<P><P>Hardware notes:  In hardware these blocks become top level output p"
"orts or are discarded, depending on how they are configured."
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,330"
		  block_type		  "gatewayout"
		  block_version		  "8.2"
		  sg_icon_stat		  "60,20,1,1,white,grey,0,422cd57d"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26"
" 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 "
"18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],["
"0 20 20 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('bla"
"ck');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [820, 515, 880, 535]
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx"
" fixed point inputs into ouputs of type Simulink integer, double, or fixed po"
"int.<P><P>Hardware notes:  In hardware these blocks become top level output p"
"orts or are discarded, depending on how they are configured."
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,330"
		  block_type		  "gatewayout"
		  block_version		  "8.2"
		  sg_icon_stat		  "60,20,1,1,white,grey,0,422cd57d"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26"
" 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 "
"18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],["
"0 20 20 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('bla"
"ck');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "I Accumulator"
		  Ports			  [2, 1]
		  Position		  [640, 541, 765, 619]
		  BackgroundColor	  "orange"
		  NamePlacement		  "alternate"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "I Accumulator"
		    Location		    [189, 185, 1199, 818]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Count"
		    Position		    [45, 93, 75, 107]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Sum"
		    Position		    [45, 313, 75, 327]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [35, 272, 90, 298]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "16383"
		    n_bits		    "48"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,cf69015b"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 "
"22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 2"
"1 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ]"
",[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'16383');\nfpr"
"intf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [80, 117, 135, 143]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "0"
		    n_bits		    "1"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 "
"22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 2"
"1 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ]"
",[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf"
"('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant6"
		    Ports		    [0, 1]
		    Position		    [180, 203, 220, 227]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "0"
		    n_bits		    "18"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(A*B)"
		    opselect		    "PCIN + A*B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,24,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 24 24 ],[0.77 0.82 0.91]);\npatch([14 10 "
"16 10 14 20 22 24 31 26 21 17 23 17 21 26 31 24 22 20 14 ],[3 7 13 19 23 23 2"
"1 23 23 18 23 19 13 7 3 8 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ]"
",[0 24 24 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf"
"('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant7"
		    Ports		    [0, 1]
		    Position		    [180, 238, 220, 262]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "0"
		    n_bits		    "18"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(A*B)"
		    opselect		    "PCIN + A*B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,24,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 24 24 ],[0.77 0.82 0.91]);\npatch([14 10 "
"16 10 14 20 22 24 31 26 21 17 23 17 21 26 31 24 22 20 14 ],[3 7 13 19 23 23 2"
"1 23 23 18 23 19 13 7 3 8 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ]"
",[0 24 24 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf"
"('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant8"
		    Ports		    [0, 1]
		    Position		    [25, 367, 100, 393]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "1"
		    n_bits		    "16"
		    bin_pt		    "14"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(P)"
		    opselect		    "Custom"
		    inp2		    "PCIN"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "0"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "75,26,0,1,white,blue,0,0e26cb2e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 75 75 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([30 26 "
"32 26 30 37 39 41 48 42 36 32 38 32 36 42 48 41 39 37 30 ],[3 7 13 19 23 23 2"
"1 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 ]"
",[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'P=PCIN+(P)');"
"\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant9"
		    Ports		    [0, 1]
		    Position		    [25, 401, 100, 429]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "1"
		    n_bits		    "16"
		    bin_pt		    "14"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(C)"
		    opselect		    "Custom"
		    inp2		    "PCIN"
		    opr			    "+"
		    inp1		    "C"
		    carry		    "0"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "75,28,0,1,white,blue,0,aedaf4c9"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 75 75 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([30 25 "
"32 25 30 37 39 41 49 43 37 33 41 33 37 43 49 41 39 37 30 ],[3 8 15 22 27 27 2"
"5 27 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 ]"
",[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'P=PCIN+(C)');"
"\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP2"
		    Ports		    [5, 1]
		    Position		    [280, 201, 350, 369]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "on"
		    use_pcin		    "on"
		    use_pcout		    "off"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "0"
		    pipeline_b		    "0"
		    pipeline_c		    "on"
		    pipeline_p		    "on"
		    pipeline_mult	    "off"
		    pipeline_opmode	    "on"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "on"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "8.2"
		    sg_icon_stat	    "70,168,5,1,white,blue,0,4181286f"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 70 70 0 ],[0 0 168 168 ],[0.77 0.82 0.91]);\npatch([17 5"
" 21 5 17 35 40 45 65 49 34 23 39 23 34 49 65 45 40 35 17 ],[57 69 85 101 113 "
"113 108 113 113 97 112 101 85 69 58 73 57 57 62 57 57 ],[0.98 0.96 0.92]);\np"
"lot([0 0 70 70 0 ],[0 168 168 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
"');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
"t',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_la"
"bel('input',3,'c');\ncolor('black');port_label('input',4,'pcin');\ncolor('bla"
"ck');port_label('input',5,'op');\ncolor('black');port_label('output',1,'p');"
"\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [355, 95, 400, 135]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "2"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "8.2"
		    sg_icon_stat	    "45,40,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 45 45 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([12 5 1"
"4 5 12 23 26 29 40 31 22 16 26 16 22 31 40 29 26 23 12 ],[4 11 20 29 36 36 33"
" 36 36 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 "
"],[0 40 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Down Sample1"
		    Ports		    [1, 1]
		    Position		    [490, 442, 535, 488]
		    SourceBlock		    "xbsIndex_r4/Down Sample"
		    SourceType		    "Xilinx Down Sampler Block"
		    infoedit		    "Hardware notes: Sample and Latenc"
"y controls determine the hardware implementation.  The cost in hardware of di"
"fferent implementations varies considerably; press Help for details."
		    sample_ratio	    "downsample"
		    sample_phase	    "Last Value of Frame  (most effici"
"ent)"
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,296"
		    block_type		    "dsamp"
		    block_version	    "8.2"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,b7a0fafa"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 1"
"9 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46"
" 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\"
"bf\\downarrow}2\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [160, 328, 205, 432]
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    "off"
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "8.2"
		    sg_icon_stat	    "45,104,3,1,white,blue,3,03f9c9b9"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\np"
"atch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 5"
"2 63 70 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);"
"\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end "
"icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');por"
"t_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor("
"'black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','t"
"exmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [815, 444, 860, 486]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "45,42,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 45 45 0 ],[0 0 42 42 ],[0.77 0.82 0.91]);\npatch([11 4 1"
"4 4 11 22 25 28 40 31 22 15 25 15 22 31 40 28 25 22 11 ],[5 12 22 32 39 39 36"
" 39 39 30 39 32 22 12 5 14 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 "
"],[0 42 42 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [402, 395, 453, 440]
		    Orientation		    "down"
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "51,45,2,1,white,blue,0,cc3303a0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 51 51 0 ],[0 0 45 45 ],[0.77 0.82 0.91]);\npatch([13 6 1"
"7 6 13 25 28 31 44 34 24 17 28 17 24 34 44 31 28 25 13 ],[5 12 23 34 41 41 38"
" 41 41 31 41 34 23 12 5 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 51 51 0 "
"],[0 45 45 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q'"
");\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT:"
" end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [705, 448, 760, 482]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without alter"
"ing the binary representation.   You can changed the signal between signed an"
"d unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware t"
"his block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, sig"
"ned, with 2 fractional bits, and the output is forced to unsigned with 0 frac"
"tional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) become"
"s an output of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "17"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,306"
		    block_type		    "reinterpret"
		    block_version	    "8.2"
		    sg_icon_stat	    "55,34,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 34 34 ],[0.77 0.82 0.91]);\npatch([19 13 "
"21 13 19 28 30 32 42 34 27 22 30 22 27 34 42 32 30 28 19 ],[4 10 18 26 32 32 "
"30 32 32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 "
"0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','"
"COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('',"
"'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [200, 87, 255, 143]
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Oper"
"ator Block"
		    mode		    "a=b"
		    en			    "off"
		    latency		    "4"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "relational"
		    block_version	    "8.2"
		    sg_icon_stat	    "55,56,2,1,white,blue,0,e7ef8544"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 1"
"7 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46"
" 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0"
" ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}"
"\\newlinez^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [595, 450, 655, 480]
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits fr"
"om each input sample and presents it at the output.  The output type is ordin"
"arily unsigned with binary point at zero, but can be Boolean when the slice i"
"s one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
		    nbits		    "16"
		    boolean_output	    "off"
		    mode		    "Two Bit Locations"
		    bit1		    "-15"
		    base1		    "MSB of Input"
		    bit0		    "15"
		    base0		    "LSB of Input"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,449,398"
		    block_type		    "slice"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,30,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 "
"24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 2"
"5 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 "
"],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [910, 458, 940, 472]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [0, 20]
		    DstBlock		    "Down Sample1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Down Sample1"
		    SrcPort		    1
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Count"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [0, 0]
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 60; -140, 0]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant6"
		    SrcPort		    1
		    DstBlock		    "DSP2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant7"
		    SrcPort		    1
		    DstBlock		    "DSP2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "DSP2"
		    SrcPort		    1
		    Points		    [60, 0]
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant9"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant8"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [25, 0; 0, -25]
		    DstBlock		    "DSP2"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Sum"
		    SrcPort		    1
		    DstBlock		    "DSP2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "DSP2"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "MAC"
		  Ports			  [5, 1]
		  Position		  [455, 91, 550, 199]
		  BackgroundColor	  "cyan"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "MAC"
		    Location		    [182, 292, 1194, 932]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Count"
		    Position		    [40, 308, 70, 322]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data In"
		    Position		    [40, 278, 70, 292]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Symm Data"
		    Position		    [40, 378, 70, 392]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coeff"
		    Position		    [40, 443, 70, 457]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Count Inv"
		    Position		    [40, 408, 70, 422]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR"
		    Ports		    [2, 1]
		    Position		    [140, 271, 200, 329]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay	\n    line   can    be   addressed   and   dr"
"iven    onto   the   output	\n    port.<P><P>Hardware  notes: Implemen"
"ted  using SRL16s.	\n    If Virtex-4, Virtex-II or Spartan-3 devices a"
"re used, multiple SRLC16s are cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 1"
"9 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50"
" 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
"'black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,"
"'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR1"
		    Ports		    [2, 1]
		    Position		    [230, 371, 290, 429]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay	\n    line   can    be   addressed   and   dr"
"iven    onto   the   output	\n    port.<P><P>Hardware  notes: Implemen"
"ted  using SRL16s.	\n    If Virtex-4, Virtex-II or Spartan-3 devices a"
"re used, multiple SRLC16s are cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 1"
"9 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50"
" 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
"'black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,"
"'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [460, 256, 520, 314]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Subtraction"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "16"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    pipelined		    "on"
		    use_rpm		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,f900bd06"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 1"
"9 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50"
" 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
"bf{a - b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{"
"-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant4"
		    Ports		    [0, 1]
		    Position		    [585, 372, 640, 398]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "5"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=+(A*B)"
		    opselect		    "A * B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,3767317b"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16"
" 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 "
"21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=+(A*B)'"
");\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no chang"
"es above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP1"
		    Ports		    [3, 2]
		    Position		    [695, 257, 770, 413]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "off"
		    use_pcin		    "off"
		    use_pcout		    "on"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "1"
		    pipeline_b		    "1"
		    pipeline_c		    "on"
		    pipeline_p		    "on"
		    pipeline_mult	    "on"
		    pipeline_opmode	    "off"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "8.2"
		    sg_icon_stat	    "75,156,3,2,white,blue,0,da739006"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 75 75 0 ],[0 0 156 156 ],[0.77 0.82 0.91]);\npatch([17 5"
" 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[49 61 79 97 109 1"
"09 104 109 109 92 108 96 79 62 50 66 49 49 54 49 49 ],[0.98 0.96 0.92]);\nplo"
"t([0 0 75 75 0 ],[0 156 156 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_labe"
"l('input',3,'op');\ncolor('black');port_label('output',1,'p');\ncolor('black'"
");port_label('output',2,'pcout');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [475, 430, 515, 470]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "2"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,40,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"2 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33"
" 36 36 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 40 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [130, 365, 170, 405]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,40,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"2 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33"
" 36 36 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 40 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('z^{-12}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [280, 280, 320, 320]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,40,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"2 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33"
" 36 36 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 40 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [1, 1]
		    Position		    [355, 380, 395, 420]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,40,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"2 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33"
" 36 36 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 40 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [585, 269, 640, 301]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,278"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,32,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([19 14 "
"21 14 19 27 29 31 40 33 26 21 28 21 26 33 40 31 29 27 19 ],[3 8 15 22 27 27 2"
"5 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [585, 319, 640, 351]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,32,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([19 14 "
"21 14 19 27 29 31 40 33 26 21 28 21 26 33 40 31 29 27 19 ],[3 8 15 22 27 27 2"
"5 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [830, 285, 850, 305]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [820, 368, 850, 382]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Count"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data In"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Coeff"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [50, 0]
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Symm Data"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Count Inv"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR1"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [40, 0; 0, -130]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "DSP1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "DSP1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant4"
		    SrcPort		    1
		    DstBlock		    "DSP1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "DSP1"
		    SrcPort		    2
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DSP1"
		    SrcPort		    1
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "MAC1"
		  Ports			  [5, 1]
		  Position		  [455, 236, 550, 344]
		  BackgroundColor	  "cyan"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "MAC1"
		    Location		    [199, 223, 1205, 865]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Count"
		    Position		    [40, 278, 70, 292]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data In"
		    Position		    [40, 248, 70, 262]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Symm Data"
		    Position		    [40, 378, 70, 392]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coeff"
		    Position		    [40, 443, 70, 457]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Count Inv"
		    Position		    [40, 408, 70, 422]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR"
		    Ports		    [2, 1]
		    Position		    [130, 241, 190, 299]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay	\n    line   can    be   addressed   and   dr"
"iven    onto   the   output	\n    port.<P><P>Hardware  notes: Implemen"
"ted  using SRL16s.	\n    If Virtex-4, Virtex-II or Spartan-3 devices a"
"re used, multiple SRLC16s are cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 1"
"9 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50"
" 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
"'black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,"
"'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR1"
		    Ports		    [2, 1]
		    Position		    [230, 371, 290, 429]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay	\n    line   can    be   addressed   and   dr"
"iven    onto   the   output	\n    port.<P><P>Hardware  notes: Implemen"
"ted  using SRL16s.	\n    If Virtex-4, Virtex-II or Spartan-3 devices a"
"re used, multiple SRLC16s are cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 1"
"9 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50"
" 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
"'black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,"
"'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [460, 256, 520, 314]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Addition"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "16"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    pipelined		    "on"
		    use_rpm		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,d7118884"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 1"
"9 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50"
" 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
"bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{"
"-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [590, 372, 645, 398]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "5"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=+(A*B)"
		    opselect		    "A * B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,3767317b"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16"
" 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 "
"21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=+(A*B)'"
");\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no chang"
"es above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP48"
		    Ports		    [3, 2]
		    Position		    [700, 256, 775, 414]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "off"
		    use_pcin		    "off"
		    use_pcout		    "on"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "1"
		    pipeline_b		    "1"
		    pipeline_c		    "on"
		    pipeline_p		    "on"
		    pipeline_mult	    "on"
		    pipeline_opmode	    "off"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "8.2"
		    sg_icon_stat	    "75,158,3,2,white,blue,0,da739006"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 75 75 0 ],[0 0 158 158 ],[0.77 0.82 0.91]);\npatch([17 5"
" 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[50 62 80 98 110 1"
"10 105 110 110 93 109 97 80 63 51 67 50 50 55 50 50 ],[0.98 0.96 0.92]);\nplo"
"t([0 0 75 75 0 ],[0 158 158 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_labe"
"l('input',3,'op');\ncolor('black');port_label('output',1,'p');\ncolor('black'"
");port_label('output',2,'pcout');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [470, 430, 510, 470]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "2"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,40,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"2 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33"
" 36 36 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 40 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [130, 365, 170, 405]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,40,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"2 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33"
" 36 36 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 40 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('z^{-12}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [280, 252, 320, 288]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [1, 1]
		    Position		    [355, 382, 395, 418]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [590, 269, 645, 301]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,32,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([19 14 "
"21 14 19 27 29 31 40 33 26 21 28 21 26 33 40 31 29 27 19 ],[3 8 15 22 27 27 2"
"5 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [590, 318, 645, 352]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,34,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 34 34 ],[0.77 0.82 0.91]);\npatch([19 13 "
"21 13 19 28 30 32 42 34 27 22 30 22 27 34 42 32 30 28 19 ],[4 10 18 26 32 32 "
"30 32 32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 "
"0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','"
"COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('',"
"'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [835, 285, 855, 305]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [825, 368, 855, 382]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Count"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data In"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Coeff"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DSP48"
		    SrcPort		    2
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [50, 0; 0, -115]
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symm Data"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Count Inv"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR1"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [45, 0]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "DSP48"
		    SrcPort		    1
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "MAC2"
		  Ports			  [6, 1]
		  Position		  [455, 376, 550, 504]
		  BackgroundColor	  "cyan"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "MAC2"
		    Location		    [2, 82, 1014, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Count"
		    Position		    [40, 278, 70, 292]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data In"
		    Position		    [40, 248, 70, 262]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Symm Data"
		    Position		    [40, 378, 70, 392]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coeff"
		    Position		    [40, 453, 70, 467]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "PCIN"
		    Position		    [40, 488, 70, 502]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Counter Inv"
		    Position		    [40, 408, 70, 422]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR"
		    Ports		    [2, 1]
		    Position		    [135, 241, 195, 299]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay	\n    line   can    be   addressed   and   dr"
"iven    onto   the   output	\n    port.<P><P>Hardware  notes: Implemen"
"ted  using SRL16s.	\n    If Virtex-4, Virtex-II or Spartan-3 devices a"
"re used, multiple SRLC16s are cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 1"
"9 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50"
" 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
"'black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,"
"'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR1"
		    Ports		    [2, 1]
		    Position		    [230, 371, 290, 429]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay	\n    line   can    be   addressed   and   dr"
"iven    onto   the   output	\n    port.<P><P>Hardware  notes: Implemen"
"ted  using SRL16s.	\n    If Virtex-4, Virtex-II or Spartan-3 devices a"
"re used, multiple SRLC16s are cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 1"
"9 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50"
" 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
"'black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,"
"'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [465, 256, 525, 314]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Subtraction"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "16"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    pipelined		    "on"
		    use_rpm		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,f900bd06"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 1"
"9 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50"
" 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
"bf{a - b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{"
"-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [575, 407, 650, 433]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "53"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(A*B)"
		    opselect		    "PCIN + A*B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "75,26,0,1,white,blue,0,8437ff34"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 75 75 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([30 26"
" 32 26 30 37 39 41 48 42 36 32 38 32 36 42 48 41 39 37 30 ],[3 7 13 19 23 23 "
"21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 "
"],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','"
"COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=PCIN+(A"
"*B)');\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no c"
"hanges above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP48"
		    Ports		    [4, 2]
		    Position		    [715, 261, 790, 444]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "off"
		    use_pcin		    "on"
		    use_pcout		    "on"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "2"
		    pipeline_b		    "2"
		    pipeline_c		    "on"
		    pipeline_p		    "on"
		    pipeline_mult	    "on"
		    pipeline_opmode	    "off"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "8.2"
		    sg_icon_stat	    "75,183,4,2,white,blue,0,0c943c7a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 75 75 0 ],[0 0 183 183 ],[0.77 0.82 0.91]);\npatch([17 5"
" 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[62 74 92 110 122 "
"122 117 122 122 105 121 109 92 75 63 79 62 62 67 62 62 ],[0.98 0.96 0.92]);\n"
"plot([0 0 75 75 0 ],[0 183 183 0 0 ]);\nfprintf('','COMMENT: end icon graphic"
"s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
"ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_l"
"abel('input',3,'pcin');\ncolor('black');port_label('input',4,'op');\ncolor('b"
"lack');port_label('output',1,'p');\ncolor('black');port_label('output',2,'pco"
"ut');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [350, 440, 390, 480]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "2"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,40,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"2 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33"
" 36 36 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 40 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [130, 365, 170, 405]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "12"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,40,1,1,white,blue,0,288e36d0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"2 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33"
" 36 36 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 40 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('z^{-12}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [265, 252, 305, 288]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [1, 1]
		    Position		    [350, 382, 390, 418]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [590, 269, 645, 301]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,32,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([19 14 "
"21 14 19 27 29 31 40 33 26 21 28 21 26 33 40 31 29 27 19 ],[3 8 15 22 27 27 2"
"5 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [590, 315, 645, 345]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,30,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([20 15 "
"22 15 20 28 30 32 40 33 27 22 28 22 27 33 40 32 30 28 20 ],[3 8 15 22 27 27 2"
"5 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [850, 300, 870, 320]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [845, 393, 875, 407]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Count"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data In"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Coeff"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [75, 0; 0, -130]
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "PCIN"
		    SrcPort		    1
		    Points		    [420, 0; 0, -120]
		    DstBlock		    "DSP48"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symm Data"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter Inv"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR1"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [50, 0; 0, -100]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "DSP48"
		    SrcPort		    1
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DSP48"
		    SrcPort		    2
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "MAC3"
		  Ports			  [6, 1]
		  Position		  [455, 539, 550, 661]
		  BackgroundColor	  "cyan"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "MAC3"
		    Location		    [2, 82, 1012, 722]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Count"
		    Position		    [40, 278, 70, 292]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data In"
		    Position		    [40, 248, 70, 262]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Symm Data"
		    Position		    [40, 348, 70, 362]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Coeff"
		    Position		    [40, 493, 70, 507]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "PCIN"
		    Position		    [40, 528, 70, 542]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Count Inv"
		    Position		    [40, 378, 70, 392]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR"
		    Ports		    [2, 1]
		    Position		    [135, 241, 195, 299]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay	\n    line   can    be   addressed   and   dr"
"iven    onto   the   output	\n    port.<P><P>Hardware  notes: Implemen"
"ted  using SRL16s.	\n    If Virtex-4, Virtex-II or Spartan-3 devices a"
"re used, multiple SRLC16s are cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 1"
"9 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50"
" 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
"'black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,"
"'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ASR1"
		    Ports		    [2, 1]
		    Position		    [235, 341, 295, 399]
		    SourceBlock		    "xbsIndex_r4/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
" Block"
		    infoedit		    "Delay of  configurable length.  A"
"ny element  in the delay	\n    line   can    be   addressed   and   dr"
"iven    onto   the   output	\n    port.<P><P>Hardware  notes: Implemen"
"ted  using SRL16s.	\n    If Virtex-4, Virtex-II or Spartan-3 devices a"
"re used, multiple SRLC16s are cascaded together."
		    infer_latency	    "off"
		    depth		    "12"
		    initVector		    "[0]"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    use_rpm		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,354"
		    block_type		    "addrsr"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,23793bc8"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 1"
"9 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50"
" 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
"'black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,"
"'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [495, 256, 555, 314]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Addition"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "16"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "off"
		    pipelined		    "on"
		    use_rpm		    "on"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,d7118884"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 1"
"9 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50"
" 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
"bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{"
"-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [85, 447, 140, 473]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "1"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,85613821"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 "
"22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 2"
"1 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ]"
",[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf"
"('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [600, 405, 670, 435]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "53"
		    n_bits		    "7"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN-(A*B)"
		    opselect		    "Custom"
		    inp2		    "PCIN"
		    opr			    "-"
		    inp1		    "A*B"
		    carry		    "0"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "70,30,0,1,white,blue,0,e0f4b887"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics ');\npatch([0 70 70 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([27 22"
" 29 22 27 35 37 39 47 40 34 29 35 29 34 40 47 39 37 35 27 ],[3 8 15 22 27 27 "
"25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 70 70 0"
" ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('',"
"'COMMENT: begin icon text ');\ncolor('black');port_label('output',1,'P=PCIN-("
"A*B)');\nfprintf('','COMMENT: end icon text');\nfprintf('','COMMENT: Make no "
"changes above this line -- machine generated code. ');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP48"
		    Ports		    [4, 2]
		    Position		    [735, 258, 810, 447]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "off"
		    use_pcin		    "on"
		    use_pcout		    "on"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "2"
		    pipeline_b		    "2"
		    pipeline_c		    "on"
		    pipeline_p		    "on"
		    pipeline_mult	    "on"
		    pipeline_opmode	    "off"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "8.2"
		    sg_icon_stat	    "75,189,4,2,white,blue,0,0c943c7a"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 75 75 0 ],[0 0 189 189 ],[0.77 0.82 0.91]);\npatch([17 5"
" 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[65 77 95 113 125 "
"125 120 125 125 108 124 112 95 78 66 82 65 65 70 65 65 ],[0.98 0.96 0.92]);\n"
"plot([0 0 75 75 0 ],[0 189 189 0 0 ]);\nfprintf('','COMMENT: end icon graphic"
"s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
"ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_l"
"abel('input',3,'pcin');\ncolor('black');port_label('input',4,'op');\ncolor('b"
"lack');port_label('output',1,'p');\ncolor('black');port_label('output',2,'pco"
"ut');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [390, 480, 430, 520]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "2"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,40,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"2 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33"
" 36 36 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 40 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [135, 335, 175, 375]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "11"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,40,1,1,white,blue,0,36c42516"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"2 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33"
" 36 36 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 40 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('z^{-11}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [360, 361, 400, 399]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,38,2,1,white,blue,0,b6caf0d3"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 38 38 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"3 4 10 20 23 26 37 29 21 15 24 15 21 29 37 26 23 20 10 ],[4 10 19 28 34 34 31"
" 34 34 26 34 28 19 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 38 38 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'q"
"');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT"
": end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [1, 1]
		    Position		    [290, 252, 330, 288]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,36,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([10 4 1"
"2 4 10 20 23 26 36 28 20 14 22 14 20 28 36 26 23 20 10 ],[4 10 18 26 32 32 29"
" 32 32 24 32 26 18 10 4 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 "
"],[0 36 36 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [620, 269, 675, 301]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,32,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([19 14 "
"21 14 19 27 29 31 40 33 26 21 28 21 26 33 40 31 29 27 19 ],[3 8 15 22 27 27 2"
"5 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 "
"],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','C"
"OMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [620, 313, 675, 347]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes type of samples without a"
"ltering their binary representation.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,275"
		    block_type		    "cast"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "55,34,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 34 34 ],[0.77 0.82 0.91]);\npatch([19 13 "
"21 13 19 28 30 32 42 34 27 22 30 22 27 34 42 32 30 28 19 ],[4 10 18 26 32 32 "
"30 32 32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 "
"0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','"
"COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('',"
"'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [235, 417, 290, 473]
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Oper"
"ator Block"
		    mode		    "a=b"
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "relational"
		    block_version	    "8.2"
		    sg_icon_stat	    "55,56,2,1,white,blue,0,1cf02e61"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 1"
"7 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46"
" 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0"
" ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}"
"\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [860, 295, 880, 315]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [855, 393, 885, 407]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Count"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data In"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Coeff"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [65, 0; 0, -170]
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "PCIN"
		    SrcPort		    1
		    Points		    [455, 0; 0, -160]
		    DstBlock		    "DSP48"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Symm Data"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Count Inv"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "ASR1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "ASR1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR1"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [50, 0]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [65, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "DSP48"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "DSP48"
		    SrcPort		    1
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DSP48"
		    SrcPort		    2
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Q Accumulator"
		  Ports			  [2, 1]
		  Position		  [640, 381, 765, 459]
		  BackgroundColor	  "orange"
		  NamePlacement		  "alternate"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "Q Accumulator"
		    Location		    [189, 185, 1199, 818]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Count"
		    Position		    [45, 93, 75, 107]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Sum"
		    Position		    [45, 313, 75, 327]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [35, 272, 90, 298]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "16383"
		    n_bits		    "48"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,cf69015b"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 "
"22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 2"
"1 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ]"
",[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'16383');\nfpr"
"intf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [80, 117, 135, 143]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "0"
		    n_bits		    "1"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 "
"22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 2"
"1 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ]"
",[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf"
"('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant6"
		    Ports		    [0, 1]
		    Position		    [180, 203, 220, 227]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "0"
		    n_bits		    "18"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(A*B)"
		    opselect		    "PCIN + A*B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,24,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 24 24 ],[0.77 0.82 0.91]);\npatch([14 10 "
"16 10 14 20 22 24 31 26 21 17 23 17 21 26 31 24 22 20 14 ],[3 7 13 19 23 23 2"
"1 23 23 18 23 19 13 7 3 8 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ]"
",[0 24 24 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf"
"('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant7"
		    Ports		    [0, 1]
		    Position		    [180, 238, 220, 262]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Signed (2's comp)"
		    const		    "0"
		    n_bits		    "18"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(A*B)"
		    opselect		    "PCIN + A*B"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "40,24,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 24 24 ],[0.77 0.82 0.91]);\npatch([14 10 "
"16 10 14 20 22 24 31 26 21 17 23 17 21 26 31 24 22 20 14 ],[3 7 13 19 23 23 2"
"1 23 23 18 23 19 13 7 3 8 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ]"
",[0 24 24 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf"
"('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant8"
		    Ports		    [0, 1]
		    Position		    [25, 367, 100, 393]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "1"
		    n_bits		    "16"
		    bin_pt		    "14"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(P)"
		    opselect		    "Custom"
		    inp2		    "PCIN"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "0"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "75,26,0,1,white,blue,0,0e26cb2e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 75 75 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([30 26 "
"32 26 30 37 39 41 48 42 36 32 38 32 36 42 48 41 39 37 30 ],[3 7 13 19 23 23 2"
"1 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 ]"
",[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'P=PCIN+(P)');"
"\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant9"
		    Ports		    [0, 1]
		    Position		    [25, 401, 100, 429]
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "DSP48 Instruction"
		    const		    "1"
		    n_bits		    "16"
		    bin_pt		    "14"
		    explicit_period	    "off"
		    period		    "1"
		    equ			    "P=PCIN+(C)"
		    opselect		    "Custom"
		    inp2		    "PCIN"
		    opr			    "+"
		    inp1		    "C"
		    carry		    "0"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "8.2"
		    sg_icon_stat	    "75,28,0,1,white,blue,0,aedaf4c9"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 75 75 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([30 25 "
"32 25 30 37 39 41 49 43 37 33 41 33 37 43 49 41 39 37 30 ],[3 8 15 22 27 27 2"
"5 27 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 75 75 0 ]"
",[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'P=PCIN+(C)');"
"\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP2"
		    Ports		    [5, 1]
		    Position		    [280, 201, 350, 369]
		    SourceBlock		    "xbsIndex_r4/DSP48"
		    SourceType		    "Xilinx DSP48 Block"
		    use_b		    "Direct from B Port"
		    use_op		    "on"
		    use_creg		    "on"
		    use_pcin		    "on"
		    use_pcout		    "off"
		    use_bcout		    "off"
		    rst_all		    "off"
		    en_all		    "off"
		    pipeline_a		    "0"
		    pipeline_b		    "0"
		    pipeline_c		    "on"
		    pipeline_p		    "on"
		    pipeline_mult	    "off"
		    pipeline_opmode	    "on"
		    pipeline_sub	    "off"
		    pipeline_carryin	    "off"
		    pipeline_carryinsel	    "off"
		    rst_a		    "off"
		    rst_b		    "off"
		    rst_c		    "off"
		    rst_mult		    "off"
		    rst_p		    "off"
		    rst_carry_in	    "off"
		    rst_ctrl		    "off"
		    en_a		    "off"
		    en_b		    "off"
		    en_c		    "off"
		    en_mult		    "off"
		    en_p		    "off"
		    en_carry_in		    "off"
		    en_ctrl		    "off"
		    dbl_ovrd		    "off"
		    use_synth_model	    "off"
		    xl_useadderonly	    "on"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "dsp48"
		    block_version	    "8.2"
		    sg_icon_stat	    "70,168,5,1,white,blue,0,4181286f"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 70 70 0 ],[0 0 168 168 ],[0.77 0.82 0.91]);\npatch([17 5"
" 21 5 17 35 40 45 65 49 34 23 39 23 34 49 65 45 40 35 17 ],[57 69 85 101 113 "
"113 108 113 113 97 112 101 85 69 58 73 57 57 62 57 57 ],[0.98 0.96 0.92]);\np"
"lot([0 0 70 70 0 ],[0 168 168 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
"');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
"t',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_la"
"bel('input',3,'c');\ncolor('black');port_label('input',4,'pcin');\ncolor('bla"
"ck');port_label('input',5,'op');\ncolor('black');port_label('output',1,'p');"
"\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [355, 95, 400, 135]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop. If register r"
"etiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "2"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,251"
		    block_type		    "delay"
		    block_version	    "8.2"
		    sg_icon_stat	    "45,40,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 45 45 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([12 5 1"
"4 5 12 23 26 29 40 31 22 16 26 16 22 31 40 29 26 23 12 ],[4 11 20 29 36 36 33"
" 36 36 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 "
"],[0 40 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Down Sample1"
		    Ports		    [1, 1]
		    Position		    [490, 442, 535, 488]
		    SourceBlock		    "xbsIndex_r4/Down Sample"
		    SourceType		    "Xilinx Down Sampler Block"
		    infoedit		    "Hardware notes: Sample and Latenc"
"y controls determine the hardware implementation.  The cost in hardware of di"
"fferent implementations varies considerably; press Help for details."
		    sample_ratio	    "downsample"
		    sample_phase	    "Last Value of Frame  (most effici"
"ent)"
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,296"
		    block_type		    "dsamp"
		    block_version	    "8.2"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,b7a0fafa"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 1"
"9 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46"
" 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\"
"bf\\downarrow}2\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end ic"
"on text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [160, 328, 205, 432]
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    "off"
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "8.2"
		    sg_icon_stat	    "45,104,3,1,white,blue,3,03f9c9b9"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\np"
"atch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 5"
"2 63 70 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);"
"\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end "
"icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');por"
"t_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor("
"'black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','t"
"exmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [840, 444, 885, 486]
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "45,42,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 45 45 0 ],[0 0 42 42 ],[0.77 0.82 0.91]);\npatch([11 4 1"
"4 4 11 22 25 28 40 31 22 15 25 15 22 31 40 28 25 22 11 ],[5 12 22 32 39 39 36"
" 39 39 30 39 32 22 12 5 14 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 "
"],[0 42 42 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [402, 395, 453, 440]
		    Orientation		    "down"
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    "off"
		    en			    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    block_version	    "8.2"
		    sg_icon_stat	    "51,45,2,1,white,blue,0,cc3303a0"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 51 51 0 ],[0 0 45 45 ],[0.77 0.82 0.91]);\npatch([13 6 1"
"7 6 13 25 28 31 44 34 24 17 28 17 24 34 44 31 28 25 13 ],[5 12 23 34 41 41 38"
" 41 41 31 41 34 23 12 5 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 51 51 0 "
"],[0 45 45 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q'"
");\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT:"
" end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [720, 448, 775, 482]
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without alter"
"ing the binary representation.   You can changed the signal between signed an"
"d unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware t"
"his block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, sig"
"ned, with 2 fractional bits, and the output is forced to unsigned with 0 frac"
"tional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) become"
"s an output of 56 (111000 in binary)."
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "17"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,356,306"
		    block_type		    "reinterpret"
		    block_version	    "8.2"
		    sg_icon_stat	    "55,34,1,1,white,blue,0,8982c1db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 34 34 ],[0.77 0.82 0.91]);\npatch([19 13 "
"21 13 19 28 30 32 42 34 27 22 30 22 27 34 42 32 30 28 19 ],[4 10 18 26 32 32 "
"30 32 32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 "
"0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','"
"COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('',"
"'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [200, 87, 255, 143]
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Oper"
"ator Block"
		    mode		    "a=b"
		    en			    "off"
		    latency		    "4"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "relational"
		    block_version	    "8.2"
		    sg_icon_stat	    "55,56,2,1,white,blue,0,e7ef8544"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 1"
"7 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46"
" 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0"
" ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}"
"\\newlinez^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [595, 450, 655, 480]
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits fr"
"om each input sample and presents it at the output.  The output type is ordin"
"arily unsigned with binary point at zero, but can be Boolean when the slice i"
"s one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
		    nbits		    "16"
		    boolean_output	    "off"
		    mode		    "Two Bit Locations"
		    bit1		    "-15"
		    base1		    "MSB of Input"
		    bit0		    "15"
		    base0		    "LSB of Input"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,449,398"
		    block_type		    "slice"
		    block_version	    "8.2"
		    sg_icon_stat	    "60,30,1,1,white,blue,0,fe24a11e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 "
"24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 2"
"5 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 "
"],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfp"
"rintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [950, 458, 980, 472]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    Points		    [0, 20]
		    DstBlock		    "Down Sample1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Down Sample1"
		    SrcPort		    1
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Count"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [0, 0]
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 60; -140, 0]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant6"
		    SrcPort		    1
		    DstBlock		    "DSP2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant7"
		    SrcPort		    1
		    DstBlock		    "DSP2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "DSP2"
		    SrcPort		    1
		    Points		    [60, 0]
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant9"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant8"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [25, 0; 0, -25]
		    DstBlock		    "DSP2"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Sum"
		    SrcPort		    1
		    DstBlock		    "DSP2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "DSP2"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  RealImagToComplex
		  Name			  "Real-Imag to\nComplex"
		  Ports			  [2, 1]
		  Position		  [915, 466, 945, 544]
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [1]
		  Position		  [1040, 479, 1070, 511]
		  Floating		  off
		  Location		  [5, 56, 1285, 997]
		  Open			  off
		  NumInputPorts		  "1"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		  }
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Q Out"
		  Position		  [830, 413, 860, 427]
		  NamePlacement		  "alternate"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "I Out"
		  Position		  [835, 573, 865, 587]
		  NamePlacement		  "alternate"
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Data In"
		  SrcPort		  1
		  Points		  [0, 0; 65, 0]
		  Branch {
		    DstBlock		    "Down Sample"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0; 0, 25]
		  Branch {
		    DstBlock		    "Down Sample1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [0, 0; 0, 20]
		  Branch {
		    DstBlock		    "Down Sample2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [0, 35]
		  DstBlock		  "Down Sample3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Coef0"
		  SrcPort		  1
		  DstBlock		  "MAC"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Coef1"
		  SrcPort		  1
		  DstBlock		  "MAC1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "I Accumulator"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "I Out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "Gateway Out"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [270, 0]
		  Branch {
		    Points		    [0, 85]
		    Branch {
		    Points		    [0, 145]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 160]
		    DstBlock		    "MAC3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "MAC2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "MAC1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "MAC"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [290, 0; 0, 380]
		    Branch {
		    DstBlock		    "Q Accumulator"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 160]
		    DstBlock		    "I Accumulator"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Coef2"
		  SrcPort		  1
		  DstBlock		  "MAC2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Coef3"
		  SrcPort		  1
		  DstBlock		  "MAC3"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Q Accumulator"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Q Out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 105]
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Down Sample"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    DstBlock		    "MAC"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 305]
		    DstBlock		    "MAC2"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Down Sample1"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "MAC1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "MAC1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Down Sample2"
		  SrcPort		  1
		  Points		  [0, 0; 75, 0]
		  Branch {
		    Points		    [0, -265]
		    DstBlock		    "MAC"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "MAC2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Down Sample3"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "MAC3"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "MAC3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "MAC"
		  SrcPort		  1
		  Points		  [10, 0; 0, 80; -195, 0; 0, 245]
		  DstBlock		  "MAC2"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "MAC2"
		  SrcPort		  1
		  DstBlock		  "Q Accumulator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "MAC1"
		  SrcPort		  1
		  Points		  [15, 0; 0, 75; -175, 0; 0, 265]
		  DstBlock		  "MAC3"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "MAC3"
		  SrcPort		  1
		  DstBlock		  "I Accumulator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter Inv"
		  SrcPort		  1
		  Points		  [295, 0; 0, 105]
		  Branch {
		    DstBlock		    "MAC"
		    DstPort		    5
		  }
		  Branch {
		    Points		    [0, 145]
		    Branch {
		    DstBlock		    "MAC1"
		    DstPort		    5
		    }
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    DstBlock		    "MAC2"
		    DstPort		    6
		    }
		    Branch {
		    Points		    [0, 160]
		    DstBlock		    "MAC3"
		    DstPort		    6
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "Real-Imag to\nComplex"
		  SrcPort		  1
		  DstBlock		  "Complex to\nMagnitude-Angle"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Complex to\nMagnitude-Angle"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out"
		  SrcPort		  1
		  DstBlock		  "Real-Imag to\nComplex"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  DstBlock		  "Real-Imag to\nComplex"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      RealImagToComplex
	      Name		      "Real-Imag to\nComplex1"
	      Ports		      [2, 1]
	      Position		      [510, 337, 545, 408]
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope1"
	      Ports		      [2]
	      Position		      [555, 436, 600, 494]
	      Floating		      off
	      Location		      [5, 56, 1285, 997]
	      Open		      off
	      NumInputPorts	      "2"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      ToWorkspace
	      Name		      "To Workspace"
	      Position		      [525, 525, 585, 555]
	      VariableName	      "Q1"
	      MaxDataPoints	      "inf"
	      SampleTime	      "-1"
	      SaveFormat	      "Array"
	    }
	    Block {
	      BlockType		      ToWorkspace
	      Name		      "To Workspace1"
	      Position		      [525, 570, 585, 600]
	      VariableName	      "I1"
	      MaxDataPoints	      "inf"
	      SampleTime	      "-1"
	      SaveFormat	      "Array"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I Out"
	      Position		      [510, 238, 540, 252]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q Out"
	      Position		      [510, 108, 540, 122]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter Inv"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Polyphase Kaiser FIR Filter"
		DstPort			2
	      }
	      Branch {
		Points			[0, -90; 205, 0; 0, 65]
		DstBlock		"Gaussian FIR Filters"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Real-Imag to\nComplex1"
	      SrcPort		      1
	      DstBlock		      "Poly\nSpectrum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		DstBlock		"Polyphase Kaiser FIR Filter"
		DstPort			1
	      }
	      Branch {
		Points			[0, -65; 235, 0]
		DstBlock		"Gaussian FIR Filters"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gaussian FIR Filters"
	      SrcPort		      1
	      DstBlock		      "Q Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data In Ch A"
	      SrcPort		      1
	      DstBlock		      "Polyphase Kaiser FIR Filter"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "k_Coef0"
	      SrcPort		      1
	      DstBlock		      "Polyphase Kaiser FIR Filter"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gaussian FIR Filters"
	      SrcPort		      2
	      DstBlock		      "I Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "k_Coef1"
	      SrcPort		      1
	      DstBlock		      "Polyphase Kaiser FIR Filter"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "k_Coef2"
	      SrcPort		      1
	      DstBlock		      "Polyphase Kaiser FIR Filter"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "k_Coef3"
	      SrcPort		      1
	      DstBlock		      "Polyphase Kaiser FIR Filter"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Polyphase Kaiser FIR Filter"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"Gaussian FIR Filters"
		DstPort			3
	      }
	      Branch {
		Points			[0, 245]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Polyphase Kaiser FIR Filter"
	      SrcPort		      2
	      Points		      [50, 0]
	      Branch {
		DstBlock		"Gaussian FIR Filters"
		DstPort			7
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"Gateway Out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "g_Coef0"
	      SrcPort		      1
	      Points		      [240, 0; 0, -195]
	      DstBlock		      "Gaussian FIR Filters"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "g_Coef1"
	      SrcPort		      1
	      Points		      [255, 0; 0, -200]
	      DstBlock		      "Gaussian FIR Filters"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "g_Coef2"
	      SrcPort		      1
	      Points		      [270, 0; 0, -205]
	      DstBlock		      "Gaussian FIR Filters"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Real-Imag to\nComplex1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 95]
		Branch {
		  DstBlock		  "Scope1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 135]
		  DstBlock		  "To Workspace1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Real-Imag to\nComplex1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 90; 45, 0]
		Branch {
		  DstBlock		  "Scope1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 60]
		  DstBlock		  "To Workspace"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "ChA I Out"
	  Position		  [585, 173, 615, 187]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ChA Q Out"
	  Position		  [585, 353, 615, 367]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "k Coef"
	  Position		  [305, 453, 335, 467]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "g Coef"
	  Position		  [305, 488, 335, 502]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "Coefficients"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [265, 0; 0, 15]
	    DstBlock		    "DDC A"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Coefficients"
	  SrcPort		  1
	  DstBlock		  "DDC A"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Coefficients"
	  SrcPort		  2
	  DstBlock		  "DDC A"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Coefficients"
	  SrcPort		  3
	  DstBlock		  "DDC A"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Coefficients"
	  SrcPort		  4
	  DstBlock		  "DDC A"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Counter Inv"
	  SrcPort		  1
	  DstBlock		  "DDC A"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Coefficients"
	  SrcPort		  5
	  DstBlock		  "DDC A"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Coefficients"
	  SrcPort		  6
	  DstBlock		  "DDC A"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "Coefficients"
	  SrcPort		  7
	  DstBlock		  "DDC A"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "ChA In"
	  SrcPort		  1
	  DstBlock		  "DDC A"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Stop"
	  SrcPort		  1
	  DstBlock		  "Coefficients"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "k addr"
	  SrcPort		  1
	  DstBlock		  "Coefficients"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "k data"
	  SrcPort		  1
	  DstBlock		  "Coefficients"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "k sel"
	  SrcPort		  1
	  DstBlock		  "Coefficients"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "k wr"
	  SrcPort		  1
	  DstBlock		  "Coefficients"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "g addr"
	  SrcPort		  1
	  DstBlock		  "Coefficients"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "g data"
	  SrcPort		  1
	  DstBlock		  "Coefficients"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Coefficients"
	  SrcPort		  8
	  DstBlock		  "k Coef"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "g sel"
	  SrcPort		  1
	  DstBlock		  "Coefficients"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "g wr"
	  SrcPort		  1
	  DstBlock		  "Coefficients"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "Coefficients"
	  SrcPort		  9
	  DstBlock		  "g Coef"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DDC A"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ChA I Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DDC A"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "ChA Q Out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Display
      Name		      "Display"
      Ports		      [1]
      Position		      [725, 470, 815, 500]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display1"
      Ports		      [1]
      Position		      [725, 580, 815, 610]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain"
      Position		      [90, 165, 120, 195]
      Gain		      ".99"
      ParameterDataTypeMode   "Inherit via internal rule"
      OutDataTypeMode	      "Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out"
      Ports		      [1, 1]
      Position		      [410, 35, 470, 55]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,330"
      block_type	      "gatewayout"
      block_version	      "8.2"
      sg_icon_stat	      "60,20,1,1,white,grey,0,422cd57d"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 29 30"
" 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT:"
" end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      Ports		      [1, 1]
      Position		      [410, 105, 470, 125]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,330"
      block_type	      "gatewayout"
      block_version	      "8.2"
      sg_icon_stat	      "60,20,1,1,white,grey,0,422cd57d"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 29 30"
" 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT:"
" end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      Ports		      [1, 1]
      Position		      [410, 140, 470, 160]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,330"
      block_type	      "gatewayout"
      block_version	      "8.2"
      sg_icon_stat	      "60,20,1,1,white,grey,0,422cd57d"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 29 30"
" 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT:"
" end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Input\nSpectrum"
      Ports		      [1]
      Position		      [590, 15, 625, 65]
      DialogController	      "dspdialog.SpectrumScope"
      DialogControllerArgs    "DataTag2"
      SourceBlock	      "dspsnks4/Spectrum\nScope"
      SourceType	      "Spectrum Scope"
      ShowPortLabels	      "none"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ScopeProperties	      on
      Domain		      "Frequency"
      HorizSpan		      "1"
      UseBuffer		      on
      BufferSize	      "4096"
      Overlap		      "64"
      inpFftLenInherit	      on
      FFTlength		      "4096"
      numAvg		      "2"
      DisplayProperties	      off
      AxisGrid		      on
      Memory		      off
      FrameNumber	      on
      AxisLegend	      off
      AxisZoom		      off
      OpenScopeAtSimStart     on
      OpenScopeImmediately    off
      FigPos		      "get(0,'defaultfigureposition')"
      AxisProperties	      off
      XUnits		      "Hertz"
      XRange		      "[-Fs/2...Fs/2]"
      InheritXIncr	      on
      XIncr		      "1.0"
      XLabel		      "Samples"
      XLimit		      "Auto"
      YUnits		      "dB"
      XMax		      "1"
      XMin		      "0"
      YMin		      "-120"
      YMax		      "0"
      YLabel		      "Magnitude-squared, dB"
      LineProperties	      off
      wintypeSpecScope	      "Boxcar"
      RsSpecScope	      "50"
      betaSpecScope	      "5"
      winsampSpecScope	      "Periodic"
    }
    Block {
      BlockType		      Reference
      Name		      "Output\nSpectrum A"
      Ports		      [1]
      Position		      [915, 290, 950, 340]
      DialogController	      "dspdialog.SpectrumScope"
      DialogControllerArgs    "DataTag3"
      SourceBlock	      "dspsnks4/Spectrum\nScope"
      SourceType	      "Spectrum Scope"
      ShowPortLabels	      "none"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ScopeProperties	      on
      Domain		      "Frequency"
      HorizSpan		      "1"
      UseBuffer		      on
      BufferSize	      "1024"
      Overlap		      "64"
      inpFftLenInherit	      on
      FFTlength		      "1024"
      numAvg		      "2"
      DisplayProperties	      off
      AxisGrid		      on
      Memory		      off
      FrameNumber	      on
      AxisLegend	      off
      AxisZoom		      off
      OpenScopeAtSimStart     on
      OpenScopeImmediately    off
      FigPos		      "get(0,'defaultfigureposition')"
      AxisProperties	      off
      XUnits		      "Hertz"
      XRange		      "[-Fs/2...Fs/2]"
      InheritXIncr	      on
      XIncr		      "1.0"
      XLabel		      "Samples"
      XLimit		      "Auto"
      YUnits		      "dB"
      XMax		      "1"
      XMin		      "0"
      YMin		      "-140"
      YMax		      "0"
      YLabel		      "Magnitude-squared, dB"
      LineProperties	      off
      wintypeSpecScope	      "Boxcar"
      RsSpecScope	      "50"
      betaSpecScope	      "5"
      winsampSpecScope	      "Periodic"
    }
    Block {
      BlockType		      Reference
      Name		      "Random\nSource"
      Ports		      [0, 1]
      Position		      [20, 266, 55, 304]
      UserDataPersistent      on
      UserData		      "DataTag4"
      SourceBlock	      "dspsrcs4/Random\nSource"
      SourceType	      "Random Source"
      SrcType		      "Uniform"
      NormMethod	      "Ziggurat"
      CltLength		      "12"
      MinVal		      "-1"
      MaxVal		      "1"
      MeanVal		      "0"
      VarVal		      "1"
      RepMode		      "Not repeatable"
      rawSeed		      "1"
      IsInherit		      off
      SampMode		      "Discrete"
      SampTime		      "1/sampling_freq"
      SampFrame		      "1"
      DataType		      "Double"
      OutComplex	      "Real"
    }
    Block {
      BlockType		      RealImagToComplex
      Name		      "Real-Imag to\nComplex"
      Ports		      [2, 1]
      Position		      [820, 298, 850, 327]
    }
    Block {
      BlockType		      Reference
      Name		      "Resource Estimator"
      Tag		      "resEstTag"
      Ports		      []
      Position		      [83, 16, 136, 69]
      ShowName		      off
      AttributesFormatString  "Resource\\nEstimator"
      SourceBlock	      "xbsIndex_r4/Resource Estimator"
      SourceType	      "Xilinx Resource Estimator Block"
      Slices		      "925"
      FFs		      "1405"
      BRAMs		      "7"
      LUTs		      "1104"
      IOBs		      "133"
      EBMs		      "14"
      TBUFs		      "0"
      xl_use_estimator_area   off
      est_options	      "Post Map"
      xl_estimator_area	      "[1915 2342 0 3405 33 4 0]"
      ShowPortLabels	      "on"
      has_advanced_control    "0"
      sggui_pos		      "24,50,508,295"
      block_type	      "resource_estimator"
      block_version	      "8.2"
      sg_icon_stat	      "53,53,0,0,white,blue,0,0"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics ');\np"
"atch([0 53 53 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);\npatch([13 4 16 4 13 27 31 "
"35 50 38 27 19 31 19 27 38 50 35 31 27 13 ],[6 15 27 39 48 48 44 48 48 36 47 "
"39 27 15 7 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 53 53 0 ],[0 53 53 0"
" 0 ]);\nfprintf('','COMMENT: end icon graphics');\npatch([0 iWidth iWidth 0],"
"[0 0 iHeight iHeight] , bg);\npatch(logoX,logoY , fg);\n;plot([0 0 iWidth iWi"
"dth 0], [0 iHeight iHeight 0 0]);\n"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      Ports		      [1]
      Position		      [505, 16, 550, 74]
      Floating		      off
      Location		      [5, 56, 1285, 997]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      Ports		      [2]
      Position		      [820, 161, 865, 219]
      Floating		      off
      Location		      [6, 56, 1286, 997]
      Open		      off
      NumInputPorts	      "2"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
      }
      YMin		      "-5~-5"
      YMax		      "5~5"
      SaveName		      "ScopeData4"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave"
      Ports		      [0, 1]
      Position		      [25, 220, 55, 250]
      SineType		      "Time based"
      Amplitude		      ".99"
      Frequency		      "2*pi*60.001e6"
      SampleTime	      "1/48e6"
    }
    Block {
      BlockType		      Reference
      Name		      "Switch"
      Ports		      [2, 1]
      Position		      [160, 207, 190, 243]
      NamePlacement	      "alternate"
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      sw		      "1"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace"
      Position		      [825, 40, 885, 70]
      VariableName	      "Q"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Array"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace1"
      Position		      [825, 85, 885, 115]
      VariableName	      "I"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Array"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace2"
      Position		      [600, 125, 660, 155]
      VariableName	      "Iin"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Array"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace3"
      Position		      [600, 180, 660, 210]
      VariableName	      "Qin"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Array"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace4"
      Position		      [290, 55, 350, 85]
      VariableName	      "Iin1"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Array"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace5"
      Position		      [290, 110, 350, 140]
      VariableName	      "Qin1"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Array"
    }
    Block {
      BlockType		      Reference
      Name		      "g_addr"
      Ports		      [1, 1]
      Position		      [240, 485, 305, 505]
      ForegroundColor	      "[0.250980, 0.000000, 0.000000]"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "4"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1/filter_clk"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 4 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,414"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "g_data"
      Ports		      [1, 1]
      Position		      [240, 530, 305, 550]
      ForegroundColor	      "[0.250980, 0.000000, 0.000000]"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "18"
      bin_pt		      "17"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1/filter_clk"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 18 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,414"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "g_readcoef"
      Ports		      [1, 1]
      Position		      [620, 585, 680, 605]
      ForegroundColor	      "[0.250980, 0.000000, 0.000000]"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 18 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "60,20,1,1,white,yellow,0,f0cec300"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics ');\np"
"atch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 29 3"
"0 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18"
" 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: begin"
" icon text ');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\nfprintf('','COMMENT: Make no changes above this li"
"ne -- machine generated code. ');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "g_sel"
      Ports		      [1, 1]
      Position		      [240, 575, 305, 595]
      ForegroundColor	      "[0.250980, 0.000000, 0.000000]"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "2"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1/filter_clk"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 2 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,414"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "g_wr"
      Ports		      [1, 1]
      Position		      [240, 620, 305, 640]
      ForegroundColor	      "[0.250980, 0.000000, 0.000000]"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Boolean"
      n_bits		      "4"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1/filter_clk"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 1 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,414"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "k_addr"
      Ports		      [1, 1]
      Position		      [240, 305, 305, 325]
      ForegroundColor	      "[0.250980, 0.000000, 0.000000]"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "4"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1/filter_clk"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 4 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,414"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "k_data"
      Ports		      [1, 1]
      Position		      [240, 350, 305, 370]
      ForegroundColor	      "[0.250980, 0.000000, 0.000000]"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "18"
      bin_pt		      "17"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1/filter_clk"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 18 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,414"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "k_readcoef"
      Ports		      [1, 1]
      Position		      [620, 475, 680, 495]
      ForegroundColor	      "[0.250980, 0.000000, 0.000000]"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 18 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "60,20,1,1,white,yellow,0,f0cec300"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics ');\np"
"atch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 29 3"
"0 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18"
" 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: begin"
" icon text ');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\nfprintf('','COMMENT: Make no changes above this li"
"ne -- machine generated code. ');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "k_sel"
      Ports		      [1, 1]
      Position		      [240, 395, 305, 415]
      ForegroundColor	      "[0.250980, 0.000000, 0.000000]"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "2"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1/filter_clk"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 2 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,414"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "k_wr"
      Ports		      [1, 1]
      Position		      [240, 440, 305, 460]
      ForegroundColor	      "[0.250980, 0.000000, 0.000000]"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Boolean"
      n_bits		      "4"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1/filter_clk"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 1 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,414"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "stop"
      Ports		      [1, 1]
      Position		      [240, 260, 305, 280]
      ForegroundColor	      "[0.250980, 0.000000, 0.000000]"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1/filter_clk"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 1 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,414"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Line {
      SrcBlock		      "Chirp"
      SrcPort		      1
      DstBlock		      "Gain"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ChA_In"
      SrcPort		      1
      Points		      [50, 0]
      Branch {
	DstBlock		"DDC"
	DstPort			1
      }
      Branch {
	Points			[0, -75]
	Branch {
	  Points		  [0, -35]
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Branch {
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Real-Imag to\nComplex"
      SrcPort		      1
      DstBlock		      "Output\nSpectrum A"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Switch"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"ChA_In"
	DstPort			1
      }
      Branch {
	Points			[0, 0]
	DstBlock		"Complex to\nReal-Imag2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "ChA_I_Out"
      SrcPort		      1
      Points		      [0, 0; 65, 0]
      Branch {
	Points			[40, 0; 0, 40]
	DstBlock		"Real-Imag to\nComplex"
	DstPort			1
      }
      Branch {
	Points			[0, -90]
	Branch {
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -75]
	  DstBlock		  "To Workspace1"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "ChA_Q_Out"
      SrcPort		      1
      Points		      [0, 0; 50, 0]
      Branch {
	Points			[55, 0; 0, -55]
	DstBlock		"Real-Imag to\nComplex"
	DstPort			2
      }
      Branch {
	Points			[0, -170]
	Branch {
	  DstBlock		  "Scope2"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, -150]
	  DstBlock		  "To Workspace"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "k_sel"
      SrcPort		      1
      DstBlock		      "DDC"
      DstPort		      5
    }
    Line {
      SrcBlock		      "k_addr"
      SrcPort		      1
      DstBlock		      "DDC"
      DstPort		      3
    }
    Line {
      SrcBlock		      "k_data"
      SrcPort		      1
      DstBlock		      "DDC"
      DstPort		      4
    }
    Line {
      SrcBlock		      "k_wr"
      SrcPort		      1
      DstBlock		      "DDC"
      DstPort		      6
    }
    Line {
      SrcBlock		      "DDC"
      SrcPort		      3
      DstBlock		      "k_readcoef"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "stop"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "k_addr"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "k_data"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      DstBlock		      "k_sel"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      DstBlock		      "k_wr"
      DstPort		      1
    }
    Line {
      SrcBlock		      "k_readcoef"
      SrcPort		      1
      DstBlock		      "Display"
      DstPort		      1
    }
    Line {
      SrcBlock		      "g_readcoef"
      SrcPort		      1
      DstBlock		      "Display1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDC"
      SrcPort		      4
      DstBlock		      "g_readcoef"
      DstPort		      1
    }
    Line {
      SrcBlock		      "g_addr"
      SrcPort		      1
      DstBlock		      "DDC"
      DstPort		      7
    }
    Line {
      SrcBlock		      "g_data"
      SrcPort		      1
      DstBlock		      "DDC"
      DstPort		      8
    }
    Line {
      SrcBlock		      "g_sel"
      SrcPort		      1
      DstBlock		      "DDC"
      DstPort		      9
    }
    Line {
      SrcBlock		      "g_wr"
      SrcPort		      1
      DstBlock		      "DDC"
      DstPort		      10
    }
    Line {
      SrcBlock		      "Constant7"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "g_addr"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant8"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "g_data"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant9"
      SrcPort		      1
      DstBlock		      "g_sel"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant10"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "g_wr"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDC"
      SrcPort		      1
      DstBlock		      "ChA_I_Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDC"
      SrcPort		      2
      DstBlock		      "ChA_Q_Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "stop"
      SrcPort		      1
      DstBlock		      "DDC"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      Points		      [100, 0]
      DstBlock		      "Input\nSpectrum"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain"
      SrcPort		      1
      Points		      [0, 35]
      DstBlock		      "Switch"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      DstBlock		      "Complex to\nReal-Imag1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex to\nReal-Imag1"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"To Workspace2"
	DstPort			1
      }
      Branch {
	Points			[0, 55]
	DstBlock		"To Workspace3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Complex to\nReal-Imag2"
      SrcPort		      1
      Points		      [0, 0; 10, 0]
      Branch {
	DstBlock		"To Workspace4"
	DstPort			1
      }
      Branch {
	Points			[0, 55]
	DstBlock		"To Workspace5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Random\nSource"
      SrcPort		      1
      Points		      [40, 0; 0, -50]
      DstBlock		      "Switch"
      DstPort		      2
    }
  }
}
MatData {
  NumRecords		  5
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    V     8    (     @         %    "
"\"     $    !     0         %  0 \"0    $    2    4V5E9       4V5E9$9L86<    "
"     #@   #@    &    \"     0         !0    @    !    !0    $         $     4"
"    R,S$Q,P    X   !     !@    @    $          4    (     0    T    !        "
" !     -    1&].;W13879E4V5E9     "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    ,     8    (    !          %    "
"\"                0         0          "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    ,     8    (    !          %    "
"\"                0         0          "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    ,     8    (    !          %    "
"\"                0         0          "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    2\"\\   8    (     @         %   "
" \"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X   !"
"X%P  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@"
"   !S:&%R960       !C;VUP:6QA=&EO;@ .    \\ 0   8    (     @         %    \" "
"    $    !     0         %  0 $P    $   \"8    8V]M<&EL871I;VX          &-O;7"
"!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U"
"?=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K"
"7VEC;VY?9&ES<&QA>0 .    .     8    (    !          %    \"     $    '     0  "
"       0    !P   '1A<F=E=#( #@   $ \"   &    \"     (         !0    @    !   "
"  0    $         !0 $  <    !    #@   &ME>7,   !V86QU97,    .      $   8    ("
"     0         %    \"     $    #     0         .    0     8    (    !       "
"   %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0 "
"    8    (    !          %    \"     $    +     0         0    \"P   $Y'0R!.9"
"71L:7-T       .    0     8    (    !          %    \"     $    /     0       "
"  0    #P   %1I;6EN9R!!;F%L>7-I<P .    Z     8    (     0         %    \"    "
" $    #     0         .    .     8    (    !          %    \"     $    '     "
"0         0    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    @    ! "
"   !P    $         $     <   !T87)G970R  X    X    !@    @    $          4   "
" (     0    <    !         !     '    =&%R9V5T,P .    0     8    (    !      "
"    %    \"     $    ,     0         0    #    #$O9FEL=&5R7V-L:P     .    ,  "
"   8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(   "
" !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R"
"92!I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $ "
"        $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !   "
"       %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $    "
"      4    (     0    <    !         !     '    1&5F875L=  .    *!(   8    ( "
"    @         %    \"     $    !     0         %  0 \"     $    8    =&%R9V5T"
",0!T87)G970R '1A<F=E=#, #@   !@%   &    \"     (         !0    @    !     0  "
"  $         !0 $ !,    !    '0$  'AI;&EN>&9A;6EL>0        !P87)T             "
"       <W!E960                  '!A8VMA9V4               !S>6YT:&5S:7-?=&]O; "
"      9&ER96-T;W)Y             '1E<W1B96YC:             !S>7-C;&M?<&5R:6]D   "
"     8V]R95]G96YE<F%T:6]N     ')U;E]C;W)E9V5N          !E=F%L7V9I96QD        "
"    8VQO8VM?;&]C             '-Y;G1H97-I<U]L86YG=6%G90!C95]C;'(              "
"   <')E<V5R=F5?:&EE<F%R8VAY      X    X    !@    @    $          4    (     0"
"    <    !         !     '    5FER=&5X-  .    .     8    (    !          %   "
" \"     $    (     0         0    \"    'AC-'9L>#8P#@   #     &    \"     0  "
"       !0    @    !     P    $         $  # \"TQ,0 .    .     8    (    !    "
"      %    \"     $    %     0         0    !0   &9F-C8X    #@   #     &    "
"\"     0         !0    @    !     P    $         $  # %A35  .    :     8    ("
"    !          %    \"     $    U     0         0    -0   $,Z+U=O<FL@4')O:F5C"
"=',O6&EL:6YX+U-Y<T=E;E]/=71P=71S+U!O;'EP:&%S95]$96,T    #@   #     &    \"   "
"  0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !"
"          %    \"     $    \"     0         0  ( ,3    X   !(    !@    @    $"
"          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K("
"$UA<VMS#@   #     &    \"     0         !0    @    !     P    $         $  # "
"&]F9@ .    ,     8    (    !          %    \"     $    !     0         0  $ ,"
"     X    P    !@    @    $          4    (               !         !        "
"  #@   #     &    \"     0         !0    @    !    !     $         $  $ %9(1$"
"P.    .     8    (    !@         %    \"     $    !     0         )    \"    "
"           #@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @               X    (!P  !@    @    \"          4    (     0    $    "
"!          4 !  3     0   %8!  !X:6QI;GAF86UI;'D         <&%R=               "
"     '-P965D                  !P86-K86=E                <WEN=&AE<VES7W1O;VP  "
"    &1I<F5C=&]R>0            !T97-T8F5N8V@             <WES8VQK7W!E<FEO9     "
"   &-O<F5?9V5N97)A=&EO;@    !R=6Y?8V]R96=E;@          979A;%]F:65L9          "
"  &-L;V-K7VQO8P            !S>6YT:&5S:7-?;&%N9W5A9V4 8V5?8VQR                "
" '!R97-E<G9E7VAI97)A<F-H>0!P;W-T9V5N97)A=&EO;E]F8VX <V5T=&EN9W-?9F-N         "
"&YG8U]C;VYF:6<               X    X    !@    @    $          4    (     0    "
"<    !         !     '    5FER=&5X-  .    .     8    (    !          %    \" "
"    $    (     0         0    \"    'AC-'9S>#,U#@   #     &    \"     0      "
"   !0    @    !     P    $         $  # \"TQ,0 .    .     8    (    !        "
"  %    \"     $    %     0         0    !0   &9F-C8X    #@   #     &    \"   "
"  0         !0    @    !     P    $         $  # %A35  .    @     8    (    !"
"          %    \"     $   !)     0         0    20   $,Z+U=O<FM?4')O:F5C=',O6"
"&EL:6YX+U-Y<T=E;E]/=71P=71S+T1$0U]&:6QT97)S+T-A<V-?1FEL=&5R7W@Q7VYE=&QI<W0   "
"      #@   #     &    \"     0         !0    @    !     P    $         $  # &"
"]F9@ .    2     8    (    !          %    \"     $    2     0         0    $@"
"   \"@Q+V9I;'1E<E]C;&LI*C%E.0        X   !(    !@    @    $          4    (  "
"   0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     "
"&    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8"
"    (    !          %    \"     $    !     0         0  $ ,     X    P    !@ "
"   @    $          4    (               !         !          #@   #     &    "
"\"     0         !0    @    !    !     $         $  $ %9(1$P.    .     8    ("
"    !@         %    \"     $    !     0         )    \"               #@   #@"
"    &    \"     8         !0    @    !     0    $         \"0    @           "
"    X   !(    !@    @    $          4    (     0   !,    !         !     3   "
" >&Q.1T-0;W-T1V5N97)A=&EO;@      #@   $     &    \"     0         !0    @    "
"!    #0    $         $     T   !X;&YG8W-E='1I;F=S    #@   .@    &    \"     ("
"         !0    @    !     0    $         !0 $ !4    !    *@   &EN8VQU9&5?8VQO"
"8VMW<F%P<&5R &EN8VQU9&5?8V8                       X    X    !@    @    &     "
"     4    (     0    $    !          D    (            \\#\\.    .     8    ("
"    !@         %    \"     $    !     0         )    \"            / _#@   * "
"%   &    \"     (         !0    @    !     0    $         !0 $ !,    !    , $"
"  'AI;&EN>&9A;6EL>0        !P87)T                    <W!E960                 "
" '!A8VMA9V4               !S>6YT:&5S:7-?=&]O;       9&ER96-T;W)Y             "
"'1E<W1B96YC:             !S>7-C;&M?<&5R:6]D        8V]R95]G96YE<F%T:6]N     '"
")U;E]C;W)E9V5N          !E=F%L7V9I96QD            8VQO8VM?;&]C             '-"
"Y;G1H97-I<U]L86YG=6%G90!C95]C;'(                 <')E<V5R=F5?:&EE<F%R8VAY '!O"
"<W1G96YE<F%T:6]N7V9C;@ .    .     8    (    !          %    \"     $    '    "
" 0         0    !P   %9I<G1E>#0 #@   #@    &    \"     0         !0    @    !"
"    \"     $         $     @   !X8S1V;'@V, X    P    !@    @    $          4 "
"   (     0    ,    !         !   P M,3$ #@   #@    &    \"     0         !0  "
"  @    !    !0    $         $     4   !F9C8V.     X    P    !@    @    $     "
"     4    (     0    ,    !         !   P!84U0 #@   '@    &    \"     0      "
"   !0    @    !    1P    $         $    $<   !#.B]7;W)K7U!R;VIE8W1S+UAI;&EN>"
"\"]3>7-'96Y?3W5T<'5T<R]&:6QT97)?1FEN86PO57!D871E9\"]C87-C7W1I;6EN9P .    ,   "
"  8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    "
"!@    @    $          4    (     0   !(    !         !     2    *#$O9FEL=&5R7"
"V-L:RDJ,64Y        #@   $@    &    \"     0         !0    @    !    &     $  "
"       $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !    "
"      %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $     "
"     4    (     0    $    !         !   0 P    #@   #     &    \"     0      "
"   !0    @               $         $          .    ,     8    (    !         "
" %    \"     $    $     0         0  0 5DA$3 X    X    !@    @    &          "
"4    (     0    $    !          D    (               .    .     8    (    !@ "
"        %    \"     $    !     0         )    \"               #@   $@    &  "
"  \"     0         !0    @    !    %@    $         $    !8   !X;%1I;6EN9U!O<W"
"1'96YE<F%T:6]N   .    >!<   8    (     @         %    \"     $    !     0    "
"     %  0 #     $    8    <VAA<F5D        8V]M<&EL871I;VX #@   / $   &    \" "
"    (         !0    @    !     0    $         !0 $ !,    !    F    &-O;7!I;&%"
"T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T"
";&ES=         !T<FEM7W9B:71S            9&)L7V]V<F0              &1E<')E8V%T9"
"61?8V]N=')O; !B;&]C:U]I8V]N7V1I<W!L87D #@   #@    &    \"     0         !0   "
" @    !    !P    $         $     <   !T87)G970R  X   !  @  !@    @    \"     "
"     4    (     0    $    !          4 !  '     0    X   !K97ES    =F%L=65S  "
"  #@     !   &    \"     $         !0    @    !     P    $         #@   $    "
" &    \"     0         !0    @    !    \"P    $         $     L   !(1$P@3F5T;"
"&ES=       #@   $     &    \"     0         !0    @    !    \"P    $         "
"$     L   !.1T,@3F5T;&ES=       #@   $     &    \"     0         !0    @    !"
"    #P    $         $     \\   !4:6UI;F<@06YA;'ES:7, #@   .@    &    \"     $"
"         !0    @    !     P    $         #@   #@    &    \"     0         !0 "
"   @    !    !P    $         $     <   !T87)G970Q  X    X    !@    @    $    "
"      4    (     0    <    !         !     '    =&%R9V5T,@ .    .     8    ( "
"   !          %    \"     $    '     0         0    !P   '1A<F=E=#, #@   $   "
"  &    \"     0         !0    @    !    #     $         $     P    Q+V9I;'1E<"
"E]C;&L     #@   #     &    \"     0         !0    @    !     P    $         $"
"  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0 "
"   %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @    $          4   "
" (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   # "
"    &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .  "
"   8    (    !          %    \"     $    '     0         0    !P   $1E9F%U;'0"
" #@   \"@2   &    \"     (         !0    @    !     0    $         !0 $  @   "
" !    &    '1A<F=E=#$ =&%R9V5T,@!T87)G970S  X    8!0  !@    @    \"          "
"4    (     0    $    !          4 !  3     0   !T!  !X:6QI;GAF86UI;'D        "
" <&%R=                    '-P965D                  !P86-K86=E                "
"<WEN=&AE<VES7W1O;VP      &1I<F5C=&]R>0            !T97-T8F5N8V@             <"
"WES8VQK7W!E<FEO9        &-O<F5?9V5N97)A=&EO;@    !R=6Y?8V]R96=E;@          97"
"9A;%]F:65L9            &-L;V-K7VQO8P            !S>6YT:&5S:7-?;&%N9W5A9V4 8V5"
"?8VQR                 '!R97-E<G9E7VAI97)A<F-H>0     .    .     8    (    !   "
"       %    \"     $    '     0         0    !P   %9I<G1E>#0 #@   #@    &    "
"\"     0         !0    @    !    \"     $         $     @   !X8S1V;'@V, X    "
"P    !@    @    $          4    (     0    ,    !         !   P M,3$ #@   #@ "
"   &    \"     0         !0    @    !    !0    $         $     4   !F9C8V.   "
"  X    P    !@    @    $          4    (     0    ,    !         !   P!84U0 #"
"@   &@    &    \"     0         !0    @    !    -0    $         $    #4   !#."
"B]7;W)K(%!R;VIE8W1S+UAI;&EN>\"]3>7-'96Y?3W5T<'5T<R]0;VQY<&AA<V5?1&5C-     X  "
"  P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #"
"     &    \"     0         !0    @    !     @    $         $  \" #$P   .    2"
"     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9"
"&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,  "
"  !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     0   "
" $         $  ! #     .    ,     8    (    !          %    \"                "
"0         0          X    P    !@    @    $          4    (     0    0    !  "
"       !  ! !62$1,#@   #@    &    \"     8         !0    @    !     0    $   "
"      \"0    @               X    X    !@    @    &          4    (     0    "
"$    !          D    (               .    \" <   8    (     @         %    \""
"     $    !     0         %  0 $P    $   !6 0  >&EL:6YX9F%M:6QY         '!A<G"
"0                   !S<&5E9                   <&%C:V%G90               '-Y;G1"
"H97-I<U]T;V]L      !D:7)E8W1O<GD             =&5S=&)E;F-H             '-Y<V-L"
":U]P97)I;V0       !C;W)E7V=E;F5R871I;VX     <G5N7V-O<F5G96X          &5V86Q?9"
"FEE;&0           !C;&]C:U]L;V,             <WEN=&AE<VES7VQA;F=U86=E &-E7V-L<@"
"                !P<F5S97)V95]H:65R87)C:'D <&]S=&=E;F5R871I;VY?9F-N '-E='1I;F="
"S7V9C;@        !N9V-?8V]N9FEG               .    .     8    (    !          %"
"    \"     $    '     0         0    !P   %9I<G1E>#0 #@   #@    &    \"     0"
"         !0    @    !    \"     $         $     @   !X8S1V<W@S-0X    P    !@ "
"   @    $          4    (     0    ,    !         !   P M,3$ #@   #@    &    "
"\"     0         !0    @    !    !0    $         $     4   !F9C8V.     X    P"
"    !@    @    $          4    (     0    ,    !         !   P!84U0 #@   (   "
"  &    \"     0         !0    @    !    20    $         $    $D   !#.B]7;W)K7"
"U!R;VIE8W1S+UAI;&EN>\"]3>7-'96Y?3W5T<'5T<R]$1$-?1FEL=&5R<R]#87-C7T9I;'1E<E]X,"
"5]N971L:7-T          X    P    !@    @    $          4    (     0    ,    !  "
"       !   P!O9F8 #@   $@    &    \"     0         !0    @    !    $@    $   "
"      $    !(    H,2]F:6QT97)?8VQK*2HQ93D        .    2     8    (    !      "
"    %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87"
"-K<PX    P    !@    @    $          4    (     0    ,    !         !   P!O9F8"
" #@   #     &    \"     0         !0    @    !     0    $         $  ! #     "
".    ,     8    (    !          %    \"                0         0          X"
"    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@  "
" #@    &    \"     8         !0    @    !     0    $         \"0    @        "
"       X    X    !@    @    &          4    (     0    $    !          D    ("
"               .    2     8    (    !          %    \"     $    3     0      "
"   0    $P   'AL3D=#4&]S=$=E;F5R871I;VX       X   !     !@    @    $         "
" 4    (     0    T    !         !     -    >&QN9V-S971T:6YG<P    X   #H    !@"
"    @    \"          4    (     0    $    !          4 !  5     0   \"H   !I;"
"F-L=61E7V-L;V-K=W)A<'!E<@!I;F-L=61E7V-F                       .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _#@   "
"#@    &    \"     8         !0    @    !     0    $         \"0    @         "
"  #P/PX   \"@!0  !@    @    \"          4    (     0    $    !          4 !  "
"3     0   # !  !X:6QI;GAF86UI;'D         <&%R=                    '-P965D    "
"              !P86-K86=E                <WEN=&AE<VES7W1O;VP      &1I<F5C=&]R>"
"0            !T97-T8F5N8V@             <WES8VQK7W!E<FEO9        &-O<F5?9V5N97"
")A=&EO;@    !R=6Y?8V]R96=E;@          979A;%]F:65L9            &-L;V-K7VQO8P "
"           !S>6YT:&5S:7-?;&%N9W5A9V4 8V5?8VQR                 '!R97-E<G9E7VAI"
"97)A<F-H>0!P;W-T9V5N97)A=&EO;E]F8VX #@   #@    &    \"     0         !0    @ "
"   !    !P    $         $     <   !6:7)T97@T  X    X    !@    @    $         "
" 4    (     0    @    !         !     (    >&,T=FQX-C .    ,     8    (    ! "
"         %    \"     $    #     0         0  , +3$Q  X    X    !@    @    $  "
"        4    (     0    4    !         !     %    9F8V-C@    .    ,     8    "
"(    !          %    \"     $    #     0         0  , 6%-4  X   !X    !@    @"
"    $          4    (     0   $<    !         !    !'    0SHO5V]R:U]0<F]J96-T"
"<R]8:6QI;G@O4WES1V5N7T]U='!U=',O1FEL=&5R7T9I;F%L+U5P9&%T960O8V%S8U]T:6UI;F< #"
"@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ . "
"   2     8    (    !          %    \"     $    2     0         0    $@   \"@Q"
"+V9I;'1E<E]C;&LI*C%E.0        X   !(    !@    @    $          4    (     0   "
"!@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \""
"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (  "
"  !          %    \"     $    !     0         0  $ ,     X    P    !@    @   "
" $          4    (               !         !          #@   #     &    \"     "
"0         !0    @    !    !     $         $  $ %9(1$P.    .     8    (    !@ "
"        %    \"     $    !     0         )    \"               #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @               X  "
" !(    !@    @    $          4    (     0   !8    !         !     6    >&Q4:6"
"UI;F=0;W-T1V5N97)A=&EO;@  "
  }
}
