# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Final_Processor.srcs/sources_1/imports/new/Generic_counter.v"
verilog xil_defaultlib  "../../../Final_Processor.srcs/sources_1/imports/new/VGA_Sig_Gen.v"
verilog xil_defaultlib  "../../../Final_Processor.srcs/sources_1/imports/new/Frame_Buffer.v"
verilog xil_defaultlib  "../../../Final_Processor.srcs/sources_1/new/VGA_BUS.v"
verilog xil_defaultlib  "../../../Final_Processor.srcs/sim_1/new/VGA_TEST.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
