--
--	Conversion of FP.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu May 13 00:57:06 2021
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__A_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__A_net_0 : bit;
SIGNAL tmpIO_0__A_net_0 : bit;
TERMINAL tmpSIOVREF__A_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__A_net_0 : bit;
SIGNAL tmpOE__B_net_0 : bit;
SIGNAL tmpFB_0__B_net_0 : bit;
SIGNAL tmpIO_0__B_net_0 : bit;
TERMINAL tmpSIOVREF__B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__B_net_0 : bit;
SIGNAL tmpOE__Joystick_Y_net_0 : bit;
SIGNAL tmpFB_0__Joystick_Y_net_0 : bit;
TERMINAL Net_61 : bit;
SIGNAL tmpIO_0__Joystick_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Joystick_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Joystick_Y_net_0 : bit;
SIGNAL Net_656 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL tmpOE__Joystick_X_net_0 : bit;
SIGNAL tmpFB_0__Joystick_X_net_0 : bit;
TERMINAL Net_68 : bit;
SIGNAL tmpIO_0__Joystick_X_net_0 : bit;
TERMINAL tmpSIOVREF__Joystick_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Joystick_X_net_0 : bit;
TERMINAL \ADC_SAR_1:Net_248\ : bit;
TERMINAL \ADC_SAR_1:Net_235\ : bit;
SIGNAL Net_96 : bit;
SIGNAL \ADC_SAR_1:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:Net_376\ : bit;
SIGNAL \ADC_SAR_1:Net_188\ : bit;
SIGNAL \ADC_SAR_1:Net_221\ : bit;
TERMINAL \ADC_SAR_1:Net_126\ : bit;
TERMINAL \ADC_SAR_1:Net_215\ : bit;
TERMINAL \ADC_SAR_1:Net_257\ : bit;
SIGNAL \ADC_SAR_1:soc\ : bit;
SIGNAL \ADC_SAR_1:Net_252\ : bit;
SIGNAL Net_99 : bit;
SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
TERMINAL \ADC_SAR_1:Net_209\ : bit;
TERMINAL \ADC_SAR_1:Net_149\ : bit;
TERMINAL \ADC_SAR_1:Net_255\ : bit;
TERMINAL \ADC_SAR_1:Net_368\ : bit;
SIGNAL \ADC_SAR_1:Net_381\ : bit;
SIGNAL Net_585 : bit;
SIGNAL Net_657 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL Net_582 : bit;
SIGNAL Net_637 : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL Net_639 : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL Net_1085 : bit;
ATTRIBUTE soft of Net_1085:SIGNAL IS '1';
SIGNAL Net_756_11 : bit;
SIGNAL Net_674 : bit;
ATTRIBUTE soft of Net_674:SIGNAL IS '1';
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL Net_756_10 : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL Net_756_9 : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL Net_756_8 : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL Net_756_7 : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL Net_756_6 : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL Net_756_5 : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL Net_756_4 : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL Net_756_3 : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL Net_756_2 : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL Net_756_1 : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL Net_756_0 : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_31\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_30\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_29\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_28\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_27\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_26\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_25\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_24\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_23\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_22\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_21\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_20\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_19\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_18\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_17\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_16\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_15\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_14\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_13\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_12\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_11\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_10\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_9\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_8\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_7\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_6\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_5\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_4\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_3\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_2\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_1\ : bit;
SIGNAL \VerticalCounter:MODULE_2:b_0\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \VerticalCounter:MODIN3_11\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \VerticalCounter:MODIN3_10\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \VerticalCounter:MODIN3_9\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \VerticalCounter:MODIN3_8\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \VerticalCounter:MODIN3_7\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \VerticalCounter:MODIN3_6\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \VerticalCounter:MODIN3_5\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \VerticalCounter:MODIN3_4\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \VerticalCounter:MODIN3_3\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \VerticalCounter:MODIN3_2\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \VerticalCounter:MODIN3_1\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \VerticalCounter:MODIN3_0\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \VerticalCounter:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Control_Reg_1:clk\ : bit;
SIGNAL \Control_Reg_1:rst\ : bit;
SIGNAL Net_1184 : bit;
SIGNAL \Control_Reg_1:control_out_0\ : bit;
SIGNAL Net_1176 : bit;
SIGNAL \Control_Reg_1:control_out_1\ : bit;
SIGNAL Net_1180 : bit;
SIGNAL \Control_Reg_1:control_out_2\ : bit;
SIGNAL Net_1166 : bit;
SIGNAL \Control_Reg_1:control_out_3\ : bit;
SIGNAL Net_1167 : bit;
SIGNAL \Control_Reg_1:control_out_4\ : bit;
SIGNAL Net_1168 : bit;
SIGNAL \Control_Reg_1:control_out_5\ : bit;
SIGNAL Net_1169 : bit;
SIGNAL \Control_Reg_1:control_out_6\ : bit;
SIGNAL Net_1170 : bit;
SIGNAL \Control_Reg_1:control_out_7\ : bit;
SIGNAL \Control_Reg_1:control_7\ : bit;
SIGNAL \Control_Reg_1:control_6\ : bit;
SIGNAL \Control_Reg_1:control_5\ : bit;
SIGNAL \Control_Reg_1:control_4\ : bit;
SIGNAL \Control_Reg_1:control_3\ : bit;
SIGNAL \Control_Reg_1:control_2\ : bit;
SIGNAL \Control_Reg_1:control_1\ : bit;
SIGNAL \Control_Reg_1:control_0\ : bit;
SIGNAL Net_1810 : bit;
SIGNAL Net_633_11 : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL Net_633_10 : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL Net_633_9 : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL Net_633_8 : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL Net_633_7 : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL Net_633_6 : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL Net_633_5 : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL Net_633_4 : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL Net_633_3 : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL Net_633_2 : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL Net_633_1 : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL Net_633_0 : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_31\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_30\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_29\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_28\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_27\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_26\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_25\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_24\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_23\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_22\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_21\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_20\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_19\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_18\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_17\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_16\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_15\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_14\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_13\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_12\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_11\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_10\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_9\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_8\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_7\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_6\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_5\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_4\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_3\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_2\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_1\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:b_0\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \HorizontalCounter:MODIN4_11\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \HorizontalCounter:MODIN4_10\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \HorizontalCounter:MODIN4_9\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \HorizontalCounter:MODIN4_8\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \HorizontalCounter:MODIN4_7\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \HorizontalCounter:MODIN4_6\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \HorizontalCounter:MODIN4_5\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \HorizontalCounter:MODIN4_4\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \HorizontalCounter:MODIN4_3\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \HorizontalCounter:MODIN4_2\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \HorizontalCounter:MODIN4_1\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \HorizontalCounter:MODIN4_0\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \HorizontalCounter:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__Speaker_net_0 : bit;
SIGNAL tmpFB_0__Speaker_net_0 : bit;
TERMINAL Net_1846 : bit;
SIGNAL tmpIO_0__Speaker_net_0 : bit;
TERMINAL tmpSIOVREF__Speaker_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Speaker_net_0 : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_SAR_Seq_1:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:clock\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_514 : bit;
TERMINAL Net_513 : bit;
TERMINAL Net_512 : bit;
TERMINAL Net_511 : bit;
TERMINAL Net_510 : bit;
TERMINAL Net_509 : bit;
TERMINAL Net_508 : bit;
TERMINAL Net_507 : bit;
TERMINAL Net_506 : bit;
TERMINAL Net_505 : bit;
TERMINAL Net_504 : bit;
TERMINAL Net_503 : bit;
TERMINAL Net_502 : bit;
TERMINAL Net_501 : bit;
TERMINAL Net_500 : bit;
TERMINAL Net_499 : bit;
TERMINAL Net_498 : bit;
TERMINAL Net_496 : bit;
TERMINAL Net_494 : bit;
TERMINAL Net_493 : bit;
TERMINAL Net_491 : bit;
TERMINAL Net_489 : bit;
TERMINAL Net_488 : bit;
TERMINAL Net_486 : bit;
TERMINAL Net_484 : bit;
TERMINAL Net_483 : bit;
TERMINAL Net_481 : bit;
TERMINAL Net_479 : bit;
TERMINAL Net_478 : bit;
TERMINAL Net_476 : bit;
TERMINAL Net_474 : bit;
TERMINAL Net_473 : bit;
TERMINAL Net_471 : bit;
TERMINAL Net_469 : bit;
TERMINAL Net_468 : bit;
TERMINAL Net_466 : bit;
TERMINAL Net_464 : bit;
TERMINAL Net_463 : bit;
TERMINAL Net_461 : bit;
TERMINAL Net_459 : bit;
TERMINAL Net_458 : bit;
TERMINAL Net_456 : bit;
TERMINAL Net_454 : bit;
TERMINAL Net_453 : bit;
TERMINAL Net_451 : bit;
TERMINAL Net_449 : bit;
TERMINAL Net_448 : bit;
TERMINAL Net_446 : bit;
TERMINAL Net_444 : bit;
TERMINAL Net_443 : bit;
TERMINAL Net_441 : bit;
TERMINAL Net_439 : bit;
TERMINAL Net_438 : bit;
TERMINAL Net_436 : bit;
TERMINAL Net_434 : bit;
TERMINAL Net_433 : bit;
TERMINAL Net_431 : bit;
TERMINAL Net_429 : bit;
TERMINAL Net_428 : bit;
TERMINAL Net_426 : bit;
TERMINAL Net_424 : bit;
TERMINAL Net_423 : bit;
TERMINAL Net_421 : bit;
TERMINAL \ADC_SAR_Seq_1:V_single\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_248\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_235\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_188\ : bit;
TERMINAL \ADC_SAR_Seq_1:Net_2803\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_126\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_215\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_257\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:soc\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_252\ : bit;
SIGNAL Net_419 : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_11\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_10\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_9\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_8\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3830\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_209\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_149\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_255\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_368\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_221\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_376\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_381\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3710\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3935\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_420 : bit;
SIGNAL \ADC_SAR_Seq_1:soc_out\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3874\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3698\ : bit;
SIGNAL \ADC_SAR_Seq_1:nrq\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3905\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3867\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL Net_635_11 : bit;
SIGNAL Net_635_10 : bit;
SIGNAL Net_635_9 : bit;
SIGNAL Net_635_8 : bit;
SIGNAL Net_635_7 : bit;
SIGNAL Net_635_6 : bit;
SIGNAL Net_635_5 : bit;
SIGNAL Net_635_4 : bit;
SIGNAL Net_635_3 : bit;
SIGNAL Net_635_2 : bit;
SIGNAL Net_635_1 : bit;
SIGNAL Net_635_0 : bit;
SIGNAL Net_638_11 : bit;
SIGNAL Net_638_10 : bit;
SIGNAL Net_638_9 : bit;
SIGNAL Net_638_8 : bit;
SIGNAL Net_638_7 : bit;
SIGNAL Net_638_6 : bit;
SIGNAL Net_638_5 : bit;
SIGNAL Net_638_4 : bit;
SIGNAL Net_638_3 : bit;
SIGNAL Net_638_2 : bit;
SIGNAL Net_638_1 : bit;
SIGNAL Net_638_0 : bit;
SIGNAL tmpOE__h_sync_net_0 : bit;
SIGNAL Net_644 : bit;
SIGNAL tmpFB_0__h_sync_net_0 : bit;
SIGNAL tmpIO_0__h_sync_net_0 : bit;
TERMINAL tmpSIOVREF__h_sync_net_0 : bit;
SIGNAL tmpINTERRUPT_0__h_sync_net_0 : bit;
SIGNAL Net_978 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL Net_649_11 : bit;
SIGNAL Net_649_10 : bit;
SIGNAL Net_649_9 : bit;
SIGNAL Net_649_8 : bit;
SIGNAL Net_649_7 : bit;
SIGNAL Net_649_6 : bit;
SIGNAL Net_649_5 : bit;
SIGNAL Net_649_4 : bit;
SIGNAL Net_649_3 : bit;
SIGNAL Net_649_2 : bit;
SIGNAL Net_649_1 : bit;
SIGNAL Net_649_0 : bit;
SIGNAL Net_653_11 : bit;
SIGNAL Net_653_10 : bit;
SIGNAL Net_653_9 : bit;
SIGNAL Net_653_8 : bit;
SIGNAL Net_653_7 : bit;
SIGNAL Net_653_6 : bit;
SIGNAL Net_653_5 : bit;
SIGNAL Net_653_4 : bit;
SIGNAL Net_653_3 : bit;
SIGNAL Net_653_2 : bit;
SIGNAL Net_653_1 : bit;
SIGNAL Net_653_0 : bit;
SIGNAL Net_659 : bit;
SIGNAL tmpOE__v_sync_net_0 : bit;
SIGNAL tmpFB_0__v_sync_net_0 : bit;
SIGNAL tmpIO_0__v_sync_net_0 : bit;
TERMINAL tmpSIOVREF__v_sync_net_0 : bit;
SIGNAL tmpINTERRUPT_0__v_sync_net_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL Net_665_11 : bit;
SIGNAL Net_665_10 : bit;
SIGNAL Net_665_9 : bit;
SIGNAL Net_665_8 : bit;
SIGNAL Net_665_7 : bit;
SIGNAL Net_665_6 : bit;
SIGNAL Net_665_5 : bit;
SIGNAL Net_665_4 : bit;
SIGNAL Net_665_3 : bit;
SIGNAL Net_665_2 : bit;
SIGNAL Net_665_1 : bit;
SIGNAL Net_665_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL Net_673_11 : bit;
SIGNAL Net_673_10 : bit;
SIGNAL Net_673_9 : bit;
SIGNAL Net_673_8 : bit;
SIGNAL Net_673_7 : bit;
SIGNAL Net_673_6 : bit;
SIGNAL Net_673_5 : bit;
SIGNAL Net_673_4 : bit;
SIGNAL Net_673_3 : bit;
SIGNAL Net_673_2 : bit;
SIGNAL Net_673_1 : bit;
SIGNAL Net_673_0 : bit;
SIGNAL tmpOE__CLK_PIN_net_0 : bit;
SIGNAL tmpIO_0__CLK_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__CLK_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CLK_PIN_net_0 : bit;
SIGNAL tmpOE__Green_net_0 : bit;
SIGNAL Net_1175 : bit;
SIGNAL tmpFB_0__Green_net_0 : bit;
SIGNAL tmpIO_0__Green_net_0 : bit;
TERMINAL tmpSIOVREF__Green_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Green_net_0 : bit;
SIGNAL tmpOE__Red_net_0 : bit;
SIGNAL Net_789 : bit;
SIGNAL tmpFB_0__Red_net_0 : bit;
SIGNAL tmpIO_0__Red_net_0 : bit;
TERMINAL tmpSIOVREF__Red_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Red_net_0 : bit;
SIGNAL Net_765_11 : bit;
SIGNAL Net_765_10 : bit;
SIGNAL Net_765_9 : bit;
SIGNAL Net_765_8 : bit;
SIGNAL Net_765_7 : bit;
SIGNAL Net_765_6 : bit;
SIGNAL Net_765_5 : bit;
SIGNAL Net_765_4 : bit;
SIGNAL Net_765_3 : bit;
SIGNAL Net_765_2 : bit;
SIGNAL Net_765_1 : bit;
SIGNAL Net_765_0 : bit;
SIGNAL Net_788 : bit;
SIGNAL Net_1181 : bit;
ATTRIBUTE soft of Net_1181:SIGNAL IS '1';
SIGNAL Net_1079 : bit;
SIGNAL cmp_vv_vv_MODGEN_11 : bit;
SIGNAL Net_776_11 : bit;
SIGNAL Net_776_10 : bit;
SIGNAL Net_776_9 : bit;
SIGNAL Net_776_8 : bit;
SIGNAL Net_776_7 : bit;
SIGNAL Net_776_6 : bit;
SIGNAL Net_776_5 : bit;
SIGNAL Net_776_4 : bit;
SIGNAL Net_776_3 : bit;
SIGNAL Net_776_2 : bit;
SIGNAL Net_776_1 : bit;
SIGNAL Net_776_0 : bit;
SIGNAL Net_869 : bit;
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL \FreqDiv_2:not_last_reset\ : bit;
SIGNAL Net_1077 : bit;
ATTRIBUTE soft of Net_1077:SIGNAL IS '1';
SIGNAL Net_1065 : bit;
SIGNAL Net_1071 : bit;
SIGNAL \FreqDiv_2:count_4\ : bit;
SIGNAL \FreqDiv_2:count_3\ : bit;
SIGNAL \FreqDiv_2:count_2\ : bit;
SIGNAL \FreqDiv_2:count_1\ : bit;
SIGNAL \FreqDiv_2:count_0\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_4\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_3\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_2\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_1\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:b_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv_2:MODIN5_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv_2:MODIN5_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv_2:MODIN5_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv_2:MODIN5_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv_2:MODIN5_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_13_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1164_11 : bit;
SIGNAL Net_1164_10 : bit;
SIGNAL Net_1164_9 : bit;
SIGNAL Net_1164_8 : bit;
SIGNAL Net_1164_7 : bit;
SIGNAL Net_1164_6 : bit;
SIGNAL Net_1164_5 : bit;
SIGNAL Net_1164_4 : bit;
SIGNAL Net_1164_3 : bit;
SIGNAL Net_1164_2 : bit;
SIGNAL Net_1164_1 : bit;
SIGNAL Net_1164_0 : bit;
SIGNAL Net_1019 : bit;
SIGNAL \FreqDiv_1:not_last_reset\ : bit;
SIGNAL Net_1097 : bit;
SIGNAL \FreqDiv_1:count_2\ : bit;
SIGNAL \FreqDiv_1:count_1\ : bit;
SIGNAL \FreqDiv_1:count_0\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_2\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_1\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:b_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv_1:MODIN6_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv_1:MODIN6_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv_1:MODIN6_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_14_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_987 : bit;
SIGNAL Net_1117 : bit;
SIGNAL Net_1114 : bit;
SIGNAL Net_1113 : bit;
SIGNAL Net_1178 : bit;
SIGNAL Net_1108 : bit;
SIGNAL Net_1115 : bit;
SIGNAL Net_1158 : bit;
SIGNAL Net_1127 : bit;
SIGNAL Net_1132 : bit;
SIGNAL cmp_vv_vv_MODGEN_15 : bit;
SIGNAL cmp_vv_vv_MODGEN_16 : bit;
SIGNAL Net_1339_11 : bit;
SIGNAL Net_1339_10 : bit;
SIGNAL Net_1339_9 : bit;
SIGNAL Net_1339_8 : bit;
SIGNAL Net_1339_7 : bit;
SIGNAL Net_1339_6 : bit;
SIGNAL Net_1339_5 : bit;
SIGNAL Net_1339_4 : bit;
SIGNAL Net_1339_3 : bit;
SIGNAL Net_1339_2 : bit;
SIGNAL Net_1339_1 : bit;
SIGNAL Net_1339_0 : bit;
SIGNAL Net_1343_11 : bit;
SIGNAL Net_1343_10 : bit;
SIGNAL Net_1343_9 : bit;
SIGNAL Net_1343_8 : bit;
SIGNAL Net_1343_7 : bit;
SIGNAL Net_1343_6 : bit;
SIGNAL Net_1343_5 : bit;
SIGNAL Net_1343_4 : bit;
SIGNAL Net_1343_3 : bit;
SIGNAL Net_1343_2 : bit;
SIGNAL Net_1343_1 : bit;
SIGNAL Net_1343_0 : bit;
SIGNAL \Control_Reg_2:clk\ : bit;
SIGNAL \Control_Reg_2:rst\ : bit;
SIGNAL \Control_Reg_2:control_out_0\ : bit;
SIGNAL Net_1147 : bit;
SIGNAL \Control_Reg_2:control_out_1\ : bit;
SIGNAL Net_1148 : bit;
SIGNAL \Control_Reg_2:control_out_2\ : bit;
SIGNAL Net_1149 : bit;
SIGNAL \Control_Reg_2:control_out_3\ : bit;
SIGNAL Net_1151 : bit;
SIGNAL \Control_Reg_2:control_out_4\ : bit;
SIGNAL Net_1152 : bit;
SIGNAL \Control_Reg_2:control_out_5\ : bit;
SIGNAL Net_1153 : bit;
SIGNAL \Control_Reg_2:control_out_6\ : bit;
SIGNAL Net_1154 : bit;
SIGNAL \Control_Reg_2:control_out_7\ : bit;
SIGNAL \Control_Reg_2:control_7\ : bit;
SIGNAL \Control_Reg_2:control_6\ : bit;
SIGNAL \Control_Reg_2:control_5\ : bit;
SIGNAL \Control_Reg_2:control_4\ : bit;
SIGNAL \Control_Reg_2:control_3\ : bit;
SIGNAL \Control_Reg_2:control_2\ : bit;
SIGNAL \Control_Reg_2:control_1\ : bit;
SIGNAL \Control_Reg_2:control_0\ : bit;
SIGNAL tmpOE__Blue_net_0 : bit;
SIGNAL Net_1179 : bit;
SIGNAL tmpFB_0__Blue_net_0 : bit;
SIGNAL tmpIO_0__Blue_net_0 : bit;
TERMINAL tmpSIOVREF__Blue_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Blue_net_0 : bit;
SIGNAL Net_1182 : bit;
SIGNAL \VDAC8_1:Net_83\ : bit;
SIGNAL \VDAC8_1:Net_81\ : bit;
SIGNAL \VDAC8_1:Net_82\ : bit;
TERMINAL \VDAC8_1:Net_77\ : bit;
SIGNAL \GameTimer:Net_260\ : bit;
SIGNAL Net_1390 : bit;
SIGNAL \GameTimer:Net_55\ : bit;
SIGNAL Net_1395 : bit;
SIGNAL \GameTimer:Net_53\ : bit;
SIGNAL Net_10 : bit;
SIGNAL \GameTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \GameTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \GameTimer:TimerUDB:control_7\ : bit;
SIGNAL \GameTimer:TimerUDB:control_6\ : bit;
SIGNAL \GameTimer:TimerUDB:control_5\ : bit;
SIGNAL \GameTimer:TimerUDB:control_4\ : bit;
SIGNAL \GameTimer:TimerUDB:control_3\ : bit;
SIGNAL \GameTimer:TimerUDB:control_2\ : bit;
SIGNAL \GameTimer:TimerUDB:control_1\ : bit;
SIGNAL \GameTimer:TimerUDB:control_0\ : bit;
SIGNAL \GameTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \GameTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \GameTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \GameTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \GameTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \GameTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \GameTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \GameTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \GameTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \GameTimer:TimerUDB:capture_last\ : bit;
SIGNAL \GameTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \GameTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \GameTimer:TimerUDB:run_mode\ : bit;
SIGNAL \GameTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \GameTimer:TimerUDB:status_tc\ : bit;
SIGNAL \GameTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \GameTimer:TimerUDB:per_zero\ : bit;
SIGNAL \GameTimer:TimerUDB:tc_i\ : bit;
SIGNAL \GameTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \GameTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \GameTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1394 : bit;
SIGNAL \GameTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \GameTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \GameTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \GameTimer:TimerUDB:status_6\ : bit;
SIGNAL \GameTimer:TimerUDB:status_5\ : bit;
SIGNAL \GameTimer:TimerUDB:status_4\ : bit;
SIGNAL \GameTimer:TimerUDB:status_0\ : bit;
SIGNAL \GameTimer:TimerUDB:status_1\ : bit;
SIGNAL \GameTimer:TimerUDB:status_2\ : bit;
SIGNAL \GameTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \GameTimer:TimerUDB:status_3\ : bit;
SIGNAL \GameTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \GameTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \GameTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \GameTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:nc0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:nc11\ : bit;
SIGNAL \GameTimer:TimerUDB:nc14\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:nc1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:nc10\ : bit;
SIGNAL \GameTimer:TimerUDB:nc13\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:nc2\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:nc9\ : bit;
SIGNAL \GameTimer:TimerUDB:nc12\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \GameTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \GameTimer:Net_102\ : bit;
SIGNAL \GameTimer:Net_266\ : bit;
SIGNAL \MODULE_6:g1:a0:newa_11\ : bit;
SIGNAL MODIN7_11 : bit;
SIGNAL \MODULE_6:g1:a0:newa_10\ : bit;
SIGNAL MODIN7_10 : bit;
SIGNAL \MODULE_6:g1:a0:newa_9\ : bit;
SIGNAL MODIN7_9 : bit;
SIGNAL \MODULE_6:g1:a0:newa_8\ : bit;
SIGNAL MODIN7_8 : bit;
SIGNAL \MODULE_6:g1:a0:newa_7\ : bit;
SIGNAL MODIN7_7 : bit;
SIGNAL \MODULE_6:g1:a0:newa_6\ : bit;
SIGNAL MODIN7_6 : bit;
SIGNAL \MODULE_6:g1:a0:newa_5\ : bit;
SIGNAL MODIN7_5 : bit;
SIGNAL \MODULE_6:g1:a0:newa_4\ : bit;
SIGNAL MODIN7_4 : bit;
SIGNAL \MODULE_6:g1:a0:newa_3\ : bit;
SIGNAL MODIN7_3 : bit;
SIGNAL \MODULE_6:g1:a0:newa_2\ : bit;
SIGNAL MODIN7_2 : bit;
SIGNAL \MODULE_6:g1:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \MODULE_6:g1:a0:newb_11\ : bit;
SIGNAL MODIN8_11 : bit;
SIGNAL \MODULE_6:g1:a0:newb_10\ : bit;
SIGNAL MODIN8_10 : bit;
SIGNAL \MODULE_6:g1:a0:newb_9\ : bit;
SIGNAL MODIN8_9 : bit;
SIGNAL \MODULE_6:g1:a0:newb_8\ : bit;
SIGNAL MODIN8_8 : bit;
SIGNAL \MODULE_6:g1:a0:newb_7\ : bit;
SIGNAL MODIN8_7 : bit;
SIGNAL \MODULE_6:g1:a0:newb_6\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \MODULE_6:g1:a0:newb_5\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \MODULE_6:g1:a0:newb_4\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \MODULE_6:g1:a0:newb_3\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \MODULE_6:g1:a0:newb_2\ : bit;
SIGNAL MODIN8_2 : bit;
SIGNAL \MODULE_6:g1:a0:newb_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \MODULE_6:g1:a0:dataa_11\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_10\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_11\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_10\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_11\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_10\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_11\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_10\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_11\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_10\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_10\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_11\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_10\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_10\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_11\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_11\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:lte\:SIGNAL IS 2;
SIGNAL \MODULE_6:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:neq\:SIGNAL IS 2;
SIGNAL \MODULE_7:g1:a0:newa_11\ : bit;
SIGNAL MODIN9_11 : bit;
SIGNAL \MODULE_7:g1:a0:newa_10\ : bit;
SIGNAL MODIN9_10 : bit;
SIGNAL \MODULE_7:g1:a0:newa_9\ : bit;
SIGNAL MODIN9_9 : bit;
SIGNAL \MODULE_7:g1:a0:newa_8\ : bit;
SIGNAL MODIN9_8 : bit;
SIGNAL \MODULE_7:g1:a0:newa_7\ : bit;
SIGNAL MODIN9_7 : bit;
SIGNAL \MODULE_7:g1:a0:newa_6\ : bit;
SIGNAL MODIN9_6 : bit;
SIGNAL \MODULE_7:g1:a0:newa_5\ : bit;
SIGNAL MODIN9_5 : bit;
SIGNAL \MODULE_7:g1:a0:newa_4\ : bit;
SIGNAL MODIN9_4 : bit;
SIGNAL \MODULE_7:g1:a0:newa_3\ : bit;
SIGNAL MODIN9_3 : bit;
SIGNAL \MODULE_7:g1:a0:newa_2\ : bit;
SIGNAL MODIN9_2 : bit;
SIGNAL \MODULE_7:g1:a0:newa_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \MODULE_7:g1:a0:newb_11\ : bit;
SIGNAL MODIN10_11 : bit;
SIGNAL \MODULE_7:g1:a0:newb_10\ : bit;
SIGNAL MODIN10_10 : bit;
SIGNAL \MODULE_7:g1:a0:newb_9\ : bit;
SIGNAL MODIN10_9 : bit;
SIGNAL \MODULE_7:g1:a0:newb_8\ : bit;
SIGNAL MODIN10_8 : bit;
SIGNAL \MODULE_7:g1:a0:newb_7\ : bit;
SIGNAL MODIN10_7 : bit;
SIGNAL \MODULE_7:g1:a0:newb_6\ : bit;
SIGNAL MODIN10_6 : bit;
SIGNAL \MODULE_7:g1:a0:newb_5\ : bit;
SIGNAL MODIN10_5 : bit;
SIGNAL \MODULE_7:g1:a0:newb_4\ : bit;
SIGNAL MODIN10_4 : bit;
SIGNAL \MODULE_7:g1:a0:newb_3\ : bit;
SIGNAL MODIN10_3 : bit;
SIGNAL \MODULE_7:g1:a0:newb_2\ : bit;
SIGNAL MODIN10_2 : bit;
SIGNAL \MODULE_7:g1:a0:newb_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \MODULE_7:g1:a0:dataa_11\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_10\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_11\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_10\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_11\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_10\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_11\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_10\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_11\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_10\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_10\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_11\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_10\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_10\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_11\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_11\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:lte\:SIGNAL IS 2;
SIGNAL \MODULE_7:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:neq\:SIGNAL IS 2;
SIGNAL \MODULE_8:g1:a0:newa_11\ : bit;
SIGNAL MODIN11_11 : bit;
SIGNAL \MODULE_8:g1:a0:newa_10\ : bit;
SIGNAL MODIN11_10 : bit;
SIGNAL \MODULE_8:g1:a0:newa_9\ : bit;
SIGNAL MODIN11_9 : bit;
SIGNAL \MODULE_8:g1:a0:newa_8\ : bit;
SIGNAL MODIN11_8 : bit;
SIGNAL \MODULE_8:g1:a0:newa_7\ : bit;
SIGNAL MODIN11_7 : bit;
SIGNAL \MODULE_8:g1:a0:newa_6\ : bit;
SIGNAL MODIN11_6 : bit;
SIGNAL \MODULE_8:g1:a0:newa_5\ : bit;
SIGNAL MODIN11_5 : bit;
SIGNAL \MODULE_8:g1:a0:newa_4\ : bit;
SIGNAL MODIN11_4 : bit;
SIGNAL \MODULE_8:g1:a0:newa_3\ : bit;
SIGNAL MODIN11_3 : bit;
SIGNAL \MODULE_8:g1:a0:newa_2\ : bit;
SIGNAL MODIN11_2 : bit;
SIGNAL \MODULE_8:g1:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \MODULE_8:g1:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \MODULE_8:g1:a0:newb_11\ : bit;
SIGNAL MODIN12_11 : bit;
SIGNAL \MODULE_8:g1:a0:newb_10\ : bit;
SIGNAL MODIN12_10 : bit;
SIGNAL \MODULE_8:g1:a0:newb_9\ : bit;
SIGNAL MODIN12_9 : bit;
SIGNAL \MODULE_8:g1:a0:newb_8\ : bit;
SIGNAL MODIN12_8 : bit;
SIGNAL \MODULE_8:g1:a0:newb_7\ : bit;
SIGNAL MODIN12_7 : bit;
SIGNAL \MODULE_8:g1:a0:newb_6\ : bit;
SIGNAL MODIN12_6 : bit;
SIGNAL \MODULE_8:g1:a0:newb_5\ : bit;
SIGNAL MODIN12_5 : bit;
SIGNAL \MODULE_8:g1:a0:newb_4\ : bit;
SIGNAL MODIN12_4 : bit;
SIGNAL \MODULE_8:g1:a0:newb_3\ : bit;
SIGNAL MODIN12_3 : bit;
SIGNAL \MODULE_8:g1:a0:newb_2\ : bit;
SIGNAL MODIN12_2 : bit;
SIGNAL \MODULE_8:g1:a0:newb_1\ : bit;
SIGNAL MODIN12_1 : bit;
SIGNAL \MODULE_8:g1:a0:newb_0\ : bit;
SIGNAL MODIN12_0 : bit;
SIGNAL \MODULE_8:g1:a0:dataa_11\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_10\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_11\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_10\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_11\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_10\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_11\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_10\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_11\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_10\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_10\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_11\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_10\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_10\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_11\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_11\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:xeq\ : bit;
SIGNAL \MODULE_8:g1:a0:xneq\ : bit;
SIGNAL \MODULE_8:g1:a0:xlt\ : bit;
SIGNAL \MODULE_8:g1:a0:xlte\ : bit;
SIGNAL \MODULE_8:g1:a0:xgt\ : bit;
SIGNAL \MODULE_8:g1:a0:xgte\ : bit;
SIGNAL \MODULE_8:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:eq\:SIGNAL IS 2;
SIGNAL \MODULE_8:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:gt\:SIGNAL IS 2;
SIGNAL \MODULE_8:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:gte\:SIGNAL IS 2;
SIGNAL \MODULE_8:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:lte\:SIGNAL IS 2;
SIGNAL \MODULE_8:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:neq\:SIGNAL IS 2;
SIGNAL \MODULE_9:g1:a0:newa_11\ : bit;
SIGNAL MODIN13_11 : bit;
SIGNAL \MODULE_9:g1:a0:newa_10\ : bit;
SIGNAL MODIN13_10 : bit;
SIGNAL \MODULE_9:g1:a0:newa_9\ : bit;
SIGNAL MODIN13_9 : bit;
SIGNAL \MODULE_9:g1:a0:newa_8\ : bit;
SIGNAL MODIN13_8 : bit;
SIGNAL \MODULE_9:g1:a0:newa_7\ : bit;
SIGNAL MODIN13_7 : bit;
SIGNAL \MODULE_9:g1:a0:newa_6\ : bit;
SIGNAL MODIN13_6 : bit;
SIGNAL \MODULE_9:g1:a0:newa_5\ : bit;
SIGNAL MODIN13_5 : bit;
SIGNAL \MODULE_9:g1:a0:newa_4\ : bit;
SIGNAL MODIN13_4 : bit;
SIGNAL \MODULE_9:g1:a0:newa_3\ : bit;
SIGNAL MODIN13_3 : bit;
SIGNAL \MODULE_9:g1:a0:newa_2\ : bit;
SIGNAL MODIN13_2 : bit;
SIGNAL \MODULE_9:g1:a0:newa_1\ : bit;
SIGNAL MODIN13_1 : bit;
SIGNAL \MODULE_9:g1:a0:newa_0\ : bit;
SIGNAL MODIN13_0 : bit;
SIGNAL \MODULE_9:g1:a0:newb_11\ : bit;
SIGNAL MODIN14_11 : bit;
SIGNAL \MODULE_9:g1:a0:newb_10\ : bit;
SIGNAL MODIN14_10 : bit;
SIGNAL \MODULE_9:g1:a0:newb_9\ : bit;
SIGNAL MODIN14_9 : bit;
SIGNAL \MODULE_9:g1:a0:newb_8\ : bit;
SIGNAL MODIN14_8 : bit;
SIGNAL \MODULE_9:g1:a0:newb_7\ : bit;
SIGNAL MODIN14_7 : bit;
SIGNAL \MODULE_9:g1:a0:newb_6\ : bit;
SIGNAL MODIN14_6 : bit;
SIGNAL \MODULE_9:g1:a0:newb_5\ : bit;
SIGNAL MODIN14_5 : bit;
SIGNAL \MODULE_9:g1:a0:newb_4\ : bit;
SIGNAL MODIN14_4 : bit;
SIGNAL \MODULE_9:g1:a0:newb_3\ : bit;
SIGNAL MODIN14_3 : bit;
SIGNAL \MODULE_9:g1:a0:newb_2\ : bit;
SIGNAL MODIN14_2 : bit;
SIGNAL \MODULE_9:g1:a0:newb_1\ : bit;
SIGNAL MODIN14_1 : bit;
SIGNAL \MODULE_9:g1:a0:newb_0\ : bit;
SIGNAL MODIN14_0 : bit;
SIGNAL \MODULE_9:g1:a0:dataa_11\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_10\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_11\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_10\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_11\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_10\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_11\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_10\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_11\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_10\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_10\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_11\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_10\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_10\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_11\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_11\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_9:g1:a0:xeq\ : bit;
SIGNAL \MODULE_9:g1:a0:xneq\ : bit;
SIGNAL \MODULE_9:g1:a0:xlt\ : bit;
SIGNAL \MODULE_9:g1:a0:xlte\ : bit;
SIGNAL \MODULE_9:g1:a0:xgt\ : bit;
SIGNAL \MODULE_9:g1:a0:xgte\ : bit;
SIGNAL \MODULE_9:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:lt\:SIGNAL IS 2;
SIGNAL \MODULE_9:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:eq\:SIGNAL IS 2;
SIGNAL \MODULE_9:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:gt\:SIGNAL IS 2;
SIGNAL \MODULE_9:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:lte\:SIGNAL IS 2;
SIGNAL \MODULE_9:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:neq\:SIGNAL IS 2;
SIGNAL \MODULE_10:g1:a0:newa_11\ : bit;
SIGNAL MODIN15_11 : bit;
SIGNAL \MODULE_10:g1:a0:newa_10\ : bit;
SIGNAL MODIN15_10 : bit;
SIGNAL \MODULE_10:g1:a0:newa_9\ : bit;
SIGNAL MODIN15_9 : bit;
SIGNAL \MODULE_10:g1:a0:newa_8\ : bit;
SIGNAL MODIN15_8 : bit;
SIGNAL \MODULE_10:g1:a0:newa_7\ : bit;
SIGNAL MODIN15_7 : bit;
SIGNAL \MODULE_10:g1:a0:newa_6\ : bit;
SIGNAL MODIN15_6 : bit;
SIGNAL \MODULE_10:g1:a0:newa_5\ : bit;
SIGNAL MODIN15_5 : bit;
SIGNAL \MODULE_10:g1:a0:newa_4\ : bit;
SIGNAL MODIN15_4 : bit;
SIGNAL \MODULE_10:g1:a0:newa_3\ : bit;
SIGNAL MODIN15_3 : bit;
SIGNAL \MODULE_10:g1:a0:newa_2\ : bit;
SIGNAL MODIN15_2 : bit;
SIGNAL \MODULE_10:g1:a0:newa_1\ : bit;
SIGNAL MODIN15_1 : bit;
SIGNAL \MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL MODIN15_0 : bit;
SIGNAL \MODULE_10:g1:a0:newb_11\ : bit;
SIGNAL MODIN16_11 : bit;
SIGNAL \MODULE_10:g1:a0:newb_10\ : bit;
SIGNAL MODIN16_10 : bit;
SIGNAL \MODULE_10:g1:a0:newb_9\ : bit;
SIGNAL MODIN16_9 : bit;
SIGNAL \MODULE_10:g1:a0:newb_8\ : bit;
SIGNAL MODIN16_8 : bit;
SIGNAL \MODULE_10:g1:a0:newb_7\ : bit;
SIGNAL MODIN16_7 : bit;
SIGNAL \MODULE_10:g1:a0:newb_6\ : bit;
SIGNAL MODIN16_6 : bit;
SIGNAL \MODULE_10:g1:a0:newb_5\ : bit;
SIGNAL MODIN16_5 : bit;
SIGNAL \MODULE_10:g1:a0:newb_4\ : bit;
SIGNAL MODIN16_4 : bit;
SIGNAL \MODULE_10:g1:a0:newb_3\ : bit;
SIGNAL MODIN16_3 : bit;
SIGNAL \MODULE_10:g1:a0:newb_2\ : bit;
SIGNAL MODIN16_2 : bit;
SIGNAL \MODULE_10:g1:a0:newb_1\ : bit;
SIGNAL MODIN16_1 : bit;
SIGNAL \MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL MODIN16_0 : bit;
SIGNAL \MODULE_10:g1:a0:dataa_11\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_10\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_11\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_10\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_11\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_10\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_11\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_10\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_11\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_10\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_10\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_11\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_10\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_10\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_11\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_11\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:lte\:SIGNAL IS 2;
SIGNAL \MODULE_10:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:neq\:SIGNAL IS 2;
SIGNAL \MODULE_11:g1:a0:newa_11\ : bit;
SIGNAL MODIN17_11 : bit;
SIGNAL \MODULE_11:g1:a0:newa_10\ : bit;
SIGNAL MODIN17_10 : bit;
SIGNAL \MODULE_11:g1:a0:newa_9\ : bit;
SIGNAL MODIN17_9 : bit;
SIGNAL \MODULE_11:g1:a0:newa_8\ : bit;
SIGNAL MODIN17_8 : bit;
SIGNAL \MODULE_11:g1:a0:newa_7\ : bit;
SIGNAL MODIN17_7 : bit;
SIGNAL \MODULE_11:g1:a0:newa_6\ : bit;
SIGNAL MODIN17_6 : bit;
SIGNAL \MODULE_11:g1:a0:newa_5\ : bit;
SIGNAL MODIN17_5 : bit;
SIGNAL \MODULE_11:g1:a0:newa_4\ : bit;
SIGNAL MODIN17_4 : bit;
SIGNAL \MODULE_11:g1:a0:newa_3\ : bit;
SIGNAL MODIN17_3 : bit;
SIGNAL \MODULE_11:g1:a0:newa_2\ : bit;
SIGNAL MODIN17_2 : bit;
SIGNAL \MODULE_11:g1:a0:newa_1\ : bit;
SIGNAL MODIN17_1 : bit;
SIGNAL \MODULE_11:g1:a0:newa_0\ : bit;
SIGNAL MODIN17_0 : bit;
SIGNAL \MODULE_11:g1:a0:newb_11\ : bit;
SIGNAL MODIN18_11 : bit;
SIGNAL \MODULE_11:g1:a0:newb_10\ : bit;
SIGNAL MODIN18_10 : bit;
SIGNAL \MODULE_11:g1:a0:newb_9\ : bit;
SIGNAL MODIN18_9 : bit;
SIGNAL \MODULE_11:g1:a0:newb_8\ : bit;
SIGNAL MODIN18_8 : bit;
SIGNAL \MODULE_11:g1:a0:newb_7\ : bit;
SIGNAL MODIN18_7 : bit;
SIGNAL \MODULE_11:g1:a0:newb_6\ : bit;
SIGNAL MODIN18_6 : bit;
SIGNAL \MODULE_11:g1:a0:newb_5\ : bit;
SIGNAL MODIN18_5 : bit;
SIGNAL \MODULE_11:g1:a0:newb_4\ : bit;
SIGNAL MODIN18_4 : bit;
SIGNAL \MODULE_11:g1:a0:newb_3\ : bit;
SIGNAL MODIN18_3 : bit;
SIGNAL \MODULE_11:g1:a0:newb_2\ : bit;
SIGNAL MODIN18_2 : bit;
SIGNAL \MODULE_11:g1:a0:newb_1\ : bit;
SIGNAL MODIN18_1 : bit;
SIGNAL \MODULE_11:g1:a0:newb_0\ : bit;
SIGNAL MODIN18_0 : bit;
SIGNAL \MODULE_11:g1:a0:dataa_11\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_10\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_11:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_11\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_10\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_11:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_11\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_10\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_11\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_10\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_11\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_10\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_10\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eq_11\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_10\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_10\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_11\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_11\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_11:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_11:g1:a0:xeq\ : bit;
SIGNAL \MODULE_11:g1:a0:xneq\ : bit;
SIGNAL \MODULE_11:g1:a0:xlt\ : bit;
SIGNAL \MODULE_11:g1:a0:xlte\ : bit;
SIGNAL \MODULE_11:g1:a0:xgt\ : bit;
SIGNAL \MODULE_11:g1:a0:xgte\ : bit;
SIGNAL \MODULE_11:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_11:lt\:SIGNAL IS 2;
SIGNAL \MODULE_11:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_11:gt\:SIGNAL IS 2;
SIGNAL \MODULE_11:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_11:gte\:SIGNAL IS 2;
SIGNAL \MODULE_11:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_11:lte\:SIGNAL IS 2;
SIGNAL \MODULE_11:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_11:neq\:SIGNAL IS 2;
SIGNAL \MODULE_12:g1:a0:newa_11\ : bit;
SIGNAL MODIN19_11 : bit;
SIGNAL \MODULE_12:g1:a0:newa_10\ : bit;
SIGNAL MODIN19_10 : bit;
SIGNAL \MODULE_12:g1:a0:newa_9\ : bit;
SIGNAL MODIN19_9 : bit;
SIGNAL \MODULE_12:g1:a0:newa_8\ : bit;
SIGNAL MODIN19_8 : bit;
SIGNAL \MODULE_12:g1:a0:newa_7\ : bit;
SIGNAL MODIN19_7 : bit;
SIGNAL \MODULE_12:g1:a0:newa_6\ : bit;
SIGNAL MODIN19_6 : bit;
SIGNAL \MODULE_12:g1:a0:newa_5\ : bit;
SIGNAL MODIN19_5 : bit;
SIGNAL \MODULE_12:g1:a0:newa_4\ : bit;
SIGNAL MODIN19_4 : bit;
SIGNAL \MODULE_12:g1:a0:newa_3\ : bit;
SIGNAL MODIN19_3 : bit;
SIGNAL \MODULE_12:g1:a0:newa_2\ : bit;
SIGNAL MODIN19_2 : bit;
SIGNAL \MODULE_12:g1:a0:newa_1\ : bit;
SIGNAL MODIN19_1 : bit;
SIGNAL \MODULE_12:g1:a0:newa_0\ : bit;
SIGNAL MODIN19_0 : bit;
SIGNAL \MODULE_12:g1:a0:newb_11\ : bit;
SIGNAL MODIN20_11 : bit;
SIGNAL \MODULE_12:g1:a0:newb_10\ : bit;
SIGNAL MODIN20_10 : bit;
SIGNAL \MODULE_12:g1:a0:newb_9\ : bit;
SIGNAL MODIN20_9 : bit;
SIGNAL \MODULE_12:g1:a0:newb_8\ : bit;
SIGNAL MODIN20_8 : bit;
SIGNAL \MODULE_12:g1:a0:newb_7\ : bit;
SIGNAL MODIN20_7 : bit;
SIGNAL \MODULE_12:g1:a0:newb_6\ : bit;
SIGNAL MODIN20_6 : bit;
SIGNAL \MODULE_12:g1:a0:newb_5\ : bit;
SIGNAL MODIN20_5 : bit;
SIGNAL \MODULE_12:g1:a0:newb_4\ : bit;
SIGNAL MODIN20_4 : bit;
SIGNAL \MODULE_12:g1:a0:newb_3\ : bit;
SIGNAL MODIN20_3 : bit;
SIGNAL \MODULE_12:g1:a0:newb_2\ : bit;
SIGNAL MODIN20_2 : bit;
SIGNAL \MODULE_12:g1:a0:newb_1\ : bit;
SIGNAL MODIN20_1 : bit;
SIGNAL \MODULE_12:g1:a0:newb_0\ : bit;
SIGNAL MODIN20_0 : bit;
SIGNAL \MODULE_12:g1:a0:dataa_11\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_10\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_12:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_11\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_10\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_12:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_11\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_10\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_11\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_10\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_11\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_10\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_10\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eq_11\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_10\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_10\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_11\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_11\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_12:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_12:g1:a0:xeq\ : bit;
SIGNAL \MODULE_12:g1:a0:xneq\ : bit;
SIGNAL \MODULE_12:g1:a0:xlt\ : bit;
SIGNAL \MODULE_12:g1:a0:xlte\ : bit;
SIGNAL \MODULE_12:g1:a0:xgt\ : bit;
SIGNAL \MODULE_12:g1:a0:xgte\ : bit;
SIGNAL \MODULE_12:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_12:lt\:SIGNAL IS 2;
SIGNAL \MODULE_12:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_12:gt\:SIGNAL IS 2;
SIGNAL \MODULE_12:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_12:gte\:SIGNAL IS 2;
SIGNAL \MODULE_12:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_12:lte\:SIGNAL IS 2;
SIGNAL \MODULE_12:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_12:neq\:SIGNAL IS 2;
SIGNAL \MODULE_13:g1:a0:newa_11\ : bit;
SIGNAL MODIN21_11 : bit;
SIGNAL \MODULE_13:g1:a0:newa_10\ : bit;
SIGNAL MODIN21_10 : bit;
SIGNAL \MODULE_13:g1:a0:newa_9\ : bit;
SIGNAL MODIN21_9 : bit;
SIGNAL \MODULE_13:g1:a0:newa_8\ : bit;
SIGNAL MODIN21_8 : bit;
SIGNAL \MODULE_13:g1:a0:newa_7\ : bit;
SIGNAL MODIN21_7 : bit;
SIGNAL \MODULE_13:g1:a0:newa_6\ : bit;
SIGNAL MODIN21_6 : bit;
SIGNAL \MODULE_13:g1:a0:newa_5\ : bit;
SIGNAL MODIN21_5 : bit;
SIGNAL \MODULE_13:g1:a0:newa_4\ : bit;
SIGNAL MODIN21_4 : bit;
SIGNAL \MODULE_13:g1:a0:newa_3\ : bit;
SIGNAL MODIN21_3 : bit;
SIGNAL \MODULE_13:g1:a0:newa_2\ : bit;
SIGNAL MODIN21_2 : bit;
SIGNAL \MODULE_13:g1:a0:newa_1\ : bit;
SIGNAL MODIN21_1 : bit;
SIGNAL \MODULE_13:g1:a0:newa_0\ : bit;
SIGNAL MODIN21_0 : bit;
SIGNAL \MODULE_13:g1:a0:newb_11\ : bit;
SIGNAL MODIN22_11 : bit;
SIGNAL \MODULE_13:g1:a0:newb_10\ : bit;
SIGNAL MODIN22_10 : bit;
SIGNAL \MODULE_13:g1:a0:newb_9\ : bit;
SIGNAL MODIN22_9 : bit;
SIGNAL \MODULE_13:g1:a0:newb_8\ : bit;
SIGNAL MODIN22_8 : bit;
SIGNAL \MODULE_13:g1:a0:newb_7\ : bit;
SIGNAL MODIN22_7 : bit;
SIGNAL \MODULE_13:g1:a0:newb_6\ : bit;
SIGNAL MODIN22_6 : bit;
SIGNAL \MODULE_13:g1:a0:newb_5\ : bit;
SIGNAL MODIN22_5 : bit;
SIGNAL \MODULE_13:g1:a0:newb_4\ : bit;
SIGNAL MODIN22_4 : bit;
SIGNAL \MODULE_13:g1:a0:newb_3\ : bit;
SIGNAL MODIN22_3 : bit;
SIGNAL \MODULE_13:g1:a0:newb_2\ : bit;
SIGNAL MODIN22_2 : bit;
SIGNAL \MODULE_13:g1:a0:newb_1\ : bit;
SIGNAL MODIN22_1 : bit;
SIGNAL \MODULE_13:g1:a0:newb_0\ : bit;
SIGNAL MODIN22_0 : bit;
SIGNAL \MODULE_13:g1:a0:dataa_11\ : bit;
SIGNAL \MODULE_13:g1:a0:dataa_10\ : bit;
SIGNAL \MODULE_13:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_13:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_13:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_13:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_13:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_13:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_13:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_13:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_13:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_13:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_13:g1:a0:datab_11\ : bit;
SIGNAL \MODULE_13:g1:a0:datab_10\ : bit;
SIGNAL \MODULE_13:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_13:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_13:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_13:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_13:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_13:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_13:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_13:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_13:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_13:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:a_11\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:a_10\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:b_11\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:b_10\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:xnor_array_11\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:xnor_array_10\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eq_10\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eq_11\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lt_10\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gt_10\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lt_11\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gt_11\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_13:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_13:g1:a0:xeq\ : bit;
SIGNAL \MODULE_13:g1:a0:xneq\ : bit;
SIGNAL \MODULE_13:g1:a0:xlt\ : bit;
SIGNAL \MODULE_13:g1:a0:xlte\ : bit;
SIGNAL \MODULE_13:g1:a0:xgt\ : bit;
SIGNAL \MODULE_13:g1:a0:xgte\ : bit;
SIGNAL \MODULE_13:eq\ : bit;
ATTRIBUTE port_state_att of \MODULE_13:eq\:SIGNAL IS 2;
SIGNAL \MODULE_13:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_13:gt\:SIGNAL IS 2;
SIGNAL \MODULE_13:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_13:gte\:SIGNAL IS 2;
SIGNAL \MODULE_13:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_13:lte\:SIGNAL IS 2;
SIGNAL \MODULE_13:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_13:neq\:SIGNAL IS 2;
SIGNAL \MODULE_14:g1:a0:newa_11\ : bit;
SIGNAL MODIN23_11 : bit;
SIGNAL \MODULE_14:g1:a0:newa_10\ : bit;
SIGNAL MODIN23_10 : bit;
SIGNAL \MODULE_14:g1:a0:newa_9\ : bit;
SIGNAL MODIN23_9 : bit;
SIGNAL \MODULE_14:g1:a0:newa_8\ : bit;
SIGNAL MODIN23_8 : bit;
SIGNAL \MODULE_14:g1:a0:newa_7\ : bit;
SIGNAL MODIN23_7 : bit;
SIGNAL \MODULE_14:g1:a0:newa_6\ : bit;
SIGNAL MODIN23_6 : bit;
SIGNAL \MODULE_14:g1:a0:newa_5\ : bit;
SIGNAL MODIN23_5 : bit;
SIGNAL \MODULE_14:g1:a0:newa_4\ : bit;
SIGNAL MODIN23_4 : bit;
SIGNAL \MODULE_14:g1:a0:newa_3\ : bit;
SIGNAL MODIN23_3 : bit;
SIGNAL \MODULE_14:g1:a0:newa_2\ : bit;
SIGNAL MODIN23_2 : bit;
SIGNAL \MODULE_14:g1:a0:newa_1\ : bit;
SIGNAL MODIN23_1 : bit;
SIGNAL \MODULE_14:g1:a0:newa_0\ : bit;
SIGNAL MODIN23_0 : bit;
SIGNAL \MODULE_14:g1:a0:newb_11\ : bit;
SIGNAL MODIN24_11 : bit;
SIGNAL \MODULE_14:g1:a0:newb_10\ : bit;
SIGNAL MODIN24_10 : bit;
SIGNAL \MODULE_14:g1:a0:newb_9\ : bit;
SIGNAL MODIN24_9 : bit;
SIGNAL \MODULE_14:g1:a0:newb_8\ : bit;
SIGNAL MODIN24_8 : bit;
SIGNAL \MODULE_14:g1:a0:newb_7\ : bit;
SIGNAL MODIN24_7 : bit;
SIGNAL \MODULE_14:g1:a0:newb_6\ : bit;
SIGNAL MODIN24_6 : bit;
SIGNAL \MODULE_14:g1:a0:newb_5\ : bit;
SIGNAL MODIN24_5 : bit;
SIGNAL \MODULE_14:g1:a0:newb_4\ : bit;
SIGNAL MODIN24_4 : bit;
SIGNAL \MODULE_14:g1:a0:newb_3\ : bit;
SIGNAL MODIN24_3 : bit;
SIGNAL \MODULE_14:g1:a0:newb_2\ : bit;
SIGNAL MODIN24_2 : bit;
SIGNAL \MODULE_14:g1:a0:newb_1\ : bit;
SIGNAL MODIN24_1 : bit;
SIGNAL \MODULE_14:g1:a0:newb_0\ : bit;
SIGNAL MODIN24_0 : bit;
SIGNAL \MODULE_14:g1:a0:dataa_11\ : bit;
SIGNAL \MODULE_14:g1:a0:dataa_10\ : bit;
SIGNAL \MODULE_14:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_14:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_14:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_14:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_14:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_14:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_14:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_14:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_14:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_14:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_14:g1:a0:datab_11\ : bit;
SIGNAL \MODULE_14:g1:a0:datab_10\ : bit;
SIGNAL \MODULE_14:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_14:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_14:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_14:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_14:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_14:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_14:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_14:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_14:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_14:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:a_11\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:a_10\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:b_11\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:b_10\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:xnor_array_11\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:xnor_array_10\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eq_10\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eq_11\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lt_10\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gt_10\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lt_11\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gt_11\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_14:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_14:g1:a0:xeq\ : bit;
SIGNAL \MODULE_14:g1:a0:xneq\ : bit;
SIGNAL \MODULE_14:g1:a0:xlt\ : bit;
SIGNAL \MODULE_14:g1:a0:xlte\ : bit;
SIGNAL \MODULE_14:g1:a0:xgt\ : bit;
SIGNAL \MODULE_14:g1:a0:xgte\ : bit;
SIGNAL \MODULE_14:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_14:lt\:SIGNAL IS 2;
SIGNAL \MODULE_14:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_14:gt\:SIGNAL IS 2;
SIGNAL \MODULE_14:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_14:gte\:SIGNAL IS 2;
SIGNAL \MODULE_14:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_14:lte\:SIGNAL IS 2;
SIGNAL \MODULE_14:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_14:neq\:SIGNAL IS 2;
SIGNAL \MODULE_15:g1:a0:newa_11\ : bit;
SIGNAL MODIN25_11 : bit;
SIGNAL \MODULE_15:g1:a0:newa_10\ : bit;
SIGNAL MODIN25_10 : bit;
SIGNAL \MODULE_15:g1:a0:newa_9\ : bit;
SIGNAL MODIN25_9 : bit;
SIGNAL \MODULE_15:g1:a0:newa_8\ : bit;
SIGNAL MODIN25_8 : bit;
SIGNAL \MODULE_15:g1:a0:newa_7\ : bit;
SIGNAL MODIN25_7 : bit;
SIGNAL \MODULE_15:g1:a0:newa_6\ : bit;
SIGNAL MODIN25_6 : bit;
SIGNAL \MODULE_15:g1:a0:newa_5\ : bit;
SIGNAL MODIN25_5 : bit;
SIGNAL \MODULE_15:g1:a0:newa_4\ : bit;
SIGNAL MODIN25_4 : bit;
SIGNAL \MODULE_15:g1:a0:newa_3\ : bit;
SIGNAL MODIN25_3 : bit;
SIGNAL \MODULE_15:g1:a0:newa_2\ : bit;
SIGNAL MODIN25_2 : bit;
SIGNAL \MODULE_15:g1:a0:newa_1\ : bit;
SIGNAL MODIN25_1 : bit;
SIGNAL \MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL MODIN25_0 : bit;
SIGNAL \MODULE_15:g1:a0:newb_11\ : bit;
SIGNAL MODIN26_11 : bit;
SIGNAL \MODULE_15:g1:a0:newb_10\ : bit;
SIGNAL MODIN26_10 : bit;
SIGNAL \MODULE_15:g1:a0:newb_9\ : bit;
SIGNAL MODIN26_9 : bit;
SIGNAL \MODULE_15:g1:a0:newb_8\ : bit;
SIGNAL MODIN26_8 : bit;
SIGNAL \MODULE_15:g1:a0:newb_7\ : bit;
SIGNAL MODIN26_7 : bit;
SIGNAL \MODULE_15:g1:a0:newb_6\ : bit;
SIGNAL MODIN26_6 : bit;
SIGNAL \MODULE_15:g1:a0:newb_5\ : bit;
SIGNAL MODIN26_5 : bit;
SIGNAL \MODULE_15:g1:a0:newb_4\ : bit;
SIGNAL MODIN26_4 : bit;
SIGNAL \MODULE_15:g1:a0:newb_3\ : bit;
SIGNAL MODIN26_3 : bit;
SIGNAL \MODULE_15:g1:a0:newb_2\ : bit;
SIGNAL MODIN26_2 : bit;
SIGNAL \MODULE_15:g1:a0:newb_1\ : bit;
SIGNAL MODIN26_1 : bit;
SIGNAL \MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL MODIN26_0 : bit;
SIGNAL \MODULE_15:g1:a0:dataa_11\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_10\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_11\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_10\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_11\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_10\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_11\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_10\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_11\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_10\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_10\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eq_11\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_10\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_10\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_11\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_11\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_15:lte\:SIGNAL IS 2;
SIGNAL \MODULE_15:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_15:neq\:SIGNAL IS 2;
SIGNAL \MODULE_16:g1:a0:newa_11\ : bit;
SIGNAL MODIN27_11 : bit;
SIGNAL \MODULE_16:g1:a0:newa_10\ : bit;
SIGNAL MODIN27_10 : bit;
SIGNAL \MODULE_16:g1:a0:newa_9\ : bit;
SIGNAL MODIN27_9 : bit;
SIGNAL \MODULE_16:g1:a0:newa_8\ : bit;
SIGNAL MODIN27_8 : bit;
SIGNAL \MODULE_16:g1:a0:newa_7\ : bit;
SIGNAL MODIN27_7 : bit;
SIGNAL \MODULE_16:g1:a0:newa_6\ : bit;
SIGNAL MODIN27_6 : bit;
SIGNAL \MODULE_16:g1:a0:newa_5\ : bit;
SIGNAL MODIN27_5 : bit;
SIGNAL \MODULE_16:g1:a0:newa_4\ : bit;
SIGNAL MODIN27_4 : bit;
SIGNAL \MODULE_16:g1:a0:newa_3\ : bit;
SIGNAL MODIN27_3 : bit;
SIGNAL \MODULE_16:g1:a0:newa_2\ : bit;
SIGNAL MODIN27_2 : bit;
SIGNAL \MODULE_16:g1:a0:newa_1\ : bit;
SIGNAL MODIN27_1 : bit;
SIGNAL \MODULE_16:g1:a0:newa_0\ : bit;
SIGNAL MODIN27_0 : bit;
SIGNAL \MODULE_16:g1:a0:newb_11\ : bit;
SIGNAL MODIN28_11 : bit;
SIGNAL \MODULE_16:g1:a0:newb_10\ : bit;
SIGNAL MODIN28_10 : bit;
SIGNAL \MODULE_16:g1:a0:newb_9\ : bit;
SIGNAL MODIN28_9 : bit;
SIGNAL \MODULE_16:g1:a0:newb_8\ : bit;
SIGNAL MODIN28_8 : bit;
SIGNAL \MODULE_16:g1:a0:newb_7\ : bit;
SIGNAL MODIN28_7 : bit;
SIGNAL \MODULE_16:g1:a0:newb_6\ : bit;
SIGNAL MODIN28_6 : bit;
SIGNAL \MODULE_16:g1:a0:newb_5\ : bit;
SIGNAL MODIN28_5 : bit;
SIGNAL \MODULE_16:g1:a0:newb_4\ : bit;
SIGNAL MODIN28_4 : bit;
SIGNAL \MODULE_16:g1:a0:newb_3\ : bit;
SIGNAL MODIN28_3 : bit;
SIGNAL \MODULE_16:g1:a0:newb_2\ : bit;
SIGNAL MODIN28_2 : bit;
SIGNAL \MODULE_16:g1:a0:newb_1\ : bit;
SIGNAL MODIN28_1 : bit;
SIGNAL \MODULE_16:g1:a0:newb_0\ : bit;
SIGNAL MODIN28_0 : bit;
SIGNAL \MODULE_16:g1:a0:dataa_11\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_10\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_16:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_11\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_10\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_16:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_11\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_10\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_11\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_10\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_11\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_10\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_10\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eq_11\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_10\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_10\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_11\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_11\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_16:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_16:g1:a0:xeq\ : bit;
SIGNAL \MODULE_16:g1:a0:xneq\ : bit;
SIGNAL \MODULE_16:g1:a0:xlt\ : bit;
SIGNAL \MODULE_16:g1:a0:xlte\ : bit;
SIGNAL \MODULE_16:g1:a0:xgt\ : bit;
SIGNAL \MODULE_16:g1:a0:xgte\ : bit;
SIGNAL \MODULE_16:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_16:lt\:SIGNAL IS 2;
SIGNAL \MODULE_16:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_16:gt\:SIGNAL IS 2;
SIGNAL \MODULE_16:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_16:gte\:SIGNAL IS 2;
SIGNAL \MODULE_16:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_16:lte\:SIGNAL IS 2;
SIGNAL \MODULE_16:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_16:neq\:SIGNAL IS 2;
SIGNAL Net_756_11D : bit;
SIGNAL Net_756_10D : bit;
SIGNAL Net_756_9D : bit;
SIGNAL Net_756_8D : bit;
SIGNAL Net_756_7D : bit;
SIGNAL Net_756_6D : bit;
SIGNAL Net_756_5D : bit;
SIGNAL Net_756_4D : bit;
SIGNAL Net_756_3D : bit;
SIGNAL Net_756_2D : bit;
SIGNAL Net_756_1D : bit;
SIGNAL Net_756_0D : bit;
SIGNAL Net_633_11D : bit;
SIGNAL Net_633_10D : bit;
SIGNAL Net_633_9D : bit;
SIGNAL Net_633_8D : bit;
SIGNAL Net_633_7D : bit;
SIGNAL Net_633_6D : bit;
SIGNAL Net_633_5D : bit;
SIGNAL Net_633_4D : bit;
SIGNAL Net_633_3D : bit;
SIGNAL Net_633_2D : bit;
SIGNAL Net_633_1D : bit;
SIGNAL Net_633_0D : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \FreqDiv_2:not_last_reset\\D\ : bit;
SIGNAL Net_1071D : bit;
SIGNAL \FreqDiv_2:count_4\\D\ : bit;
SIGNAL \FreqDiv_2:count_3\\D\ : bit;
SIGNAL \FreqDiv_2:count_2\\D\ : bit;
SIGNAL \FreqDiv_2:count_1\\D\ : bit;
SIGNAL \FreqDiv_2:count_0\\D\ : bit;
SIGNAL \FreqDiv_1:not_last_reset\\D\ : bit;
SIGNAL Net_1097D : bit;
SIGNAL \FreqDiv_1:count_2\\D\ : bit;
SIGNAL \FreqDiv_1:count_1\\D\ : bit;
SIGNAL \FreqDiv_1:count_0\\D\ : bit;
SIGNAL \GameTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \GameTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \GameTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \GameTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__A_net_0 <=  ('1') ;

Net_756_11D <= ((not Net_756_11 and not Net_674 and Net_756_10 and Net_756_9 and Net_756_8 and \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_674 and not \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_756_11)
	OR (not Net_674 and not Net_756_8 and Net_756_11)
	OR (not Net_674 and not Net_756_9 and Net_756_11)
	OR (not Net_674 and not Net_756_10 and Net_756_11));

Net_756_10D <= ((not Net_674 and not Net_756_10 and Net_756_9 and Net_756_8 and \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_674 and not \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_756_10)
	OR (not Net_674 and not Net_756_8 and Net_756_10)
	OR (not Net_674 and not Net_756_9 and Net_756_10));

Net_756_9D <= ((not Net_674 and not Net_756_9 and Net_756_8 and \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_674 and not \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_756_9)
	OR (not Net_674 and not Net_756_8 and Net_756_9));

Net_756_8D <= ((not Net_674 and not \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_756_8)
	OR (not Net_674 and not Net_756_8 and \VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Net_756_7D <= ((not Net_674 and not Net_756_7 and Net_756_6 and Net_756_5 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0)
	OR (not Net_674 and not Net_756_0 and Net_756_7)
	OR (not Net_674 and not Net_756_1 and Net_756_7)
	OR (not Net_674 and not Net_756_2 and Net_756_7)
	OR (not Net_674 and not Net_756_3 and Net_756_7)
	OR (not Net_674 and not Net_756_4 and Net_756_7)
	OR (not Net_674 and not Net_756_5 and Net_756_7)
	OR (not Net_674 and not Net_756_6 and Net_756_7));

Net_756_6D <= ((not Net_674 and not Net_756_6 and Net_756_5 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0)
	OR (not Net_674 and not Net_756_0 and Net_756_6)
	OR (not Net_674 and not Net_756_1 and Net_756_6)
	OR (not Net_674 and not Net_756_2 and Net_756_6)
	OR (not Net_674 and not Net_756_3 and Net_756_6)
	OR (not Net_674 and not Net_756_4 and Net_756_6)
	OR (not Net_674 and not Net_756_5 and Net_756_6));

Net_756_5D <= ((not Net_674 and not Net_756_5 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0)
	OR (not Net_674 and not Net_756_0 and Net_756_5)
	OR (not Net_674 and not Net_756_1 and Net_756_5)
	OR (not Net_674 and not Net_756_2 and Net_756_5)
	OR (not Net_674 and not Net_756_3 and Net_756_5)
	OR (not Net_674 and not Net_756_4 and Net_756_5));

Net_756_4D <= ((not Net_674 and not Net_756_4 and Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0)
	OR (not Net_674 and not Net_756_0 and Net_756_4)
	OR (not Net_674 and not Net_756_1 and Net_756_4)
	OR (not Net_674 and not Net_756_2 and Net_756_4)
	OR (not Net_674 and not Net_756_3 and Net_756_4));

Net_756_3D <= ((not Net_674 and not Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0)
	OR (not Net_674 and not Net_756_0 and Net_756_3)
	OR (not Net_674 and not Net_756_1 and Net_756_3)
	OR (not Net_674 and not Net_756_2 and Net_756_3));

Net_756_2D <= ((not Net_674 and not Net_756_2 and Net_756_1 and Net_756_0)
	OR (not Net_674 and not Net_756_0 and Net_756_2)
	OR (not Net_674 and not Net_756_1 and Net_756_2));

Net_756_1D <= ((not Net_674 and not Net_756_0 and Net_756_1)
	OR (not Net_674 and not Net_756_1 and Net_756_0));

Net_756_0D <= ((not Net_674 and not Net_756_0));

\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_756_7 and Net_756_6 and Net_756_5 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_1 and Net_756_0));

Net_633_11D <= ((not Net_1085 and not Net_633_11 and Net_633_10 and Net_633_9 and Net_633_8 and \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_1085 and not \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_633_11)
	OR (not Net_1085 and not Net_633_8 and Net_633_11)
	OR (not Net_1085 and not Net_633_9 and Net_633_11)
	OR (not Net_1085 and not Net_633_10 and Net_633_11));

Net_633_10D <= ((not Net_1085 and not Net_633_10 and Net_633_9 and Net_633_8 and \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_1085 and not \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_633_10)
	OR (not Net_1085 and not Net_633_8 and Net_633_10)
	OR (not Net_1085 and not Net_633_9 and Net_633_10));

Net_633_9D <= ((not Net_1085 and not Net_633_9 and Net_633_8 and \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_1085 and not \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_633_9)
	OR (not Net_1085 and not Net_633_8 and Net_633_9));

Net_633_8D <= ((not Net_1085 and not \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_633_8)
	OR (not Net_1085 and not Net_633_8 and \HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Net_633_7D <= ((not Net_1085 and not Net_633_7 and Net_633_6 and Net_633_5 and Net_633_4 and Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0)
	OR (not Net_1085 and not Net_633_0 and Net_633_7)
	OR (not Net_1085 and not Net_633_1 and Net_633_7)
	OR (not Net_1085 and not Net_633_2 and Net_633_7)
	OR (not Net_1085 and not Net_633_3 and Net_633_7)
	OR (not Net_1085 and not Net_633_4 and Net_633_7)
	OR (not Net_1085 and not Net_633_5 and Net_633_7)
	OR (not Net_1085 and not Net_633_6 and Net_633_7));

Net_633_6D <= ((not Net_1085 and not Net_633_6 and Net_633_5 and Net_633_4 and Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0)
	OR (not Net_1085 and not Net_633_0 and Net_633_6)
	OR (not Net_1085 and not Net_633_1 and Net_633_6)
	OR (not Net_1085 and not Net_633_2 and Net_633_6)
	OR (not Net_1085 and not Net_633_3 and Net_633_6)
	OR (not Net_1085 and not Net_633_4 and Net_633_6)
	OR (not Net_1085 and not Net_633_5 and Net_633_6));

Net_633_5D <= ((not Net_1085 and not Net_633_5 and Net_633_4 and Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0)
	OR (not Net_1085 and not Net_633_0 and Net_633_5)
	OR (not Net_1085 and not Net_633_1 and Net_633_5)
	OR (not Net_1085 and not Net_633_2 and Net_633_5)
	OR (not Net_1085 and not Net_633_3 and Net_633_5)
	OR (not Net_1085 and not Net_633_4 and Net_633_5));

Net_633_4D <= ((not Net_1085 and not Net_633_4 and Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0)
	OR (not Net_1085 and not Net_633_0 and Net_633_4)
	OR (not Net_1085 and not Net_633_1 and Net_633_4)
	OR (not Net_1085 and not Net_633_2 and Net_633_4)
	OR (not Net_1085 and not Net_633_3 and Net_633_4));

Net_633_3D <= ((not Net_1085 and not Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0)
	OR (not Net_1085 and not Net_633_0 and Net_633_3)
	OR (not Net_1085 and not Net_633_1 and Net_633_3)
	OR (not Net_1085 and not Net_633_2 and Net_633_3));

Net_633_2D <= ((not Net_1085 and not Net_633_2 and Net_633_1 and Net_633_0)
	OR (not Net_1085 and not Net_633_0 and Net_633_2)
	OR (not Net_1085 and not Net_633_1 and Net_633_2));

Net_633_1D <= ((not Net_1085 and not Net_633_0 and Net_633_1)
	OR (not Net_1085 and not Net_633_1 and Net_633_0));

Net_633_0D <= ((not Net_1085 and not Net_633_0));

\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_633_7 and Net_633_6 and Net_633_5 and Net_633_4 and Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ <= (\ADC_SAR_Seq_1:bSAR_SEQ:load_period\
	OR Net_419);

\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_420 and \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC_SAR_Seq_1:Net_3935\);

\ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ and \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\));

Net_659 <= ((not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_1\ and not \MODULE_7:g1:a0:gx:u0:lti_0\ and \MODULE_6:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_1\ and \MODULE_6:g1:a0:gx:u0:lti_0\ and \MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and \MODULE_6:g1:a0:gx:u0:lti_0\ and \MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_1\ and not \MODULE_7:g1:a0:gx:u0:lti_0\ and \MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_1\ and \MODULE_6:g1:a0:gx:u0:lti_1\ and \MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_7:g1:a0:gx:u0:lti_3\ and \MODULE_6:g1:a0:gx:u0:lti_0\ and \MODULE_7:g1:a0:gx:u0:gti_3\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_1\ and not \MODULE_7:g1:a0:gx:u0:lti_0\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_1\ and \MODULE_6:g1:a0:gx:u0:lti_2\ and \MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and \MODULE_6:g1:a0:gx:u0:lti_1\ and \MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_1\ and not \MODULE_7:g1:a0:gx:u0:lti_0\ and \MODULE_6:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_1\ and \MODULE_6:g1:a0:gx:u0:lti_3\ and \MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_7:g1:a0:gx:u0:lti_3\ and \MODULE_6:g1:a0:gx:u0:lti_1\ and \MODULE_7:g1:a0:gx:u0:gti_3\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and \MODULE_6:g1:a0:gx:u0:lti_2\ and \MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_7:g1:a0:gx:u0:lti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_2\ and \MODULE_6:g1:a0:gx:u0:lti_3\ and \MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_7:g1:a0:gx:u0:lti_3\ and \MODULE_6:g1:a0:gx:u0:lti_2\ and \MODULE_7:g1:a0:gx:u0:gti_3\)
	OR (not \MODULE_7:g1:a0:gx:u0:lti_3\ and \MODULE_6:g1:a0:gx:u0:lti_3\ and \MODULE_7:g1:a0:gx:u0:gti_3\));

Net_1085 <= ((not Net_633_11 and not Net_633_10 and not Net_633_9 and Net_633_8 and \MODULE_11:g1:a0:gx:u0:eqi_0\));

Net_674 <= ((not Net_756_11 and not Net_756_10 and not Net_756_8 and Net_756_9 and \MODULE_12:g1:a0:gx:u0:eqi_0\));

Net_644 <= ((not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_1\ and not \MODULE_9:g1:a0:gx:u0:lti_0\ and \MODULE_8:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_1\ and \MODULE_8:g1:a0:gx:u0:lti_0\ and \MODULE_9:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and \MODULE_8:g1:a0:gx:u0:lti_0\ and \MODULE_9:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_1\ and not \MODULE_9:g1:a0:gx:u0:lti_0\ and \MODULE_8:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_1\ and \MODULE_8:g1:a0:gx:u0:lti_1\ and \MODULE_9:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and not \MODULE_9:g1:a0:gx:u0:lti_3\ and \MODULE_8:g1:a0:gx:u0:lti_0\ and \MODULE_9:g1:a0:gx:u0:gti_3\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_1\ and not \MODULE_9:g1:a0:gx:u0:lti_0\ and \MODULE_8:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_1\ and \MODULE_8:g1:a0:gx:u0:lti_2\ and \MODULE_9:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and \MODULE_8:g1:a0:gx:u0:lti_1\ and \MODULE_9:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_1\ and not \MODULE_9:g1:a0:gx:u0:lti_0\ and \MODULE_8:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_1\ and \MODULE_8:g1:a0:gx:u0:lti_3\ and \MODULE_9:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_9:g1:a0:gx:u0:lti_3\ and \MODULE_8:g1:a0:gx:u0:lti_1\ and \MODULE_9:g1:a0:gx:u0:gti_3\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and \MODULE_8:g1:a0:gx:u0:lti_2\ and \MODULE_9:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_9:g1:a0:gx:u0:lti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_2\ and \MODULE_8:g1:a0:gx:u0:lti_3\ and \MODULE_9:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_9:g1:a0:gx:u0:lti_3\ and \MODULE_8:g1:a0:gx:u0:lti_2\ and \MODULE_9:g1:a0:gx:u0:gti_3\)
	OR (not \MODULE_9:g1:a0:gx:u0:lti_3\ and \MODULE_8:g1:a0:gx:u0:lti_3\ and \MODULE_9:g1:a0:gx:u0:gti_3\));

Net_869 <= ((not Net_633_11 and not Net_633_10 and not Net_633_9 and not Net_633_8 and \MODULE_14:g1:a0:gx:u0:eqi_0\));

Net_1181 <= ((not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_0\ and \MODULE_13:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_1\ and \MODULE_13:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_0\ and \MODULE_13:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_2\ and \MODULE_13:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_0\ and \MODULE_13:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_3\ and \MODULE_13:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_1\ and \MODULE_13:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_0\ and \MODULE_13:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_2\ and \MODULE_13:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_1\ and \MODULE_13:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_13:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_3\ and \MODULE_13:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and \MODULE_10:g1:a0:gx:u0:lti_1\ and \MODULE_13:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_13:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_2\ and \MODULE_13:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_13:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_3\ and \MODULE_13:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and \MODULE_10:g1:a0:gx:u0:lti_2\ and \MODULE_13:g1:a0:gx:u0:lti_3\)
	OR (\MODULE_10:g1:a0:gx:u0:lti_3\ and \MODULE_13:g1:a0:gx:u0:lti_3\));

Net_789 <= (not Net_1181
	OR not Net_1184);

\FreqDiv_2:not_last_reset\\D\ <= (not Net_1077);

Net_1071D <= ((not Net_1077 and not \FreqDiv_2:count_1\ and \FreqDiv_2:count_4\ and \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_0\)
	OR (not Net_1077 and not \FreqDiv_2:count_2\ and Net_1071)
	OR (not Net_1077 and not \FreqDiv_2:count_3\ and Net_1071)
	OR (not Net_1077 and Net_1071 and \FreqDiv_2:count_0\)
	OR (not Net_1077 and not \FreqDiv_2:count_1\ and Net_1071)
	OR (not Net_1077 and Net_1071 and \FreqDiv_2:count_4\)
	OR (not \FreqDiv_2:not_last_reset\ and not Net_1077));

\FreqDiv_2:count_4\\D\ <= ((not Net_1077 and not \FreqDiv_2:count_4\ and \FreqDiv_2:not_last_reset\ and \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\)
	OR (not Net_1077 and not \FreqDiv_2:count_0\ and \FreqDiv_2:count_4\)
	OR (not Net_1077 and not \FreqDiv_2:count_2\ and \FreqDiv_2:count_4\)
	OR (not Net_1077 and not \FreqDiv_2:count_3\ and \FreqDiv_2:count_4\)
	OR (not \FreqDiv_2:not_last_reset\ and not Net_1077 and \FreqDiv_2:count_4\));

\FreqDiv_2:count_3\\D\ <= ((not Net_1077 and not \FreqDiv_2:count_3\ and \FreqDiv_2:not_last_reset\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\)
	OR (not Net_1077 and not \FreqDiv_2:count_4\ and not \FreqDiv_2:count_1\ and \FreqDiv_2:count_3\)
	OR (not Net_1077 and not \FreqDiv_2:count_0\ and \FreqDiv_2:count_3\)
	OR (not Net_1077 and not \FreqDiv_2:count_2\ and \FreqDiv_2:count_3\)
	OR (not \FreqDiv_2:not_last_reset\ and not Net_1077 and \FreqDiv_2:count_3\));

\FreqDiv_2:count_2\\D\ <= ((not Net_1077 and not \FreqDiv_2:count_2\ and \FreqDiv_2:not_last_reset\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\)
	OR (not Net_1077 and not \FreqDiv_2:count_3\ and not \FreqDiv_2:count_1\ and \FreqDiv_2:count_2\)
	OR (not Net_1077 and not \FreqDiv_2:count_4\ and not \FreqDiv_2:count_1\ and \FreqDiv_2:count_2\)
	OR (not Net_1077 and not \FreqDiv_2:count_0\ and \FreqDiv_2:count_2\)
	OR (not \FreqDiv_2:not_last_reset\ and not Net_1077 and \FreqDiv_2:count_2\));

\FreqDiv_2:count_1\\D\ <= ((not Net_1077 and not \FreqDiv_2:count_2\ and not \FreqDiv_2:count_1\ and \FreqDiv_2:not_last_reset\ and \FreqDiv_2:count_0\)
	OR (not Net_1077 and not \FreqDiv_2:count_3\ and not \FreqDiv_2:count_1\ and \FreqDiv_2:not_last_reset\ and \FreqDiv_2:count_0\)
	OR (not Net_1077 and not \FreqDiv_2:count_4\ and not \FreqDiv_2:count_1\ and \FreqDiv_2:not_last_reset\ and \FreqDiv_2:count_0\)
	OR (not Net_1077 and not \FreqDiv_2:count_0\ and \FreqDiv_2:count_1\)
	OR (not \FreqDiv_2:not_last_reset\ and not Net_1077 and \FreqDiv_2:count_1\));

\FreqDiv_2:count_0\\D\ <= ((not Net_1077 and not \FreqDiv_2:count_0\ and \FreqDiv_2:not_last_reset\)
	OR (not \FreqDiv_2:not_last_reset\ and not Net_1077 and \FreqDiv_2:count_0\));

Net_1077 <= ((not \MODULE_13:g1:a0:gx:u0:lti_3\ and not \MODULE_13:g1:a0:gx:u0:lti_2\ and not \MODULE_13:g1:a0:gx:u0:lti_1\ and not \MODULE_13:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_13:g1:a0:gx:u0:lti_3\ and not \MODULE_13:g1:a0:gx:u0:lti_2\ and not \MODULE_13:g1:a0:gx:u0:lti_1\ and \MODULE_13:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_13:g1:a0:gx:u0:lti_3\ and not \MODULE_13:g1:a0:gx:u0:lti_2\ and \MODULE_13:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_13:g1:a0:gx:u0:lti_3\ and \MODULE_13:g1:a0:gx:u0:gti_3\));

Net_1097D <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and Net_1097)
	OR (not \FreqDiv_1:count_1\ and Net_1097)
	OR not \FreqDiv_1:not_last_reset\);

\FreqDiv_1:count_2\\D\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\));

\FreqDiv_1:count_1\\D\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_1\));

\FreqDiv_1:count_0\\D\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:not_last_reset\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_0\));

Net_987 <= ((not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and Net_1097 and Net_1117 and \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_2\ and Net_1097 and Net_1117 and \MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_3\ and Net_1097 and Net_1117 and \MODULE_10:g1:a0:gx:u0:lti_2\)
	OR (Net_1097 and Net_1117 and \MODULE_10:g1:a0:gx:u0:lti_3\));

Net_1117 <= ((not Net_756_11 and not Net_756_10 and not Net_756_9 and not Net_756_8 and not Net_633_11 and not Net_633_10 and not Net_633_9 and not Net_633_8 and Net_1132 and \MODULE_15:g1:a0:gx:u0:eqi_0\ and \MODULE_16:g1:a0:gx:u0:eqi_0\)
	OR Net_1117);

Net_1175 <= (not Net_1181
	OR not Net_1176);

Net_1179 <= (not Net_1181
	OR not Net_1180);

\GameTimer:TimerUDB:status_tc\ <= ((\GameTimer:TimerUDB:control_7\ and \GameTimer:TimerUDB:per_zero\));

\MODULE_6:g1:a0:gx:u0:eq_7\ <= ((not Net_756_7 and not Net_756_5 and not Net_756_1 and Net_756_6 and Net_756_4 and Net_756_3 and Net_756_2 and Net_756_0));

\MODULE_6:g1:a0:gx:u0:lt_11\ <= ((not Net_756_11 and not Net_756_10 and not Net_756_9));

\MODULE_6:g1:a0:gx:u0:gt_11\ <= (Net_756_10
	OR Net_756_11);

\MODULE_6:g1:a0:gx:u0:lt_8\ <= ((not Net_756_8 and not Net_756_7 and not Net_756_6));

\MODULE_6:g1:a0:gx:u0:gt_8\ <= (Net_756_7
	OR Net_756_8);

\MODULE_6:g1:a0:gx:u0:lt_5\ <= ((not Net_756_5 and not Net_756_3)
	OR (not Net_756_5 and not Net_756_4));

\MODULE_6:g1:a0:gx:u0:lt_2\ <= ((not Net_756_1 and not Net_756_0)
	OR not Net_756_2);

\MODULE_6:g1:a0:gx:u0:gt_2\ <= ((Net_756_2 and Net_756_1));

\MODULE_7:g1:a0:gx:u0:eq_7\ <= ((not Net_756_7 and not Net_756_5 and not Net_756_2 and not Net_756_1 and Net_756_6 and Net_756_4 and Net_756_3 and Net_756_0));

\MODULE_7:g1:a0:gx:u0:lt_2\ <= ((not Net_756_2 and not Net_756_1 and not Net_756_0));

\MODULE_7:g1:a0:gx:u0:gt_2\ <= (Net_756_1
	OR Net_756_2);

\MODULE_8:g1:a0:gx:u0:eq_7\ <= ((not Net_633_3 and not Net_633_2 and not Net_633_0 and Net_633_7 and Net_633_6 and Net_633_5 and Net_633_4 and Net_633_1));

\MODULE_8:g1:a0:gx:u0:gt_11\ <= (Net_633_9
	OR Net_633_10
	OR Net_633_11);

\MODULE_8:g1:a0:gx:u0:lt_8\ <= ((not Net_633_8 and not Net_633_6)
	OR (not Net_633_8 and not Net_633_7));

\MODULE_8:g1:a0:gx:u0:lt_5\ <= (not Net_633_4
	OR not Net_633_5);

\MODULE_8:g1:a0:gx:u0:gt_5\ <= ((Net_633_5 and Net_633_4 and Net_633_3));

\MODULE_8:g1:a0:gx:u0:lt_2\ <= ((not Net_633_2 and not Net_633_1));

\MODULE_8:g1:a0:gx:u0:gt_2\ <= ((Net_633_1 and Net_633_0)
	OR Net_633_2);

\MODULE_9:g1:a0:gx:u0:eq_7\ <= ((not Net_633_5 and not Net_633_3 and not Net_633_2 and not Net_633_0 and Net_633_7 and Net_633_6 and Net_633_4 and Net_633_1));

\MODULE_9:g1:a0:gx:u0:lt_5\ <= ((not Net_633_5 and not Net_633_4));

\MODULE_9:g1:a0:gx:u0:gt_5\ <= ((Net_633_4 and Net_633_3)
	OR Net_633_5);

\MODULE_10:g1:a0:gx:u0:eq_7\ <= ((not Net_633_5 and not Net_633_4 and not Net_633_2 and not Net_633_1 and not Net_633_0 and Net_633_7 and Net_633_6 and Net_633_3));

\MODULE_10:g1:a0:gx:u0:lt_5\ <= ((not Net_633_5 and not Net_633_4 and not Net_633_3));

\MODULE_10:g1:a0:gx:u0:gt_5\ <= (Net_633_4
	OR Net_633_5);

\MODULE_10:g1:a0:gx:u0:gt_2\ <= (Net_633_0
	OR Net_633_1
	OR Net_633_2);

\MODULE_11:g1:a0:gx:u0:eq_7\ <= ((not Net_633_7 and not Net_633_6 and not Net_633_5 and not Net_633_4 and not Net_633_3 and Net_633_2 and Net_633_1 and Net_633_0));

\MODULE_11:g1:a0:gx:u0:lt_8\ <= (not Net_633_8);

\MODULE_11:g1:a0:gx:u0:gt_8\ <= ((Net_633_8 and Net_633_6)
	OR (Net_633_8 and Net_633_7));

\MODULE_11:g1:a0:gx:u0:gt_5\ <= (Net_633_3
	OR Net_633_4
	OR Net_633_5);

\MODULE_11:g1:a0:gx:u0:lt_2\ <= (not Net_633_0
	OR not Net_633_1
	OR not Net_633_2);

\MODULE_12:g1:a0:gx:u0:eq_7\ <= ((not Net_756_7 and not Net_756_3 and not Net_756_2 and Net_756_6 and Net_756_5 and Net_756_4 and Net_756_1 and Net_756_0));

\MODULE_12:g1:a0:gx:u0:lt_5\ <= (not Net_756_4
	OR not Net_756_5);

\MODULE_12:g1:a0:gx:u0:gt_5\ <= ((Net_756_5 and Net_756_4 and Net_756_3));

\MODULE_12:g1:a0:gx:u0:lt_2\ <= ((not Net_756_2 and not Net_756_0)
	OR (not Net_756_2 and not Net_756_1));

\MODULE_13:g1:a0:gx:u0:eq_7\ <= ((not Net_756_7 and not Net_756_5 and not Net_756_2 and not Net_756_1 and not Net_756_0 and Net_756_6 and Net_756_4 and Net_756_3));

\MODULE_13:g1:a0:gx:u0:gt_2\ <= (Net_756_0
	OR Net_756_1
	OR Net_756_2);

\MODULE_15:g1:a0:gx:u0:eq_7\ <= ((not Net_756_7 and not Net_756_6 and not Net_756_5 and not Net_756_4 and not Net_756_3 and not Net_756_2 and not Net_756_1 and not Net_756_0));

\MODULE_15:g1:a0:gx:u0:gt_11\ <= (Net_756_9
	OR Net_756_10
	OR Net_756_11);

\MODULE_15:g1:a0:gx:u0:gt_8\ <= (Net_756_6
	OR Net_756_7
	OR Net_756_8);

\MODULE_15:g1:a0:gx:u0:gt_5\ <= (Net_756_3
	OR Net_756_4
	OR Net_756_5);

\MODULE_16:g1:a0:gx:u0:eq_7\ <= ((not Net_633_7 and not Net_633_6 and not Net_633_5 and not Net_633_4 and not Net_633_3 and not Net_633_2 and not Net_633_1 and not Net_633_0));

\MODULE_16:g1:a0:gx:u0:gt_8\ <= (Net_633_6
	OR Net_633_7
	OR Net_633_8);

A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__A_net_0),
		analog=>(open),
		io=>(tmpIO_0__A_net_0),
		siovref=>(tmpSIOVREF__A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__A_net_0);
B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"021ad3c5-1f44-4b39-814a-00e3db078030",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__B_net_0),
		analog=>(open),
		io=>(tmpIO_0__B_net_0),
		siovref=>(tmpSIOVREF__B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__B_net_0);
Joystick_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Joystick_Y_net_0),
		analog=>Net_61,
		io=>(tmpIO_0__Joystick_Y_net_0),
		siovref=>(tmpSIOVREF__Joystick_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Joystick_Y_net_0);
Joystick_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"78a93a7d-df84-4776-91f5-c223f8a29e8c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Joystick_X_net_0),
		analog=>Net_68,
		io=>(tmpIO_0__Joystick_X_net_0),
		siovref=>(tmpSIOVREF__Joystick_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Joystick_X_net_0);
\ADC_SAR_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_248\,
		signal2=>\ADC_SAR_1:Net_235\);
\ADC_SAR_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_96);
\ADC_SAR_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"86eb764e-484b-44cc-91ec-5c4660455f09/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"625001562.503906",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_1:Net_376\,
		dig_domain_out=>open);
\ADC_SAR_1:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_68,
		vminus=>\ADC_SAR_1:Net_126\,
		ext_pin=>\ADC_SAR_1:Net_215\,
		vrefhi_out=>\ADC_SAR_1:Net_257\,
		vref=>\ADC_SAR_1:Net_248\,
		clock=>\ADC_SAR_1:Net_376\,
		pump_clock=>\ADC_SAR_1:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_1:Net_252\,
		next_out=>Net_99,
		data_out=>(\ADC_SAR_1:Net_207_11\, \ADC_SAR_1:Net_207_10\, \ADC_SAR_1:Net_207_9\, \ADC_SAR_1:Net_207_8\,
			\ADC_SAR_1:Net_207_7\, \ADC_SAR_1:Net_207_6\, \ADC_SAR_1:Net_207_5\, \ADC_SAR_1:Net_207_4\,
			\ADC_SAR_1:Net_207_3\, \ADC_SAR_1:Net_207_2\, \ADC_SAR_1:Net_207_1\, \ADC_SAR_1:Net_207_0\),
		eof_udb=>Net_96);
\ADC_SAR_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_215\,
		signal2=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_126\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_257\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_255\);
\ADC_SAR_1:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_1:Net_235\);
\ADC_SAR_1:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_368\);
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Control_Reg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_1:control_7\, \Control_Reg_1:control_6\, \Control_Reg_1:control_5\, \Control_Reg_1:control_4\,
			\Control_Reg_1:control_3\, Net_1180, Net_1176, Net_1184));
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Speaker:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d2afb8c-9a14-4c6a-bff2-f410b64a3eb9",
		drive_mode=>"001",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Speaker_net_0),
		analog=>Net_1846,
		io=>(tmpIO_0__Speaker_net_0),
		siovref=>(tmpSIOVREF__Speaker_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Speaker_net_0);
\ADC_SAR_Seq_1:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_514, Net_513, Net_512, Net_511,
			Net_510, Net_509, Net_508, Net_507,
			Net_506, Net_505, Net_504, Net_503,
			Net_502, Net_501, Net_500, Net_499,
			Net_498, Net_496, Net_494, Net_493,
			Net_491, Net_489, Net_488, Net_486,
			Net_484, Net_483, Net_481, Net_479,
			Net_478, Net_476, Net_474, Net_473,
			Net_471, Net_469, Net_468, Net_466,
			Net_464, Net_463, Net_461, Net_459,
			Net_458, Net_456, Net_454, Net_453,
			Net_451, Net_449, Net_448, Net_446,
			Net_444, Net_443, Net_441, Net_439,
			Net_438, Net_436, Net_434, Net_433,
			Net_431, Net_429, Net_428, Net_426,
			Net_424, Net_423, Net_421, Net_61),
		hw_ctrl_en=>(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_SAR_Seq_1:V_single\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_248\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_235\);
\ADC_SAR_Seq_1:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_SAR_Seq_1:Net_2803\,
		vminus=>\ADC_SAR_Seq_1:SAR:Net_126\,
		ext_pin=>\ADC_SAR_Seq_1:SAR:Net_215\,
		vrefhi_out=>\ADC_SAR_Seq_1:SAR:Net_257\,
		vref=>\ADC_SAR_Seq_1:SAR:Net_248\,
		clock=>\ADC_SAR_Seq_1:clock\,
		pump_clock=>\ADC_SAR_Seq_1:clock\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_Seq_1:SAR:Net_252\,
		next_out=>Net_419,
		data_out=>(\ADC_SAR_Seq_1:SAR:Net_207_11\, \ADC_SAR_Seq_1:SAR:Net_207_10\, \ADC_SAR_Seq_1:SAR:Net_207_9\, \ADC_SAR_Seq_1:SAR:Net_207_8\,
			\ADC_SAR_Seq_1:SAR:Net_207_7\, \ADC_SAR_Seq_1:SAR:Net_207_6\, \ADC_SAR_Seq_1:SAR:Net_207_5\, \ADC_SAR_Seq_1:SAR:Net_207_4\,
			\ADC_SAR_Seq_1:SAR:Net_207_3\, \ADC_SAR_Seq_1:SAR:Net_207_2\, \ADC_SAR_Seq_1:SAR:Net_207_1\, \ADC_SAR_Seq_1:SAR:Net_207_0\),
		eof_udb=>\ADC_SAR_Seq_1:Net_3830\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_215\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_209\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_126\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_149\);
\ADC_SAR_Seq_1:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq_1:SAR:Net_209\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_257\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_149\);
\ADC_SAR_Seq_1:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq_1:SAR:Net_255\);
\ADC_SAR_Seq_1:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_Seq_1:SAR:Net_235\);
\ADC_SAR_Seq_1:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq_1:SAR:Net_368\);
\ADC_SAR_Seq_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:Net_2803\,
		signal2=>\ADC_SAR_Seq_1:V_single\);
\ADC_SAR_Seq_1:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR_Seq_1:clock\,
		enable=>\ADC_SAR_Seq_1:bSAR_SEQ:enable\,
		clock_out=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\);
\ADC_SAR_Seq_1:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR_Seq_1:clock\,
		enable=>tmpOE__A_net_0,
		clock_out=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_ctrl\);
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC_SAR_Seq_1:bSAR_SEQ:control_7\, \ADC_SAR_Seq_1:bSAR_SEQ:control_6\, \ADC_SAR_Seq_1:bSAR_SEQ:control_5\, \ADC_SAR_Seq_1:bSAR_SEQ:control_4\,
			\ADC_SAR_Seq_1:bSAR_SEQ:control_3\, \ADC_SAR_Seq_1:bSAR_SEQ:control_2\, \ADC_SAR_Seq_1:bSAR_SEQ:load_period\, \ADC_SAR_Seq_1:bSAR_SEQ:enable\));
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000000",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC_SAR_Seq_1:bSAR_SEQ:load_period\,
		enable=>\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_SAR_Seq_1:bSAR_SEQ:count_6\, \ADC_SAR_Seq_1:ch_addr_5\, \ADC_SAR_Seq_1:ch_addr_4\, \ADC_SAR_Seq_1:ch_addr_3\,
			\ADC_SAR_Seq_1:ch_addr_2\, \ADC_SAR_Seq_1:ch_addr_1\, \ADC_SAR_Seq_1:ch_addr_0\),
		tc=>\ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\);
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_420));
\ADC_SAR_Seq_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b4f6ff35-d234-4338-a63a-10b48e102994/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"833333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq_1:clock\,
		dig_domain_out=>open);
\ADC_SAR_Seq_1:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq_1:Net_3830\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq_1:Net_3698\);
\ADC_SAR_Seq_1:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq_1:Net_3698\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq_1:nrq\);
\ADC_SAR_Seq_1:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b4f6ff35-d234-4338-a63a-10b48e102994/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq_1:Net_3710\,
		dig_domain_out=>open);
\ADC_SAR_Seq_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_420);
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC_SAR_Seq_1:Net_3710\,
		sc_in=>\ADC_SAR_Seq_1:nrq\,
		sc_out=>\ADC_SAR_Seq_1:Net_3935\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_0\);
h_sync:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__A_net_0),
		y=>Net_644,
		fb=>(tmpFB_0__h_sync_net_0),
		analog=>(open),
		io=>(tmpIO_0__h_sync_net_0),
		siovref=>(tmpSIOVREF__h_sync_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__h_sync_net_0);
v_sync:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d99df73b-0246-424d-9d81-c202cb1eaf97",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__A_net_0),
		y=>Net_659,
		fb=>(tmpFB_0__v_sync_net_0),
		analog=>(open),
		io=>(tmpIO_0__v_sync_net_0),
		siovref=>(tmpSIOVREF__v_sync_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__v_sync_net_0);
CLK_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9929dff4-a273-4cc1-b385-b623cc018987",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__A_net_0),
		y=>(zero),
		fb=>Net_1810,
		analog=>(open),
		io=>(tmpIO_0__CLK_PIN_net_0),
		siovref=>(tmpSIOVREF__CLK_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CLK_PIN_net_0);
Green:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2ed513d5-100e-476e-bfbd-1af898c90659",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__A_net_0),
		y=>Net_1175,
		fb=>(tmpFB_0__Green_net_0),
		analog=>(open),
		io=>(tmpIO_0__Green_net_0),
		siovref=>(tmpSIOVREF__Green_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Green_net_0);
Red:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"710795e4-efd7-4f1f-989a-078d60919c3f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__A_net_0),
		y=>Net_789,
		fb=>(tmpFB_0__Red_net_0),
		analog=>(open),
		io=>(tmpIO_0__Red_net_0),
		siovref=>(tmpSIOVREF__Red_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Red_net_0);
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
Line_Int:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1071);
DMA_1:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_987,
		trq=>zero,
		nrq=>Net_1108);
\Control_Reg_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_2:control_7\, \Control_Reg_2:control_6\, \Control_Reg_2:control_5\, \Control_Reg_2:control_4\,
			\Control_Reg_2:control_3\, \Control_Reg_2:control_2\, \Control_Reg_2:control_1\, Net_1132));
Blue:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5a1ea67b-f190-410b-abe7-8318d7c6dcd0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__A_net_0),
		y=>Net_1179,
		fb=>(tmpFB_0__Blue_net_0),
		analog=>(open),
		io=>(tmpIO_0__Blue_net_0),
		siovref=>(tmpSIOVREF__Blue_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Blue_net_0);
\VDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_1846,
		iout=>\VDAC8_1:Net_77\);
\VDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_1:Net_77\);
\GameTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__A_net_0,
		clock_out=>\GameTimer:TimerUDB:ClockOutFromEnBlock\);
\GameTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__A_net_0,
		clock_out=>\GameTimer:TimerUDB:Clk_Ctl_i\);
\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\GameTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\GameTimer:TimerUDB:control_7\, \GameTimer:TimerUDB:control_6\, \GameTimer:TimerUDB:control_5\, \GameTimer:TimerUDB:control_4\,
			\GameTimer:TimerUDB:control_3\, \GameTimer:TimerUDB:control_2\, \GameTimer:TimerUDB:control_1\, \GameTimer:TimerUDB:control_0\));
\GameTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\GameTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \GameTimer:TimerUDB:status_3\,
			\GameTimer:TimerUDB:status_2\, zero, \GameTimer:TimerUDB:status_tc\),
		interrupt=>\GameTimer:Net_55\);
\GameTimer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\GameTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \GameTimer:TimerUDB:control_7\, \GameTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\GameTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\GameTimer:TimerUDB:nc11\,
		f0_blk_stat=>\GameTimer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\GameTimer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\GameTimer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\GameTimer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\GameTimer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\GameTimer:TimerUDB:sT32:timerdp:cap0_1\, \GameTimer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\GameTimer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\GameTimer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\GameTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \GameTimer:TimerUDB:control_7\, \GameTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\GameTimer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\GameTimer:TimerUDB:nc10\,
		f0_blk_stat=>\GameTimer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\GameTimer:TimerUDB:sT32:timerdp:carry0\,
		co=>\GameTimer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\GameTimer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\GameTimer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\GameTimer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\GameTimer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\GameTimer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\GameTimer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\GameTimer:TimerUDB:sT32:timerdp:cap0_1\, \GameTimer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\GameTimer:TimerUDB:sT32:timerdp:cap1_1\, \GameTimer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\GameTimer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\GameTimer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\GameTimer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\GameTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \GameTimer:TimerUDB:control_7\, \GameTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\GameTimer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\GameTimer:TimerUDB:nc9\,
		f0_blk_stat=>\GameTimer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\GameTimer:TimerUDB:sT32:timerdp:carry1\,
		co=>\GameTimer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\GameTimer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\GameTimer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\GameTimer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\GameTimer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\GameTimer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\GameTimer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\GameTimer:TimerUDB:sT32:timerdp:cap1_1\, \GameTimer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\GameTimer:TimerUDB:sT32:timerdp:cap2_1\, \GameTimer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\GameTimer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\GameTimer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\GameTimer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\GameTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \GameTimer:TimerUDB:control_7\, \GameTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\GameTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\GameTimer:TimerUDB:status_3\,
		f0_blk_stat=>\GameTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\GameTimer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\GameTimer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\GameTimer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\GameTimer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\GameTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \GameTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\GameTimer:TimerUDB:sT32:timerdp:cap2_1\, \GameTimer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\GameTimer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\MODULE_6:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_6:g1:a0:gx:u0:eqi_0\);
\MODULE_6:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_11\,
		y=>\MODULE_6:g1:a0:gx:u0:lti_3\);
\MODULE_6:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_11\,
		y=>\MODULE_6:g1:a0:gx:u0:gti_3\);
\MODULE_6:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_6:g1:a0:gx:u0:lti_2\);
\MODULE_6:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_8\,
		y=>\MODULE_6:g1:a0:gx:u0:gti_2\);
\MODULE_6:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_6:g1:a0:gx:u0:lti_1\);
\MODULE_6:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>Net_756_5,
		y=>\MODULE_6:g1:a0:gx:u0:gti_1\);
\MODULE_6:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_6:g1:a0:gx:u0:lti_0\);
\MODULE_6:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_6:g1:a0:gx:u0:gti_0\);
\MODULE_7:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_7:g1:a0:gx:u0:eqi_0\);
\MODULE_7:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_11\,
		y=>\MODULE_7:g1:a0:gx:u0:lti_3\);
\MODULE_7:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_11\,
		y=>\MODULE_7:g1:a0:gx:u0:gti_3\);
\MODULE_7:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_7:g1:a0:gx:u0:lti_2\);
\MODULE_7:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_8\,
		y=>\MODULE_7:g1:a0:gx:u0:gti_2\);
\MODULE_7:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_7:g1:a0:gx:u0:lti_1\);
\MODULE_7:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>Net_756_5,
		y=>\MODULE_7:g1:a0:gx:u0:gti_1\);
\MODULE_7:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_7:g1:a0:gx:u0:lti_0\);
\MODULE_7:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_7:g1:a0:gx:u0:gti_0\);
\MODULE_8:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_8:g1:a0:gx:u0:eqi_0\);
\MODULE_8:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_8:g1:a0:gx:u0:lti_3\);
\MODULE_8:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:gt_11\,
		y=>\MODULE_8:g1:a0:gx:u0:gti_3\);
\MODULE_8:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_8:g1:a0:gx:u0:lti_2\);
\MODULE_8:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>Net_633_8,
		y=>\MODULE_8:g1:a0:gx:u0:gti_2\);
\MODULE_8:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_8:g1:a0:gx:u0:lti_1\);
\MODULE_8:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_8:g1:a0:gx:u0:gti_1\);
\MODULE_8:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_8:g1:a0:gx:u0:lti_0\);
\MODULE_8:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_8:g1:a0:gx:u0:gti_0\);
\MODULE_9:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_9:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_9:g1:a0:gx:u0:eqi_0\);
\MODULE_9:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_9:g1:a0:gx:u0:lti_3\);
\MODULE_9:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:gt_11\,
		y=>\MODULE_9:g1:a0:gx:u0:gti_3\);
\MODULE_9:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_9:g1:a0:gx:u0:lti_2\);
\MODULE_9:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>Net_633_8,
		y=>\MODULE_9:g1:a0:gx:u0:gti_2\);
\MODULE_9:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_9:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_9:g1:a0:gx:u0:lti_1\);
\MODULE_9:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_9:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_9:g1:a0:gx:u0:gti_1\);
\MODULE_9:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_9:g1:a0:gx:u0:lti_0\);
\MODULE_9:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_9:g1:a0:gx:u0:gti_0\);
\MODULE_10:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_10:g1:a0:gx:u0:eqi_0\);
\MODULE_10:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_10:g1:a0:gx:u0:lti_3\);
\MODULE_10:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:gt_11\,
		y=>\MODULE_10:g1:a0:gx:u0:gti_3\);
\MODULE_10:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_10:g1:a0:gx:u0:lti_2\);
\MODULE_10:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>Net_633_8,
		y=>\MODULE_10:g1:a0:gx:u0:gti_2\);
\MODULE_10:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_10:g1:a0:gx:u0:lti_1\);
\MODULE_10:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_10:g1:a0:gx:u0:gti_1\);
\MODULE_10:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_10:g1:a0:gx:u0:lti_0\);
\MODULE_10:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_10:g1:a0:gx:u0:gti_0\);
\MODULE_11:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_11:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_11:g1:a0:gx:u0:eqi_0\);
\MODULE_11:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_11:g1:a0:gx:u0:lti_3\);
\MODULE_11:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:gt_11\,
		y=>\MODULE_11:g1:a0:gx:u0:gti_3\);
\MODULE_11:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_11:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_11:g1:a0:gx:u0:lti_2\);
\MODULE_11:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_11:g1:a0:gx:u0:gt_8\,
		y=>\MODULE_11:g1:a0:gx:u0:gti_2\);
\MODULE_11:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_11:g1:a0:gx:u0:lti_1\);
\MODULE_11:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_11:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_11:g1:a0:gx:u0:gti_1\);
\MODULE_11:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_11:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_11:g1:a0:gx:u0:lti_0\);
\MODULE_11:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_11:g1:a0:gx:u0:gti_0\);
\MODULE_12:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_12:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_12:g1:a0:gx:u0:eqi_0\);
\MODULE_12:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_11\,
		y=>\MODULE_12:g1:a0:gx:u0:lti_3\);
\MODULE_12:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_11\,
		y=>\MODULE_12:g1:a0:gx:u0:gti_3\);
\MODULE_12:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_12:g1:a0:gx:u0:lti_2\);
\MODULE_12:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_8\,
		y=>\MODULE_12:g1:a0:gx:u0:gti_2\);
\MODULE_12:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_12:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_12:g1:a0:gx:u0:lti_1\);
\MODULE_12:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_12:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_12:g1:a0:gx:u0:gti_1\);
\MODULE_12:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_12:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_12:g1:a0:gx:u0:lti_0\);
\MODULE_12:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>Net_756_2,
		y=>\MODULE_12:g1:a0:gx:u0:gti_0\);
\MODULE_13:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_13:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_13:g1:a0:gx:u0:eqi_0\);
\MODULE_13:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_11\,
		y=>\MODULE_13:g1:a0:gx:u0:lti_3\);
\MODULE_13:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_11\,
		y=>\MODULE_13:g1:a0:gx:u0:gti_3\);
\MODULE_13:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_13:g1:a0:gx:u0:lti_2\);
\MODULE_13:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_8\,
		y=>\MODULE_13:g1:a0:gx:u0:gti_2\);
\MODULE_13:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_13:g1:a0:gx:u0:lti_1\);
\MODULE_13:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>Net_756_5,
		y=>\MODULE_13:g1:a0:gx:u0:gti_1\);
\MODULE_13:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_13:g1:a0:gx:u0:lti_0\);
\MODULE_13:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_13:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_13:g1:a0:gx:u0:gti_0\);
\MODULE_14:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_14:g1:a0:gx:u0:eqi_0\);
\MODULE_14:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_14:g1:a0:gx:u0:lti_3\);
\MODULE_14:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:gt_11\,
		y=>\MODULE_14:g1:a0:gx:u0:gti_3\);
\MODULE_14:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_14:g1:a0:gx:u0:lti_2\);
\MODULE_14:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>Net_633_8,
		y=>\MODULE_14:g1:a0:gx:u0:gti_2\);
\MODULE_14:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_14:g1:a0:gx:u0:lti_1\);
\MODULE_14:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_14:g1:a0:gx:u0:gti_1\);
\MODULE_14:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_14:g1:a0:gx:u0:lti_0\);
\MODULE_14:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_14:g1:a0:gx:u0:gti_0\);
\MODULE_15:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_15:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_15:g1:a0:gx:u0:eqi_0\);
\MODULE_15:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_15:g1:a0:gx:u0:lti_3\);
\MODULE_15:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_15:g1:a0:gx:u0:gt_11\,
		y=>\MODULE_15:g1:a0:gx:u0:gti_3\);
\MODULE_15:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_15:g1:a0:gx:u0:lti_2\);
\MODULE_15:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_15:g1:a0:gx:u0:gt_8\,
		y=>\MODULE_15:g1:a0:gx:u0:gti_2\);
\MODULE_15:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_15:g1:a0:gx:u0:lti_1\);
\MODULE_15:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_15:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_15:g1:a0:gx:u0:gti_1\);
\MODULE_15:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_15:g1:a0:gx:u0:lti_0\);
\MODULE_15:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_13:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_15:g1:a0:gx:u0:gti_0\);
\MODULE_16:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_16:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_16:g1:a0:gx:u0:eqi_0\);
\MODULE_16:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_16:g1:a0:gx:u0:lti_3\);
\MODULE_16:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:gt_11\,
		y=>\MODULE_16:g1:a0:gx:u0:gti_3\);
\MODULE_16:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_16:g1:a0:gx:u0:lti_2\);
\MODULE_16:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_16:g1:a0:gx:u0:gt_8\,
		y=>\MODULE_16:g1:a0:gx:u0:gti_2\);
\MODULE_16:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_16:g1:a0:gx:u0:lti_1\);
\MODULE_16:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_11:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_16:g1:a0:gx:u0:gti_1\);
\MODULE_16:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_16:g1:a0:gx:u0:lti_0\);
\MODULE_16:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_10:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_16:g1:a0:gx:u0:gti_0\);
Net_756_11:cy_dff
	PORT MAP(d=>Net_756_11D,
		clk=>Net_1085,
		q=>Net_756_11);
Net_756_10:cy_dff
	PORT MAP(d=>Net_756_10D,
		clk=>Net_1085,
		q=>Net_756_10);
Net_756_9:cy_dff
	PORT MAP(d=>Net_756_9D,
		clk=>Net_1085,
		q=>Net_756_9);
Net_756_8:cy_dff
	PORT MAP(d=>Net_756_8D,
		clk=>Net_1085,
		q=>Net_756_8);
Net_756_7:cy_dff
	PORT MAP(d=>Net_756_7D,
		clk=>Net_1085,
		q=>Net_756_7);
Net_756_6:cy_dff
	PORT MAP(d=>Net_756_6D,
		clk=>Net_1085,
		q=>Net_756_6);
Net_756_5:cy_dff
	PORT MAP(d=>Net_756_5D,
		clk=>Net_1085,
		q=>Net_756_5);
Net_756_4:cy_dff
	PORT MAP(d=>Net_756_4D,
		clk=>Net_1085,
		q=>Net_756_4);
Net_756_3:cy_dff
	PORT MAP(d=>Net_756_3D,
		clk=>Net_1085,
		q=>Net_756_3);
Net_756_2:cy_dff
	PORT MAP(d=>Net_756_2D,
		clk=>Net_1085,
		q=>Net_756_2);
Net_756_1:cy_dff
	PORT MAP(d=>Net_756_1D,
		clk=>Net_1085,
		q=>Net_756_1);
Net_756_0:cy_dff
	PORT MAP(d=>Net_756_0D,
		clk=>Net_1085,
		q=>Net_756_0);
Net_633_11:cy_dff
	PORT MAP(d=>Net_633_11D,
		clk=>Net_1810,
		q=>Net_633_11);
Net_633_10:cy_dff
	PORT MAP(d=>Net_633_10D,
		clk=>Net_1810,
		q=>Net_633_10);
Net_633_9:cy_dff
	PORT MAP(d=>Net_633_9D,
		clk=>Net_1810,
		q=>Net_633_9);
Net_633_8:cy_dff
	PORT MAP(d=>Net_633_8D,
		clk=>Net_1810,
		q=>Net_633_8);
Net_633_7:cy_dff
	PORT MAP(d=>Net_633_7D,
		clk=>Net_1810,
		q=>Net_633_7);
Net_633_6:cy_dff
	PORT MAP(d=>Net_633_6D,
		clk=>Net_1810,
		q=>Net_633_6);
Net_633_5:cy_dff
	PORT MAP(d=>Net_633_5D,
		clk=>Net_1810,
		q=>Net_633_5);
Net_633_4:cy_dff
	PORT MAP(d=>Net_633_4D,
		clk=>Net_1810,
		q=>Net_633_4);
Net_633_3:cy_dff
	PORT MAP(d=>Net_633_3D,
		clk=>Net_1810,
		q=>Net_633_3);
Net_633_2:cy_dff
	PORT MAP(d=>Net_633_2D,
		clk=>Net_1810,
		q=>Net_633_2);
Net_633_1:cy_dff
	PORT MAP(d=>Net_633_1D,
		clk=>Net_1810,
		q=>Net_633_1);
Net_633_0:cy_dff
	PORT MAP(d=>Net_633_0D,
		clk=>Net_1810,
		q=>Net_633_0);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_5\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_4\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_3\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_2\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_1\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_0\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\);
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		q=>Net_420);
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC_SAR_Seq_1:Net_3710\,
		q=>\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\);
\FreqDiv_2:not_last_reset\:cy_dff
	PORT MAP(d=>\FreqDiv_2:not_last_reset\\D\,
		clk=>Net_869,
		q=>\FreqDiv_2:not_last_reset\);
Net_1071:cy_dff
	PORT MAP(d=>Net_1071D,
		clk=>Net_869,
		q=>Net_1071);
\FreqDiv_2:count_4\:cy_dff
	PORT MAP(d=>\FreqDiv_2:count_4\\D\,
		clk=>Net_869,
		q=>\FreqDiv_2:count_4\);
\FreqDiv_2:count_3\:cy_dff
	PORT MAP(d=>\FreqDiv_2:count_3\\D\,
		clk=>Net_869,
		q=>\FreqDiv_2:count_3\);
\FreqDiv_2:count_2\:cy_dff
	PORT MAP(d=>\FreqDiv_2:count_2\\D\,
		clk=>Net_869,
		q=>\FreqDiv_2:count_2\);
\FreqDiv_2:count_1\:cy_dff
	PORT MAP(d=>\FreqDiv_2:count_1\\D\,
		clk=>Net_869,
		q=>\FreqDiv_2:count_1\);
\FreqDiv_2:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv_2:count_0\\D\,
		clk=>Net_869,
		q=>\FreqDiv_2:count_0\);
\FreqDiv_1:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__A_net_0,
		clk=>Net_1810,
		q=>\FreqDiv_1:not_last_reset\);
Net_1097:cy_dff
	PORT MAP(d=>Net_1097D,
		clk=>Net_1810,
		q=>Net_1097);
\FreqDiv_1:count_2\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_2\\D\,
		clk=>Net_1810,
		q=>\FreqDiv_1:count_2\);
\FreqDiv_1:count_1\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_1\\D\,
		clk=>Net_1810,
		q=>\FreqDiv_1:count_1\);
\FreqDiv_1:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_0\\D\,
		clk=>Net_1810,
		q=>\FreqDiv_1:count_0\);
\GameTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\GameTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\GameTimer:TimerUDB:capture_last\);
\GameTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\GameTimer:TimerUDB:status_tc\,
		clk=>\GameTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\GameTimer:TimerUDB:tc_reg_i\);
\GameTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\GameTimer:TimerUDB:control_7\,
		clk=>\GameTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\GameTimer:TimerUDB:hwEnable_reg\);
\GameTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\GameTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\GameTimer:TimerUDB:capture_out_reg_i\);

END R_T_L;
