// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _batch_align2D_HH_
#define _batch_align2D_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1.h"
#include "batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1.h"
#include "batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.h"
#include "batch_align2D_fdiv_32ns_32ns_32_8_1.h"
#include "batch_align2D_sitofp_32s_32_3_1.h"
#include "batch_align2D_mux_1287_8_1_1.h"
#include "batch_align2D_mux_1007_8_1_1.h"
#include "batch_align2D_mux_366_32_1_1.h"
#include "batch_align2D_pyr_data.h"
#include "batch_align2D_ctrl_s_axi.h"
#include "batch_align2D_param_s_axi.h"
#include "batch_align2D_pyr_m_axi.h"
#include "batch_align2D_patches_m_axi.h"
#include "batch_align2D_pos_r_m_axi.h"
#include "batch_align2D_debug_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_PYR_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_PYR_ID_WIDTH = 1,
         unsigned int C_M_AXI_PYR_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_DATA_WIDTH = 32,
         unsigned int C_M_AXI_PYR_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_PATCHES_ID_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_DATA_WIDTH = 32,
         unsigned int C_M_AXI_PATCHES_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_POS_R_ID_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_DATA_WIDTH = 32,
         unsigned int C_M_AXI_POS_R_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_DEBUG_ID_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DEBUG_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32,
         unsigned int C_S_AXI_PARAM_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_PARAM_DATA_WIDTH = 32>
struct batch_align2D : public sc_module {
    // Port declarations 217
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_pyr_AWVALID;
    sc_in< sc_logic > m_axi_pyr_AWREADY;
    sc_out< sc_uint<C_M_AXI_PYR_ADDR_WIDTH> > m_axi_pyr_AWADDR;
    sc_out< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_AWID;
    sc_out< sc_lv<8> > m_axi_pyr_AWLEN;
    sc_out< sc_lv<3> > m_axi_pyr_AWSIZE;
    sc_out< sc_lv<2> > m_axi_pyr_AWBURST;
    sc_out< sc_lv<2> > m_axi_pyr_AWLOCK;
    sc_out< sc_lv<4> > m_axi_pyr_AWCACHE;
    sc_out< sc_lv<3> > m_axi_pyr_AWPROT;
    sc_out< sc_lv<4> > m_axi_pyr_AWQOS;
    sc_out< sc_lv<4> > m_axi_pyr_AWREGION;
    sc_out< sc_uint<C_M_AXI_PYR_AWUSER_WIDTH> > m_axi_pyr_AWUSER;
    sc_out< sc_logic > m_axi_pyr_WVALID;
    sc_in< sc_logic > m_axi_pyr_WREADY;
    sc_out< sc_uint<C_M_AXI_PYR_DATA_WIDTH> > m_axi_pyr_WDATA;
    sc_out< sc_uint<C_M_AXI_PYR_DATA_WIDTH/8> > m_axi_pyr_WSTRB;
    sc_out< sc_logic > m_axi_pyr_WLAST;
    sc_out< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_WID;
    sc_out< sc_uint<C_M_AXI_PYR_WUSER_WIDTH> > m_axi_pyr_WUSER;
    sc_out< sc_logic > m_axi_pyr_ARVALID;
    sc_in< sc_logic > m_axi_pyr_ARREADY;
    sc_out< sc_uint<C_M_AXI_PYR_ADDR_WIDTH> > m_axi_pyr_ARADDR;
    sc_out< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_ARID;
    sc_out< sc_lv<8> > m_axi_pyr_ARLEN;
    sc_out< sc_lv<3> > m_axi_pyr_ARSIZE;
    sc_out< sc_lv<2> > m_axi_pyr_ARBURST;
    sc_out< sc_lv<2> > m_axi_pyr_ARLOCK;
    sc_out< sc_lv<4> > m_axi_pyr_ARCACHE;
    sc_out< sc_lv<3> > m_axi_pyr_ARPROT;
    sc_out< sc_lv<4> > m_axi_pyr_ARQOS;
    sc_out< sc_lv<4> > m_axi_pyr_ARREGION;
    sc_out< sc_uint<C_M_AXI_PYR_ARUSER_WIDTH> > m_axi_pyr_ARUSER;
    sc_in< sc_logic > m_axi_pyr_RVALID;
    sc_out< sc_logic > m_axi_pyr_RREADY;
    sc_in< sc_uint<C_M_AXI_PYR_DATA_WIDTH> > m_axi_pyr_RDATA;
    sc_in< sc_logic > m_axi_pyr_RLAST;
    sc_in< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_RID;
    sc_in< sc_uint<C_M_AXI_PYR_RUSER_WIDTH> > m_axi_pyr_RUSER;
    sc_in< sc_lv<2> > m_axi_pyr_RRESP;
    sc_in< sc_logic > m_axi_pyr_BVALID;
    sc_out< sc_logic > m_axi_pyr_BREADY;
    sc_in< sc_lv<2> > m_axi_pyr_BRESP;
    sc_in< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_BID;
    sc_in< sc_uint<C_M_AXI_PYR_BUSER_WIDTH> > m_axi_pyr_BUSER;
    sc_out< sc_logic > m_axi_patches_AWVALID;
    sc_in< sc_logic > m_axi_patches_AWREADY;
    sc_out< sc_uint<C_M_AXI_PATCHES_ADDR_WIDTH> > m_axi_patches_AWADDR;
    sc_out< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_AWID;
    sc_out< sc_lv<8> > m_axi_patches_AWLEN;
    sc_out< sc_lv<3> > m_axi_patches_AWSIZE;
    sc_out< sc_lv<2> > m_axi_patches_AWBURST;
    sc_out< sc_lv<2> > m_axi_patches_AWLOCK;
    sc_out< sc_lv<4> > m_axi_patches_AWCACHE;
    sc_out< sc_lv<3> > m_axi_patches_AWPROT;
    sc_out< sc_lv<4> > m_axi_patches_AWQOS;
    sc_out< sc_lv<4> > m_axi_patches_AWREGION;
    sc_out< sc_uint<C_M_AXI_PATCHES_AWUSER_WIDTH> > m_axi_patches_AWUSER;
    sc_out< sc_logic > m_axi_patches_WVALID;
    sc_in< sc_logic > m_axi_patches_WREADY;
    sc_out< sc_uint<C_M_AXI_PATCHES_DATA_WIDTH> > m_axi_patches_WDATA;
    sc_out< sc_uint<C_M_AXI_PATCHES_DATA_WIDTH/8> > m_axi_patches_WSTRB;
    sc_out< sc_logic > m_axi_patches_WLAST;
    sc_out< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_WID;
    sc_out< sc_uint<C_M_AXI_PATCHES_WUSER_WIDTH> > m_axi_patches_WUSER;
    sc_out< sc_logic > m_axi_patches_ARVALID;
    sc_in< sc_logic > m_axi_patches_ARREADY;
    sc_out< sc_uint<C_M_AXI_PATCHES_ADDR_WIDTH> > m_axi_patches_ARADDR;
    sc_out< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_ARID;
    sc_out< sc_lv<8> > m_axi_patches_ARLEN;
    sc_out< sc_lv<3> > m_axi_patches_ARSIZE;
    sc_out< sc_lv<2> > m_axi_patches_ARBURST;
    sc_out< sc_lv<2> > m_axi_patches_ARLOCK;
    sc_out< sc_lv<4> > m_axi_patches_ARCACHE;
    sc_out< sc_lv<3> > m_axi_patches_ARPROT;
    sc_out< sc_lv<4> > m_axi_patches_ARQOS;
    sc_out< sc_lv<4> > m_axi_patches_ARREGION;
    sc_out< sc_uint<C_M_AXI_PATCHES_ARUSER_WIDTH> > m_axi_patches_ARUSER;
    sc_in< sc_logic > m_axi_patches_RVALID;
    sc_out< sc_logic > m_axi_patches_RREADY;
    sc_in< sc_uint<C_M_AXI_PATCHES_DATA_WIDTH> > m_axi_patches_RDATA;
    sc_in< sc_logic > m_axi_patches_RLAST;
    sc_in< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_RID;
    sc_in< sc_uint<C_M_AXI_PATCHES_RUSER_WIDTH> > m_axi_patches_RUSER;
    sc_in< sc_lv<2> > m_axi_patches_RRESP;
    sc_in< sc_logic > m_axi_patches_BVALID;
    sc_out< sc_logic > m_axi_patches_BREADY;
    sc_in< sc_lv<2> > m_axi_patches_BRESP;
    sc_in< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_BID;
    sc_in< sc_uint<C_M_AXI_PATCHES_BUSER_WIDTH> > m_axi_patches_BUSER;
    sc_out< sc_logic > m_axi_pos_r_AWVALID;
    sc_in< sc_logic > m_axi_pos_r_AWREADY;
    sc_out< sc_uint<C_M_AXI_POS_R_ADDR_WIDTH> > m_axi_pos_r_AWADDR;
    sc_out< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_AWID;
    sc_out< sc_lv<8> > m_axi_pos_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_pos_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_pos_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_pos_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_pos_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_pos_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_pos_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_pos_r_AWREGION;
    sc_out< sc_uint<C_M_AXI_POS_R_AWUSER_WIDTH> > m_axi_pos_r_AWUSER;
    sc_out< sc_logic > m_axi_pos_r_WVALID;
    sc_in< sc_logic > m_axi_pos_r_WREADY;
    sc_out< sc_uint<C_M_AXI_POS_R_DATA_WIDTH> > m_axi_pos_r_WDATA;
    sc_out< sc_uint<C_M_AXI_POS_R_DATA_WIDTH/8> > m_axi_pos_r_WSTRB;
    sc_out< sc_logic > m_axi_pos_r_WLAST;
    sc_out< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_WID;
    sc_out< sc_uint<C_M_AXI_POS_R_WUSER_WIDTH> > m_axi_pos_r_WUSER;
    sc_out< sc_logic > m_axi_pos_r_ARVALID;
    sc_in< sc_logic > m_axi_pos_r_ARREADY;
    sc_out< sc_uint<C_M_AXI_POS_R_ADDR_WIDTH> > m_axi_pos_r_ARADDR;
    sc_out< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_ARID;
    sc_out< sc_lv<8> > m_axi_pos_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_pos_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_pos_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_pos_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_pos_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_pos_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_pos_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_pos_r_ARREGION;
    sc_out< sc_uint<C_M_AXI_POS_R_ARUSER_WIDTH> > m_axi_pos_r_ARUSER;
    sc_in< sc_logic > m_axi_pos_r_RVALID;
    sc_out< sc_logic > m_axi_pos_r_RREADY;
    sc_in< sc_uint<C_M_AXI_POS_R_DATA_WIDTH> > m_axi_pos_r_RDATA;
    sc_in< sc_logic > m_axi_pos_r_RLAST;
    sc_in< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_RID;
    sc_in< sc_uint<C_M_AXI_POS_R_RUSER_WIDTH> > m_axi_pos_r_RUSER;
    sc_in< sc_lv<2> > m_axi_pos_r_RRESP;
    sc_in< sc_logic > m_axi_pos_r_BVALID;
    sc_out< sc_logic > m_axi_pos_r_BREADY;
    sc_in< sc_lv<2> > m_axi_pos_r_BRESP;
    sc_in< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_BID;
    sc_in< sc_uint<C_M_AXI_POS_R_BUSER_WIDTH> > m_axi_pos_r_BUSER;
    sc_out< sc_logic > m_axi_debug_AWVALID;
    sc_in< sc_logic > m_axi_debug_AWREADY;
    sc_out< sc_uint<C_M_AXI_DEBUG_ADDR_WIDTH> > m_axi_debug_AWADDR;
    sc_out< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_AWID;
    sc_out< sc_lv<8> > m_axi_debug_AWLEN;
    sc_out< sc_lv<3> > m_axi_debug_AWSIZE;
    sc_out< sc_lv<2> > m_axi_debug_AWBURST;
    sc_out< sc_lv<2> > m_axi_debug_AWLOCK;
    sc_out< sc_lv<4> > m_axi_debug_AWCACHE;
    sc_out< sc_lv<3> > m_axi_debug_AWPROT;
    sc_out< sc_lv<4> > m_axi_debug_AWQOS;
    sc_out< sc_lv<4> > m_axi_debug_AWREGION;
    sc_out< sc_uint<C_M_AXI_DEBUG_AWUSER_WIDTH> > m_axi_debug_AWUSER;
    sc_out< sc_logic > m_axi_debug_WVALID;
    sc_in< sc_logic > m_axi_debug_WREADY;
    sc_out< sc_uint<C_M_AXI_DEBUG_DATA_WIDTH> > m_axi_debug_WDATA;
    sc_out< sc_uint<C_M_AXI_DEBUG_DATA_WIDTH/8> > m_axi_debug_WSTRB;
    sc_out< sc_logic > m_axi_debug_WLAST;
    sc_out< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_WID;
    sc_out< sc_uint<C_M_AXI_DEBUG_WUSER_WIDTH> > m_axi_debug_WUSER;
    sc_out< sc_logic > m_axi_debug_ARVALID;
    sc_in< sc_logic > m_axi_debug_ARREADY;
    sc_out< sc_uint<C_M_AXI_DEBUG_ADDR_WIDTH> > m_axi_debug_ARADDR;
    sc_out< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_ARID;
    sc_out< sc_lv<8> > m_axi_debug_ARLEN;
    sc_out< sc_lv<3> > m_axi_debug_ARSIZE;
    sc_out< sc_lv<2> > m_axi_debug_ARBURST;
    sc_out< sc_lv<2> > m_axi_debug_ARLOCK;
    sc_out< sc_lv<4> > m_axi_debug_ARCACHE;
    sc_out< sc_lv<3> > m_axi_debug_ARPROT;
    sc_out< sc_lv<4> > m_axi_debug_ARQOS;
    sc_out< sc_lv<4> > m_axi_debug_ARREGION;
    sc_out< sc_uint<C_M_AXI_DEBUG_ARUSER_WIDTH> > m_axi_debug_ARUSER;
    sc_in< sc_logic > m_axi_debug_RVALID;
    sc_out< sc_logic > m_axi_debug_RREADY;
    sc_in< sc_uint<C_M_AXI_DEBUG_DATA_WIDTH> > m_axi_debug_RDATA;
    sc_in< sc_logic > m_axi_debug_RLAST;
    sc_in< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_RID;
    sc_in< sc_uint<C_M_AXI_DEBUG_RUSER_WIDTH> > m_axi_debug_RUSER;
    sc_in< sc_lv<2> > m_axi_debug_RRESP;
    sc_in< sc_logic > m_axi_debug_BVALID;
    sc_out< sc_logic > m_axi_debug_BREADY;
    sc_in< sc_lv<2> > m_axi_debug_BRESP;
    sc_in< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_BID;
    sc_in< sc_uint<C_M_AXI_DEBUG_BUSER_WIDTH> > m_axi_debug_BUSER;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in< sc_logic > s_axi_param_AWVALID;
    sc_out< sc_logic > s_axi_param_AWREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_ADDR_WIDTH> > s_axi_param_AWADDR;
    sc_in< sc_logic > s_axi_param_WVALID;
    sc_out< sc_logic > s_axi_param_WREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_DATA_WIDTH> > s_axi_param_WDATA;
    sc_in< sc_uint<C_S_AXI_PARAM_DATA_WIDTH/8> > s_axi_param_WSTRB;
    sc_in< sc_logic > s_axi_param_ARVALID;
    sc_out< sc_logic > s_axi_param_ARREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_ADDR_WIDTH> > s_axi_param_ARADDR;
    sc_out< sc_logic > s_axi_param_RVALID;
    sc_in< sc_logic > s_axi_param_RREADY;
    sc_out< sc_uint<C_S_AXI_PARAM_DATA_WIDTH> > s_axi_param_RDATA;
    sc_out< sc_lv<2> > s_axi_param_RRESP;
    sc_out< sc_logic > s_axi_param_BVALID;
    sc_in< sc_logic > s_axi_param_BREADY;
    sc_out< sc_lv<2> > s_axi_param_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const7;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<8> > ap_var_for_const9;
    sc_signal< sc_lv<32> > ap_var_for_const11;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const10;
    sc_signal< sc_lv<4> > ap_var_for_const12;
    sc_signal< sc_lv<32> > ap_var_for_const13;
    sc_signal< sc_lv<64> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const14;


    // Module declarations
    batch_align2D(sc_module_name name);
    SC_HAS_PROCESS(batch_align2D);

    ~batch_align2D();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    batch_align2D_pyr_data* pyr_data_U;
    batch_align2D_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* batch_align2D_ctrl_s_axi_U;
    batch_align2D_param_s_axi<C_S_AXI_PARAM_ADDR_WIDTH,C_S_AXI_PARAM_DATA_WIDTH>* batch_align2D_param_s_axi_U;
    batch_align2D_pyr_m_axi<0,8,64,5,16,16,16,16,C_M_AXI_PYR_ID_WIDTH,C_M_AXI_PYR_ADDR_WIDTH,C_M_AXI_PYR_DATA_WIDTH,C_M_AXI_PYR_AWUSER_WIDTH,C_M_AXI_PYR_ARUSER_WIDTH,C_M_AXI_PYR_WUSER_WIDTH,C_M_AXI_PYR_RUSER_WIDTH,C_M_AXI_PYR_BUSER_WIDTH,C_M_AXI_PYR_USER_VALUE,C_M_AXI_PYR_PROT_VALUE,C_M_AXI_PYR_CACHE_VALUE>* batch_align2D_pyr_m_axi_U;
    batch_align2D_patches_m_axi<0,8,64,5,16,16,16,16,C_M_AXI_PATCHES_ID_WIDTH,C_M_AXI_PATCHES_ADDR_WIDTH,C_M_AXI_PATCHES_DATA_WIDTH,C_M_AXI_PATCHES_AWUSER_WIDTH,C_M_AXI_PATCHES_ARUSER_WIDTH,C_M_AXI_PATCHES_WUSER_WIDTH,C_M_AXI_PATCHES_RUSER_WIDTH,C_M_AXI_PATCHES_BUSER_WIDTH,C_M_AXI_PATCHES_USER_VALUE,C_M_AXI_PATCHES_PROT_VALUE,C_M_AXI_PATCHES_CACHE_VALUE>* batch_align2D_patches_m_axi_U;
    batch_align2D_pos_r_m_axi<0,32,64,5,16,16,16,16,C_M_AXI_POS_R_ID_WIDTH,C_M_AXI_POS_R_ADDR_WIDTH,C_M_AXI_POS_R_DATA_WIDTH,C_M_AXI_POS_R_AWUSER_WIDTH,C_M_AXI_POS_R_ARUSER_WIDTH,C_M_AXI_POS_R_WUSER_WIDTH,C_M_AXI_POS_R_RUSER_WIDTH,C_M_AXI_POS_R_BUSER_WIDTH,C_M_AXI_POS_R_USER_VALUE,C_M_AXI_POS_R_PROT_VALUE,C_M_AXI_POS_R_CACHE_VALUE>* batch_align2D_pos_r_m_axi_U;
    batch_align2D_debug_m_axi<0,32,64,5,16,16,16,16,C_M_AXI_DEBUG_ID_WIDTH,C_M_AXI_DEBUG_ADDR_WIDTH,C_M_AXI_DEBUG_DATA_WIDTH,C_M_AXI_DEBUG_AWUSER_WIDTH,C_M_AXI_DEBUG_ARUSER_WIDTH,C_M_AXI_DEBUG_WUSER_WIDTH,C_M_AXI_DEBUG_RUSER_WIDTH,C_M_AXI_DEBUG_BUSER_WIDTH,C_M_AXI_DEBUG_USER_VALUE,C_M_AXI_DEBUG_PROT_VALUE,C_M_AXI_DEBUG_CACHE_VALUE>* batch_align2D_debug_m_axi_U;
    batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1<1,4,32,32,32>* batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1;
    batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1<1,4,32,32,32>* batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U2;
    batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1<1,4,32,32,32>* batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U3;
    batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1<1,4,32,32,32>* batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U4;
    batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U5;
    batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6;
    batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7;
    batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U8;
    batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U9;
    batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U10;
    batch_align2D_fdiv_32ns_32ns_32_8_1<1,8,32,32,32>* batch_align2D_fdiv_32ns_32ns_32_8_1_U11;
    batch_align2D_fdiv_32ns_32ns_32_8_1<1,8,32,32,32>* batch_align2D_fdiv_32ns_32ns_32_8_1_U12;
    batch_align2D_fdiv_32ns_32ns_32_8_1<1,8,32,32,32>* batch_align2D_fdiv_32ns_32ns_32_8_1_U13;
    batch_align2D_fdiv_32ns_32ns_32_8_1<1,8,32,32,32>* batch_align2D_fdiv_32ns_32ns_32_8_1_U14;
    batch_align2D_fdiv_32ns_32ns_32_8_1<1,8,32,32,32>* batch_align2D_fdiv_32ns_32ns_32_8_1_U15;
    batch_align2D_fdiv_32ns_32ns_32_8_1<1,8,32,32,32>* batch_align2D_fdiv_32ns_32ns_32_8_1_U16;
    batch_align2D_sitofp_32s_32_3_1<1,3,32,32>* batch_align2D_sitofp_32s_32_3_1_U17;
    batch_align2D_mux_1287_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* batch_align2D_mux_1287_8_1_1_U18;
    batch_align2D_mux_1287_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* batch_align2D_mux_1287_8_1_1_U19;
    batch_align2D_mux_1007_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* batch_align2D_mux_1007_8_1_1_U20;
    batch_align2D_mux_1287_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* batch_align2D_mux_1287_8_1_1_U21;
    batch_align2D_mux_1287_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* batch_align2D_mux_1287_8_1_1_U22;
    batch_align2D_mux_1007_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* batch_align2D_mux_1007_8_1_1_U23;
    batch_align2D_mux_1287_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* batch_align2D_mux_1287_8_1_1_U24;
    batch_align2D_mux_1287_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* batch_align2D_mux_1287_8_1_1_U25;
    batch_align2D_mux_1007_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* batch_align2D_mux_1007_8_1_1_U26;
    batch_align2D_mux_1287_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* batch_align2D_mux_1287_8_1_1_U27;
    batch_align2D_mux_1287_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* batch_align2D_mux_1287_8_1_1_U28;
    batch_align2D_mux_1007_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* batch_align2D_mux_1007_8_1_1_U29;
    batch_align2D_mux_366_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,6,32>* batch_align2D_mux_366_32_1_1_U30;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<230> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > pyr_data_ptr;
    sc_signal< sc_lv<16> > img_w;
    sc_signal< sc_lv<16> > img_h;
    sc_signal< sc_lv<64> > ref_patch_with_border_ptr;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr;
    sc_signal< sc_lv<128> > levels;
    sc_signal< sc_logic > converged_ap_vld;
    sc_signal< sc_lv<32> > n_iter;
    sc_signal< sc_lv<1> > transfer_pyr;
    sc_signal< sc_lv<64> > inv_out;
    sc_signal< sc_lv<19> > pyr_data_address0;
    sc_signal< sc_logic > pyr_data_ce0;
    sc_signal< sc_logic > pyr_data_we0;
    sc_signal< sc_lv<8> > pyr_data_q0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_487;
    sc_signal< sc_lv<8> > ref_patch_with_borde_485;
    sc_signal< sc_lv<8> > ref_patch_with_borde_497;
    sc_signal< sc_lv<8> > ref_patch_with_borde_413;
    sc_signal< sc_lv<8> > ref_patch_with_borde_414;
    sc_signal< sc_lv<8> > ref_patch_with_borde_415;
    sc_signal< sc_lv<8> > ref_patch_with_borde_416;
    sc_signal< sc_lv<8> > ref_patch_with_borde_417;
    sc_signal< sc_lv<8> > ref_patch_with_borde_418;
    sc_signal< sc_lv<8> > ref_patch_with_borde_419;
    sc_signal< sc_lv<8> > ref_patch_with_borde_420;
    sc_signal< sc_lv<8> > ref_patch_with_borde_421;
    sc_signal< sc_lv<8> > ref_patch_with_borde_423;
    sc_signal< sc_lv<8> > ref_patch_with_borde_424;
    sc_signal< sc_lv<8> > ref_patch_with_borde_425;
    sc_signal< sc_lv<8> > ref_patch_with_borde_426;
    sc_signal< sc_lv<8> > ref_patch_with_borde_427;
    sc_signal< sc_lv<8> > ref_patch_with_borde_428;
    sc_signal< sc_lv<8> > ref_patch_with_borde_429;
    sc_signal< sc_lv<8> > ref_patch_with_borde_430;
    sc_signal< sc_lv<8> > ref_patch_with_borde_431;
    sc_signal< sc_lv<8> > ref_patch_with_borde_432;
    sc_signal< sc_lv<8> > ref_patch_with_borde_434;
    sc_signal< sc_lv<8> > ref_patch_with_borde_435;
    sc_signal< sc_lv<8> > ref_patch_with_borde_436;
    sc_signal< sc_lv<8> > ref_patch_with_borde_437;
    sc_signal< sc_lv<8> > ref_patch_with_borde_438;
    sc_signal< sc_lv<8> > ref_patch_with_borde_439;
    sc_signal< sc_lv<8> > ref_patch_with_borde_440;
    sc_signal< sc_lv<8> > ref_patch_with_borde_441;
    sc_signal< sc_lv<8> > ref_patch_with_borde_442;
    sc_signal< sc_lv<8> > ref_patch_with_borde_443;
    sc_signal< sc_lv<8> > ref_patch_with_borde_445;
    sc_signal< sc_lv<8> > ref_patch_with_borde_446;
    sc_signal< sc_lv<8> > ref_patch_with_borde_447;
    sc_signal< sc_lv<8> > ref_patch_with_borde_448;
    sc_signal< sc_lv<8> > ref_patch_with_borde_449;
    sc_signal< sc_lv<8> > ref_patch_with_borde_450;
    sc_signal< sc_lv<8> > ref_patch_with_borde_451;
    sc_signal< sc_lv<8> > ref_patch_with_borde_452;
    sc_signal< sc_lv<8> > ref_patch_with_borde_453;
    sc_signal< sc_lv<8> > ref_patch_with_borde_454;
    sc_signal< sc_lv<8> > ref_patch_with_borde_456;
    sc_signal< sc_lv<8> > ref_patch_with_borde_457;
    sc_signal< sc_lv<8> > ref_patch_with_borde_458;
    sc_signal< sc_lv<8> > ref_patch_with_borde_459;
    sc_signal< sc_lv<8> > ref_patch_with_borde_460;
    sc_signal< sc_lv<8> > ref_patch_with_borde_461;
    sc_signal< sc_lv<8> > ref_patch_with_borde_462;
    sc_signal< sc_lv<8> > ref_patch_with_borde_463;
    sc_signal< sc_lv<8> > ref_patch_with_borde_464;
    sc_signal< sc_lv<8> > ref_patch_with_borde_465;
    sc_signal< sc_lv<8> > ref_patch_with_borde_467;
    sc_signal< sc_lv<8> > ref_patch_with_borde_468;
    sc_signal< sc_lv<8> > ref_patch_with_borde_469;
    sc_signal< sc_lv<8> > ref_patch_with_borde_470;
    sc_signal< sc_lv<8> > ref_patch_with_borde_471;
    sc_signal< sc_lv<8> > ref_patch_with_borde_472;
    sc_signal< sc_lv<8> > ref_patch_with_borde_473;
    sc_signal< sc_lv<8> > ref_patch_with_borde_474;
    sc_signal< sc_lv<8> > ref_patch_with_borde_475;
    sc_signal< sc_lv<8> > ref_patch_with_borde_476;
    sc_signal< sc_lv<8> > ref_patch_with_borde_478;
    sc_signal< sc_lv<8> > ref_patch_with_borde_479;
    sc_signal< sc_lv<8> > ref_patch_with_borde_480;
    sc_signal< sc_lv<8> > ref_patch_with_borde_481;
    sc_signal< sc_lv<8> > ref_patch_with_borde_482;
    sc_signal< sc_lv<8> > ref_patch_with_borde_483;
    sc_signal< sc_lv<8> > ref_patch_with_borde_484;
    sc_signal< sc_lv<8> > ref_patch_with_borde_486;
    sc_signal< sc_lv<8> > ref_patch_with_borde_489;
    sc_signal< sc_lv<8> > ref_patch_with_borde_490;
    sc_signal< sc_lv<8> > ref_patch_with_borde_491;
    sc_signal< sc_lv<8> > ref_patch_with_borde_492;
    sc_signal< sc_lv<8> > ref_patch_with_borde_493;
    sc_signal< sc_lv<8> > ref_patch_with_borde_494;
    sc_signal< sc_lv<8> > ref_patch_with_borde_495;
    sc_signal< sc_lv<8> > ref_patch_with_borde_496;
    sc_signal< sc_lv<8> > ref_patch_with_borde_401;
    sc_signal< sc_lv<8> > ref_patch_with_borde_402;
    sc_signal< sc_lv<8> > ref_patch_with_borde_403;
    sc_signal< sc_lv<8> > ref_patch_with_borde_404;
    sc_signal< sc_lv<8> > ref_patch_with_borde_405;
    sc_signal< sc_lv<8> > ref_patch_with_borde_406;
    sc_signal< sc_lv<8> > ref_patch_with_borde_407;
    sc_signal< sc_lv<8> > ref_patch_with_borde_408;
    sc_signal< sc_lv<8> > ref_patch_with_borde_409;
    sc_signal< sc_lv<8> > ref_patch_with_borde_410;
    sc_signal< sc_lv<8> > ref_patch_with_borde_412;
    sc_signal< sc_lv<8> > ref_patch_with_borde_587;
    sc_signal< sc_lv<8> > ref_patch_with_borde_585;
    sc_signal< sc_lv<8> > ref_patch_with_borde_597;
    sc_signal< sc_lv<8> > ref_patch_with_borde_513;
    sc_signal< sc_lv<8> > ref_patch_with_borde_514;
    sc_signal< sc_lv<8> > ref_patch_with_borde_515;
    sc_signal< sc_lv<8> > ref_patch_with_borde_516;
    sc_signal< sc_lv<8> > ref_patch_with_borde_517;
    sc_signal< sc_lv<8> > ref_patch_with_borde_518;
    sc_signal< sc_lv<8> > ref_patch_with_borde_519;
    sc_signal< sc_lv<8> > ref_patch_with_borde_520;
    sc_signal< sc_lv<8> > ref_patch_with_borde_521;
    sc_signal< sc_lv<8> > ref_patch_with_borde_523;
    sc_signal< sc_lv<8> > ref_patch_with_borde_524;
    sc_signal< sc_lv<8> > ref_patch_with_borde_525;
    sc_signal< sc_lv<8> > ref_patch_with_borde_526;
    sc_signal< sc_lv<8> > ref_patch_with_borde_527;
    sc_signal< sc_lv<8> > ref_patch_with_borde_528;
    sc_signal< sc_lv<8> > ref_patch_with_borde_529;
    sc_signal< sc_lv<8> > ref_patch_with_borde_530;
    sc_signal< sc_lv<8> > ref_patch_with_borde_531;
    sc_signal< sc_lv<8> > ref_patch_with_borde_532;
    sc_signal< sc_lv<8> > ref_patch_with_borde_534;
    sc_signal< sc_lv<8> > ref_patch_with_borde_535;
    sc_signal< sc_lv<8> > ref_patch_with_borde_536;
    sc_signal< sc_lv<8> > ref_patch_with_borde_537;
    sc_signal< sc_lv<8> > ref_patch_with_borde_538;
    sc_signal< sc_lv<8> > ref_patch_with_borde_539;
    sc_signal< sc_lv<8> > ref_patch_with_borde_540;
    sc_signal< sc_lv<8> > ref_patch_with_borde_541;
    sc_signal< sc_lv<8> > ref_patch_with_borde_542;
    sc_signal< sc_lv<8> > ref_patch_with_borde_543;
    sc_signal< sc_lv<8> > ref_patch_with_borde_545;
    sc_signal< sc_lv<8> > ref_patch_with_borde_546;
    sc_signal< sc_lv<8> > ref_patch_with_borde_547;
    sc_signal< sc_lv<8> > ref_patch_with_borde_548;
    sc_signal< sc_lv<8> > ref_patch_with_borde_549;
    sc_signal< sc_lv<8> > ref_patch_with_borde_550;
    sc_signal< sc_lv<8> > ref_patch_with_borde_551;
    sc_signal< sc_lv<8> > ref_patch_with_borde_552;
    sc_signal< sc_lv<8> > ref_patch_with_borde_553;
    sc_signal< sc_lv<8> > ref_patch_with_borde_554;
    sc_signal< sc_lv<8> > ref_patch_with_borde_556;
    sc_signal< sc_lv<8> > ref_patch_with_borde_557;
    sc_signal< sc_lv<8> > ref_patch_with_borde_558;
    sc_signal< sc_lv<8> > ref_patch_with_borde_559;
    sc_signal< sc_lv<8> > ref_patch_with_borde_560;
    sc_signal< sc_lv<8> > ref_patch_with_borde_561;
    sc_signal< sc_lv<8> > ref_patch_with_borde_562;
    sc_signal< sc_lv<8> > ref_patch_with_borde_563;
    sc_signal< sc_lv<8> > ref_patch_with_borde_564;
    sc_signal< sc_lv<8> > ref_patch_with_borde_565;
    sc_signal< sc_lv<8> > ref_patch_with_borde_567;
    sc_signal< sc_lv<8> > ref_patch_with_borde_568;
    sc_signal< sc_lv<8> > ref_patch_with_borde_569;
    sc_signal< sc_lv<8> > ref_patch_with_borde_570;
    sc_signal< sc_lv<8> > ref_patch_with_borde_571;
    sc_signal< sc_lv<8> > ref_patch_with_borde_572;
    sc_signal< sc_lv<8> > ref_patch_with_borde_573;
    sc_signal< sc_lv<8> > ref_patch_with_borde_574;
    sc_signal< sc_lv<8> > ref_patch_with_borde_575;
    sc_signal< sc_lv<8> > ref_patch_with_borde_576;
    sc_signal< sc_lv<8> > ref_patch_with_borde_578;
    sc_signal< sc_lv<8> > ref_patch_with_borde_579;
    sc_signal< sc_lv<8> > ref_patch_with_borde_580;
    sc_signal< sc_lv<8> > ref_patch_with_borde_581;
    sc_signal< sc_lv<8> > ref_patch_with_borde_582;
    sc_signal< sc_lv<8> > ref_patch_with_borde_583;
    sc_signal< sc_lv<8> > ref_patch_with_borde_584;
    sc_signal< sc_lv<8> > ref_patch_with_borde_586;
    sc_signal< sc_lv<8> > ref_patch_with_borde_589;
    sc_signal< sc_lv<8> > ref_patch_with_borde_590;
    sc_signal< sc_lv<8> > ref_patch_with_borde_591;
    sc_signal< sc_lv<8> > ref_patch_with_borde_592;
    sc_signal< sc_lv<8> > ref_patch_with_borde_593;
    sc_signal< sc_lv<8> > ref_patch_with_borde_594;
    sc_signal< sc_lv<8> > ref_patch_with_borde_595;
    sc_signal< sc_lv<8> > ref_patch_with_borde_596;
    sc_signal< sc_lv<8> > ref_patch_with_borde_501;
    sc_signal< sc_lv<8> > ref_patch_with_borde_502;
    sc_signal< sc_lv<8> > ref_patch_with_borde_503;
    sc_signal< sc_lv<8> > ref_patch_with_borde_504;
    sc_signal< sc_lv<8> > ref_patch_with_borde_505;
    sc_signal< sc_lv<8> > ref_patch_with_borde_506;
    sc_signal< sc_lv<8> > ref_patch_with_borde_507;
    sc_signal< sc_lv<8> > ref_patch_with_borde_508;
    sc_signal< sc_lv<8> > ref_patch_with_borde_509;
    sc_signal< sc_lv<8> > ref_patch_with_borde_510;
    sc_signal< sc_lv<8> > ref_patch_with_borde_512;
    sc_signal< sc_lv<8> > ref_patch_with_borde_399;
    sc_signal< sc_lv<8> > ref_patch_with_borde_400;
    sc_signal< sc_lv<8> > ref_patch_with_borde_411;
    sc_signal< sc_lv<8> > ref_patch_with_borde_422;
    sc_signal< sc_lv<8> > ref_patch_with_borde_433;
    sc_signal< sc_lv<8> > ref_patch_with_borde_444;
    sc_signal< sc_lv<8> > ref_patch_with_borde_455;
    sc_signal< sc_lv<8> > ref_patch_with_borde_466;
    sc_signal< sc_lv<8> > ref_patch_with_borde_477;
    sc_signal< sc_lv<8> > ref_patch_with_borde_488;
    sc_signal< sc_lv<8> > ref_patch_with_borde_498;
    sc_signal< sc_lv<8> > ref_patch_with_borde_687;
    sc_signal< sc_lv<8> > ref_patch_with_borde_685;
    sc_signal< sc_lv<8> > ref_patch_with_borde_697;
    sc_signal< sc_lv<8> > ref_patch_with_borde_613;
    sc_signal< sc_lv<8> > ref_patch_with_borde_614;
    sc_signal< sc_lv<8> > ref_patch_with_borde_615;
    sc_signal< sc_lv<8> > ref_patch_with_borde_616;
    sc_signal< sc_lv<8> > ref_patch_with_borde_617;
    sc_signal< sc_lv<8> > ref_patch_with_borde_618;
    sc_signal< sc_lv<8> > ref_patch_with_borde_619;
    sc_signal< sc_lv<8> > ref_patch_with_borde_620;
    sc_signal< sc_lv<8> > ref_patch_with_borde_621;
    sc_signal< sc_lv<8> > ref_patch_with_borde_623;
    sc_signal< sc_lv<8> > ref_patch_with_borde_624;
    sc_signal< sc_lv<8> > ref_patch_with_borde_625;
    sc_signal< sc_lv<8> > ref_patch_with_borde_626;
    sc_signal< sc_lv<8> > ref_patch_with_borde_627;
    sc_signal< sc_lv<8> > ref_patch_with_borde_628;
    sc_signal< sc_lv<8> > ref_patch_with_borde_629;
    sc_signal< sc_lv<8> > ref_patch_with_borde_630;
    sc_signal< sc_lv<8> > ref_patch_with_borde_631;
    sc_signal< sc_lv<8> > ref_patch_with_borde_632;
    sc_signal< sc_lv<8> > ref_patch_with_borde_634;
    sc_signal< sc_lv<8> > ref_patch_with_borde_635;
    sc_signal< sc_lv<8> > ref_patch_with_borde_636;
    sc_signal< sc_lv<8> > ref_patch_with_borde_637;
    sc_signal< sc_lv<8> > ref_patch_with_borde_638;
    sc_signal< sc_lv<8> > ref_patch_with_borde_639;
    sc_signal< sc_lv<8> > ref_patch_with_borde_640;
    sc_signal< sc_lv<8> > ref_patch_with_borde_641;
    sc_signal< sc_lv<8> > ref_patch_with_borde_642;
    sc_signal< sc_lv<8> > ref_patch_with_borde_643;
    sc_signal< sc_lv<8> > ref_patch_with_borde_645;
    sc_signal< sc_lv<8> > ref_patch_with_borde_646;
    sc_signal< sc_lv<8> > ref_patch_with_borde_647;
    sc_signal< sc_lv<8> > ref_patch_with_borde_648;
    sc_signal< sc_lv<8> > ref_patch_with_borde_649;
    sc_signal< sc_lv<8> > ref_patch_with_borde_650;
    sc_signal< sc_lv<8> > ref_patch_with_borde_651;
    sc_signal< sc_lv<8> > ref_patch_with_borde_652;
    sc_signal< sc_lv<8> > ref_patch_with_borde_653;
    sc_signal< sc_lv<8> > ref_patch_with_borde_654;
    sc_signal< sc_lv<8> > ref_patch_with_borde_656;
    sc_signal< sc_lv<8> > ref_patch_with_borde_657;
    sc_signal< sc_lv<8> > ref_patch_with_borde_658;
    sc_signal< sc_lv<8> > ref_patch_with_borde_659;
    sc_signal< sc_lv<8> > ref_patch_with_borde_660;
    sc_signal< sc_lv<8> > ref_patch_with_borde_661;
    sc_signal< sc_lv<8> > ref_patch_with_borde_662;
    sc_signal< sc_lv<8> > ref_patch_with_borde_663;
    sc_signal< sc_lv<8> > ref_patch_with_borde_664;
    sc_signal< sc_lv<8> > ref_patch_with_borde_665;
    sc_signal< sc_lv<8> > ref_patch_with_borde_667;
    sc_signal< sc_lv<8> > ref_patch_with_borde_668;
    sc_signal< sc_lv<8> > ref_patch_with_borde_669;
    sc_signal< sc_lv<8> > ref_patch_with_borde_670;
    sc_signal< sc_lv<8> > ref_patch_with_borde_671;
    sc_signal< sc_lv<8> > ref_patch_with_borde_672;
    sc_signal< sc_lv<8> > ref_patch_with_borde_673;
    sc_signal< sc_lv<8> > ref_patch_with_borde_674;
    sc_signal< sc_lv<8> > ref_patch_with_borde_675;
    sc_signal< sc_lv<8> > ref_patch_with_borde_676;
    sc_signal< sc_lv<8> > ref_patch_with_borde_678;
    sc_signal< sc_lv<8> > ref_patch_with_borde_679;
    sc_signal< sc_lv<8> > ref_patch_with_borde_680;
    sc_signal< sc_lv<8> > ref_patch_with_borde_681;
    sc_signal< sc_lv<8> > ref_patch_with_borde_682;
    sc_signal< sc_lv<8> > ref_patch_with_borde_683;
    sc_signal< sc_lv<8> > ref_patch_with_borde_684;
    sc_signal< sc_lv<8> > ref_patch_with_borde_686;
    sc_signal< sc_lv<8> > ref_patch_with_borde_689;
    sc_signal< sc_lv<8> > ref_patch_with_borde_690;
    sc_signal< sc_lv<8> > ref_patch_with_borde_691;
    sc_signal< sc_lv<8> > ref_patch_with_borde_692;
    sc_signal< sc_lv<8> > ref_patch_with_borde_693;
    sc_signal< sc_lv<8> > ref_patch_with_borde_694;
    sc_signal< sc_lv<8> > ref_patch_with_borde_695;
    sc_signal< sc_lv<8> > ref_patch_with_borde_696;
    sc_signal< sc_lv<8> > ref_patch_with_borde_601;
    sc_signal< sc_lv<8> > ref_patch_with_borde_602;
    sc_signal< sc_lv<8> > ref_patch_with_borde_603;
    sc_signal< sc_lv<8> > ref_patch_with_borde_604;
    sc_signal< sc_lv<8> > ref_patch_with_borde_605;
    sc_signal< sc_lv<8> > ref_patch_with_borde_606;
    sc_signal< sc_lv<8> > ref_patch_with_borde_607;
    sc_signal< sc_lv<8> > ref_patch_with_borde_608;
    sc_signal< sc_lv<8> > ref_patch_with_borde_609;
    sc_signal< sc_lv<8> > ref_patch_with_borde_610;
    sc_signal< sc_lv<8> > ref_patch_with_borde_612;
    sc_signal< sc_lv<8> > ref_patch_with_borde_499;
    sc_signal< sc_lv<8> > ref_patch_with_borde_500;
    sc_signal< sc_lv<8> > ref_patch_with_borde_511;
    sc_signal< sc_lv<8> > ref_patch_with_borde_522;
    sc_signal< sc_lv<8> > ref_patch_with_borde_533;
    sc_signal< sc_lv<8> > ref_patch_with_borde_544;
    sc_signal< sc_lv<8> > ref_patch_with_borde_555;
    sc_signal< sc_lv<8> > ref_patch_with_borde_566;
    sc_signal< sc_lv<8> > ref_patch_with_borde_577;
    sc_signal< sc_lv<8> > ref_patch_with_borde_588;
    sc_signal< sc_lv<8> > ref_patch_with_borde_598;
    sc_signal< sc_lv<8> > ref_patch_with_borde_11;
    sc_signal< sc_lv<8> > ref_patch_with_borde_13;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_85;
    sc_signal< sc_lv<8> > ref_patch_with_borde_84;
    sc_signal< sc_lv<8> > ref_patch_with_borde_83;
    sc_signal< sc_lv<8> > ref_patch_with_borde_82;
    sc_signal< sc_lv<8> > ref_patch_with_borde_81;
    sc_signal< sc_lv<8> > ref_patch_with_borde_80;
    sc_signal< sc_lv<8> > ref_patch_with_borde_79;
    sc_signal< sc_lv<8> > ref_patch_with_borde_78;
    sc_signal< sc_lv<8> > ref_patch_with_borde_77;
    sc_signal< sc_lv<8> > ref_patch_with_borde_75;
    sc_signal< sc_lv<8> > ref_patch_with_borde_74;
    sc_signal< sc_lv<8> > ref_patch_with_borde_73;
    sc_signal< sc_lv<8> > ref_patch_with_borde_72;
    sc_signal< sc_lv<8> > ref_patch_with_borde_71;
    sc_signal< sc_lv<8> > ref_patch_with_borde_70;
    sc_signal< sc_lv<8> > ref_patch_with_borde_69;
    sc_signal< sc_lv<8> > ref_patch_with_borde_68;
    sc_signal< sc_lv<8> > ref_patch_with_borde_67;
    sc_signal< sc_lv<8> > ref_patch_with_borde_66;
    sc_signal< sc_lv<8> > ref_patch_with_borde_64;
    sc_signal< sc_lv<8> > ref_patch_with_borde_63;
    sc_signal< sc_lv<8> > ref_patch_with_borde_62;
    sc_signal< sc_lv<8> > ref_patch_with_borde_61;
    sc_signal< sc_lv<8> > ref_patch_with_borde_60;
    sc_signal< sc_lv<8> > ref_patch_with_borde_59;
    sc_signal< sc_lv<8> > ref_patch_with_borde_58;
    sc_signal< sc_lv<8> > ref_patch_with_borde_57;
    sc_signal< sc_lv<8> > ref_patch_with_borde_56;
    sc_signal< sc_lv<8> > ref_patch_with_borde_55;
    sc_signal< sc_lv<8> > ref_patch_with_borde_53;
    sc_signal< sc_lv<8> > ref_patch_with_borde_52;
    sc_signal< sc_lv<8> > ref_patch_with_borde_51;
    sc_signal< sc_lv<8> > ref_patch_with_borde_50;
    sc_signal< sc_lv<8> > ref_patch_with_borde_49;
    sc_signal< sc_lv<8> > ref_patch_with_borde_48;
    sc_signal< sc_lv<8> > ref_patch_with_borde_47;
    sc_signal< sc_lv<8> > ref_patch_with_borde_46;
    sc_signal< sc_lv<8> > ref_patch_with_borde_45;
    sc_signal< sc_lv<8> > ref_patch_with_borde_44;
    sc_signal< sc_lv<8> > ref_patch_with_borde_42;
    sc_signal< sc_lv<8> > ref_patch_with_borde_41;
    sc_signal< sc_lv<8> > ref_patch_with_borde_40;
    sc_signal< sc_lv<8> > ref_patch_with_borde_39;
    sc_signal< sc_lv<8> > ref_patch_with_borde_38;
    sc_signal< sc_lv<8> > ref_patch_with_borde_37;
    sc_signal< sc_lv<8> > ref_patch_with_borde_36;
    sc_signal< sc_lv<8> > ref_patch_with_borde_35;
    sc_signal< sc_lv<8> > ref_patch_with_borde_34;
    sc_signal< sc_lv<8> > ref_patch_with_borde_33;
    sc_signal< sc_lv<8> > ref_patch_with_borde_31;
    sc_signal< sc_lv<8> > ref_patch_with_borde_30;
    sc_signal< sc_lv<8> > ref_patch_with_borde_29;
    sc_signal< sc_lv<8> > ref_patch_with_borde_28;
    sc_signal< sc_lv<8> > ref_patch_with_borde_27;
    sc_signal< sc_lv<8> > ref_patch_with_borde_26;
    sc_signal< sc_lv<8> > ref_patch_with_borde_25;
    sc_signal< sc_lv<8> > ref_patch_with_borde_24;
    sc_signal< sc_lv<8> > ref_patch_with_borde_23;
    sc_signal< sc_lv<8> > ref_patch_with_borde_22;
    sc_signal< sc_lv<8> > ref_patch_with_borde_20;
    sc_signal< sc_lv<8> > ref_patch_with_borde_19;
    sc_signal< sc_lv<8> > ref_patch_with_borde_18;
    sc_signal< sc_lv<8> > ref_patch_with_borde_17;
    sc_signal< sc_lv<8> > ref_patch_with_borde_16;
    sc_signal< sc_lv<8> > ref_patch_with_borde_15;
    sc_signal< sc_lv<8> > ref_patch_with_borde_14;
    sc_signal< sc_lv<8> > ref_patch_with_borde_12;
    sc_signal< sc_lv<8> > ref_patch_with_borde_9;
    sc_signal< sc_lv<8> > ref_patch_with_borde_8;
    sc_signal< sc_lv<8> > ref_patch_with_borde_7;
    sc_signal< sc_lv<8> > ref_patch_with_borde_6;
    sc_signal< sc_lv<8> > ref_patch_with_borde_5;
    sc_signal< sc_lv<8> > ref_patch_with_borde_4;
    sc_signal< sc_lv<8> > ref_patch_with_borde_3;
    sc_signal< sc_lv<8> > ref_patch_with_borde_2;
    sc_signal< sc_lv<8> > ref_patch_with_borde_97;
    sc_signal< sc_lv<8> > ref_patch_with_borde_96;
    sc_signal< sc_lv<8> > ref_patch_with_borde_95;
    sc_signal< sc_lv<8> > ref_patch_with_borde_94;
    sc_signal< sc_lv<8> > ref_patch_with_borde_93;
    sc_signal< sc_lv<8> > ref_patch_with_borde_92;
    sc_signal< sc_lv<8> > ref_patch_with_borde_91;
    sc_signal< sc_lv<8> > ref_patch_with_borde_90;
    sc_signal< sc_lv<8> > ref_patch_with_borde_89;
    sc_signal< sc_lv<8> > ref_patch_with_borde_88;
    sc_signal< sc_lv<8> > ref_patch_with_borde_86;
    sc_signal< sc_lv<8> > ref_patch_with_borde_599;
    sc_signal< sc_lv<8> > ref_patch_with_borde_600;
    sc_signal< sc_lv<8> > ref_patch_with_borde_611;
    sc_signal< sc_lv<8> > ref_patch_with_borde_622;
    sc_signal< sc_lv<8> > ref_patch_with_borde_633;
    sc_signal< sc_lv<8> > ref_patch_with_borde_644;
    sc_signal< sc_lv<8> > ref_patch_with_borde_655;
    sc_signal< sc_lv<8> > ref_patch_with_borde_666;
    sc_signal< sc_lv<8> > ref_patch_with_borde_677;
    sc_signal< sc_lv<8> > ref_patch_with_borde_688;
    sc_signal< sc_lv<8> > ref_patch_with_borde_698;
    sc_signal< sc_lv<8> > ref_patch_with_borde_99;
    sc_signal< sc_lv<8> > ref_patch_with_borde_98;
    sc_signal< sc_lv<8> > ref_patch_with_borde_87;
    sc_signal< sc_lv<8> > ref_patch_with_borde_76;
    sc_signal< sc_lv<8> > ref_patch_with_borde_65;
    sc_signal< sc_lv<8> > ref_patch_with_borde_54;
    sc_signal< sc_lv<8> > ref_patch_with_borde_43;
    sc_signal< sc_lv<8> > ref_patch_with_borde_32;
    sc_signal< sc_lv<8> > ref_patch_with_borde_21;
    sc_signal< sc_lv<8> > ref_patch_with_borde_10;
    sc_signal< sc_lv<8> > ref_patch_with_borde;
    sc_signal< sc_lv<32> > cur_px_estimate_3_1;
    sc_signal< sc_lv<32> > cur_px_estimate_0_0;
    sc_signal< sc_lv<32> > cur_px_estimate_0_1;
    sc_signal< sc_lv<32> > cur_px_estimate_1_0;
    sc_signal< sc_lv<32> > cur_px_estimate_1_1;
    sc_signal< sc_lv<32> > cur_px_estimate_2_0;
    sc_signal< sc_lv<32> > cur_px_estimate_2_1;
    sc_signal< sc_lv<32> > cur_px_estimate_3_0;
    sc_signal< sc_logic > pyr_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > pyr_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond3_reg_9916;
    sc_signal< sc_logic > patches_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > patches_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond1_reg_9930;
    sc_signal< sc_logic > pos_r_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > pos_r_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_logic > pos_r_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > pos_r_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state81;
    sc_signal< sc_logic > pos_r_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state86;
    sc_signal< sc_logic > ap_CS_fsm_state257;
    sc_signal< sc_logic > ap_CS_fsm_pp8_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter1;
    sc_signal< bool > ap_block_pp8_stage0;
    sc_signal< sc_lv<1> > exitcond5_reg_13094;
    sc_signal< sc_logic > ap_CS_fsm_state268;
    sc_signal< sc_logic > ap_CS_fsm_state136;
    sc_signal< sc_logic > ap_CS_fsm_state137;
    sc_signal< sc_logic > ap_CS_fsm_state142;
    sc_signal< sc_logic > ap_CS_fsm_state192;
    sc_signal< sc_logic > ap_CS_fsm_state193;
    sc_signal< sc_logic > ap_CS_fsm_state198;
    sc_signal< sc_logic > ap_CS_fsm_state212;
    sc_signal< sc_logic > ap_CS_fsm_state249;
    sc_signal< sc_logic > ap_CS_fsm_state254;
    sc_signal< sc_logic > debug_blk_n_AW;
    sc_signal< sc_logic > debug_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state261;
    sc_signal< sc_logic > debug_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_pp7_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter1;
    sc_signal< bool > ap_block_pp7_stage0;
    sc_signal< sc_lv<1> > exitcond4_reg_13080;
    sc_signal< sc_logic > pyr_AWREADY;
    sc_signal< sc_logic > pyr_WREADY;
    sc_signal< sc_logic > pyr_ARVALID;
    sc_signal< sc_logic > pyr_ARREADY;
    sc_signal< sc_logic > pyr_RVALID;
    sc_signal< sc_logic > pyr_RREADY;
    sc_signal< sc_lv<8> > pyr_RDATA;
    sc_signal< sc_logic > pyr_RLAST;
    sc_signal< sc_lv<1> > pyr_RID;
    sc_signal< sc_lv<1> > pyr_RUSER;
    sc_signal< sc_lv<2> > pyr_RRESP;
    sc_signal< sc_logic > pyr_BVALID;
    sc_signal< sc_lv<2> > pyr_BRESP;
    sc_signal< sc_lv<1> > pyr_BID;
    sc_signal< sc_lv<1> > pyr_BUSER;
    sc_signal< sc_logic > patches_AWREADY;
    sc_signal< sc_logic > patches_WREADY;
    sc_signal< sc_logic > patches_ARVALID;
    sc_signal< sc_logic > patches_ARREADY;
    sc_signal< sc_logic > patches_RVALID;
    sc_signal< sc_logic > patches_RREADY;
    sc_signal< sc_lv<8> > patches_RDATA;
    sc_signal< sc_logic > patches_RLAST;
    sc_signal< sc_lv<1> > patches_RID;
    sc_signal< sc_lv<1> > patches_RUSER;
    sc_signal< sc_lv<2> > patches_RRESP;
    sc_signal< sc_logic > patches_BVALID;
    sc_signal< sc_lv<2> > patches_BRESP;
    sc_signal< sc_lv<1> > patches_BID;
    sc_signal< sc_lv<1> > patches_BUSER;
    sc_signal< sc_logic > pos_r_AWVALID;
    sc_signal< sc_logic > pos_r_AWREADY;
    sc_signal< sc_lv<64> > pos_r_AWADDR;
    sc_signal< sc_lv<32> > pos_r_AWLEN;
    sc_signal< sc_logic > pos_r_WVALID;
    sc_signal< sc_logic > pos_r_WREADY;
    sc_signal< sc_lv<32> > pos_r_WDATA;
    sc_signal< sc_logic > pos_r_ARVALID;
    sc_signal< sc_logic > pos_r_ARREADY;
    sc_signal< sc_logic > pos_r_RVALID;
    sc_signal< sc_logic > pos_r_RREADY;
    sc_signal< sc_lv<32> > pos_r_RDATA;
    sc_signal< sc_logic > pos_r_RLAST;
    sc_signal< sc_lv<1> > pos_r_RID;
    sc_signal< sc_lv<1> > pos_r_RUSER;
    sc_signal< sc_lv<2> > pos_r_RRESP;
    sc_signal< sc_logic > pos_r_BVALID;
    sc_signal< sc_logic > pos_r_BREADY;
    sc_signal< sc_lv<2> > pos_r_BRESP;
    sc_signal< sc_lv<1> > pos_r_BID;
    sc_signal< sc_lv<1> > pos_r_BUSER;
    sc_signal< sc_logic > debug_AWVALID;
    sc_signal< sc_logic > debug_AWREADY;
    sc_signal< sc_logic > debug_WVALID;
    sc_signal< sc_logic > debug_WREADY;
    sc_signal< sc_logic > debug_ARREADY;
    sc_signal< sc_logic > debug_RVALID;
    sc_signal< sc_lv<32> > debug_RDATA;
    sc_signal< sc_logic > debug_RLAST;
    sc_signal< sc_lv<1> > debug_RID;
    sc_signal< sc_lv<1> > debug_RUSER;
    sc_signal< sc_lv<2> > debug_RRESP;
    sc_signal< sc_logic > debug_BVALID;
    sc_signal< sc_logic > debug_BREADY;
    sc_signal< sc_lv<2> > debug_BRESP;
    sc_signal< sc_lv<1> > debug_BID;
    sc_signal< sc_lv<1> > debug_BUSER;
    sc_signal< sc_lv<19> > indvar_reg_1452;
    sc_signal< sc_lv<19> > indvar_reg_1452_pp0_iter1_reg;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > indvar1_reg_1464;
    sc_signal< sc_lv<19> > phi_mul_reg_1475;
    sc_signal< sc_lv<9> > phi_urem_reg_1486;
    sc_signal< sc_lv<4> > indvar3_reg_1497;
    sc_signal< sc_lv<32> > tmp_s_reg_1508;
    sc_signal< sc_lv<32> > tmp_7_reg_1520;
    sc_signal< sc_lv<32> > tmp_8_reg_1532;
    sc_signal< sc_lv<32> > tmp_9_reg_1544;
    sc_signal< sc_lv<32> > tmp_5_reg_1556;
    sc_signal< sc_lv<7> > i_0_i_reg_1568;
    sc_signal< sc_lv<32> > tmp_1_16_reg_1740;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1752;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1764;
    sc_signal< sc_lv<32> > tmp_10_1_reg_1776;
    sc_signal< sc_lv<32> > tmp_11_1_reg_1788;
    sc_signal< sc_lv<7> > i_0_i_1_reg_1800;
    sc_signal< sc_lv<32> > tmp_2_20_reg_1972;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1984;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1996;
    sc_signal< sc_lv<32> > tmp_10_2_reg_2008;
    sc_signal< sc_lv<32> > tmp_11_2_reg_2020;
    sc_signal< sc_lv<7> > i_0_i_2_reg_2032;
    sc_signal< sc_lv<32> > tmp_3_24_reg_2204;
    sc_signal< sc_lv<32> > tmp_1_3_reg_2216;
    sc_signal< sc_lv<32> > tmp_2_3_reg_2228;
    sc_signal< sc_lv<32> > tmp_10_3_reg_2240;
    sc_signal< sc_lv<32> > tmp_11_3_reg_2252;
    sc_signal< sc_lv<7> > i_0_i_3_reg_2264;
    sc_signal< sc_lv<6> > indvar6_reg_2436;
    sc_signal< sc_lv<4> > indvar8_reg_2447;
    sc_signal< sc_lv<32> > grp_fu_2569_p1;
    sc_signal< sc_lv<32> > reg_3996;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< bool > ap_block_state34_pp3_stage3_iter0;
    sc_signal< bool > ap_block_state38_pp3_stage3_iter1;
    sc_signal< bool > ap_block_state42_pp3_stage3_iter2;
    sc_signal< bool > ap_block_pp3_stage3_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_10664;
    sc_signal< sc_logic > ap_CS_fsm_state76;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< bool > ap_block_state90_pp4_stage3_iter0;
    sc_signal< bool > ap_block_state94_pp4_stage3_iter1;
    sc_signal< bool > ap_block_state98_pp4_stage3_iter2;
    sc_signal< bool > ap_block_pp4_stage3_11001;
    sc_signal< sc_lv<1> > exitcond_i_1_reg_11436;
    sc_signal< sc_logic > ap_CS_fsm_state132;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< bool > ap_block_state146_pp5_stage3_iter0;
    sc_signal< bool > ap_block_state150_pp5_stage3_iter1;
    sc_signal< bool > ap_block_state154_pp5_stage3_iter2;
    sc_signal< bool > ap_block_pp5_stage3_11001;
    sc_signal< sc_lv<1> > exitcond_i_2_reg_12214;
    sc_signal< sc_logic > ap_CS_fsm_state188;
    sc_signal< sc_logic > ap_CS_fsm_pp6_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter0;
    sc_signal< bool > ap_block_state202_pp6_stage3_iter0;
    sc_signal< bool > ap_block_state206_pp6_stage3_iter1;
    sc_signal< bool > ap_block_state210_pp6_stage3_iter2;
    sc_signal< bool > ap_block_pp6_stage3_11001;
    sc_signal< sc_lv<1> > exitcond_i_3_reg_12992;
    sc_signal< sc_logic > ap_CS_fsm_state244;
    sc_signal< sc_lv<32> > reg_4004;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_state31_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state35_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state39_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_state87_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state91_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state95_pp4_stage0_iter2;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< bool > ap_block_state143_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state147_pp5_stage0_iter1;
    sc_signal< bool > ap_block_state151_pp5_stage0_iter2;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp6_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter1;
    sc_signal< bool > ap_block_state199_pp6_stage0_iter0;
    sc_signal< bool > ap_block_state203_pp6_stage0_iter1;
    sc_signal< bool > ap_block_state207_pp6_stage0_iter2;
    sc_signal< bool > ap_block_pp6_stage0_11001;
    sc_signal< sc_lv<32> > grp_fu_2494_p2;
    sc_signal< sc_lv<32> > reg_4011;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage1;
    sc_signal< bool > ap_block_state32_pp3_stage1_iter0;
    sc_signal< bool > ap_block_state36_pp3_stage1_iter1;
    sc_signal< bool > ap_block_state40_pp3_stage1_iter2;
    sc_signal< bool > ap_block_pp3_stage1_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_10664_pp3_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage1;
    sc_signal< bool > ap_block_state88_pp4_stage1_iter0;
    sc_signal< bool > ap_block_state92_pp4_stage1_iter1;
    sc_signal< bool > ap_block_state96_pp4_stage1_iter2;
    sc_signal< bool > ap_block_pp4_stage1_11001;
    sc_signal< sc_lv<1> > exitcond_i_1_reg_11436_pp4_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state100;
    sc_signal< sc_logic > ap_CS_fsm_state114;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage1;
    sc_signal< bool > ap_block_state144_pp5_stage1_iter0;
    sc_signal< bool > ap_block_state148_pp5_stage1_iter1;
    sc_signal< bool > ap_block_state152_pp5_stage1_iter2;
    sc_signal< bool > ap_block_pp5_stage1_11001;
    sc_signal< sc_lv<1> > exitcond_i_2_reg_12214_pp5_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state156;
    sc_signal< sc_logic > ap_CS_fsm_state170;
    sc_signal< sc_logic > ap_CS_fsm_pp6_stage1;
    sc_signal< bool > ap_block_state200_pp6_stage1_iter0;
    sc_signal< bool > ap_block_state204_pp6_stage1_iter1;
    sc_signal< bool > ap_block_state208_pp6_stage1_iter2;
    sc_signal< bool > ap_block_pp6_stage1_11001;
    sc_signal< sc_lv<1> > exitcond_i_3_reg_12992_pp6_iter1_reg;
    sc_signal< sc_logic > ap_sig_ioackin_pos_r_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_debug_AWREADY;
    sc_signal< bool > ap_block_state212_io;
    sc_signal< sc_logic > ap_CS_fsm_state226;
    sc_signal< sc_lv<32> > reg_4021;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage2;
    sc_signal< bool > ap_block_state33_pp3_stage2_iter0;
    sc_signal< bool > ap_block_state37_pp3_stage2_iter1;
    sc_signal< bool > ap_block_state41_pp3_stage2_iter2;
    sc_signal< bool > ap_block_pp3_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage2;
    sc_signal< bool > ap_block_state89_pp4_stage2_iter0;
    sc_signal< bool > ap_block_state93_pp4_stage2_iter1;
    sc_signal< bool > ap_block_state97_pp4_stage2_iter2;
    sc_signal< bool > ap_block_pp4_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_state102;
    sc_signal< sc_logic > ap_CS_fsm_state116;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage2;
    sc_signal< bool > ap_block_state145_pp5_stage2_iter0;
    sc_signal< bool > ap_block_state149_pp5_stage2_iter1;
    sc_signal< bool > ap_block_state153_pp5_stage2_iter2;
    sc_signal< bool > ap_block_pp5_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_state158;
    sc_signal< sc_logic > ap_CS_fsm_state172;
    sc_signal< sc_logic > ap_CS_fsm_pp6_stage2;
    sc_signal< bool > ap_block_state201_pp6_stage2_iter0;
    sc_signal< bool > ap_block_state205_pp6_stage2_iter1;
    sc_signal< bool > ap_block_state209_pp6_stage2_iter2;
    sc_signal< bool > ap_block_pp6_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_state214;
    sc_signal< sc_logic > ap_CS_fsm_state228;
    sc_signal< sc_lv<32> > grp_fu_2458_p2;
    sc_signal< sc_lv<32> > reg_4028;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_logic > ap_CS_fsm_state68;
    sc_signal< sc_logic > ap_CS_fsm_state80;
    sc_signal< sc_logic > ap_CS_fsm_state108;
    sc_signal< sc_logic > ap_CS_fsm_state112;
    sc_signal< sc_logic > ap_CS_fsm_state120;
    sc_signal< sc_logic > ap_CS_fsm_state124;
    sc_signal< sc_logic > ap_CS_fsm_state164;
    sc_signal< sc_logic > ap_CS_fsm_state168;
    sc_signal< sc_logic > ap_CS_fsm_state176;
    sc_signal< sc_logic > ap_CS_fsm_state180;
    sc_signal< sc_logic > ap_CS_fsm_state220;
    sc_signal< sc_logic > ap_CS_fsm_state224;
    sc_signal< sc_logic > ap_CS_fsm_state232;
    sc_signal< sc_logic > ap_CS_fsm_state236;
    sc_signal< sc_logic > ap_CS_fsm_state248;
    sc_signal< sc_lv<32> > reg_4047;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_logic > ap_CS_fsm_state104;
    sc_signal< sc_logic > ap_CS_fsm_state160;
    sc_signal< sc_logic > ap_CS_fsm_state216;
    sc_signal< sc_lv<32> > reg_4055;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter2;
    sc_signal< sc_lv<32> > reg_4064;
    sc_signal< sc_lv<1> > exitcond_i_reg_10664_pp3_iter2_reg;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_lv<1> > exitcond_i_1_reg_11436_pp4_iter2_reg;
    sc_signal< sc_logic > ap_CS_fsm_state118;
    sc_signal< sc_lv<1> > exitcond_i_2_reg_12214_pp5_iter2_reg;
    sc_signal< sc_logic > ap_CS_fsm_state174;
    sc_signal< sc_lv<1> > exitcond_i_3_reg_12992_pp6_iter2_reg;
    sc_signal< sc_logic > ap_CS_fsm_state230;
    sc_signal< sc_lv<32> > reg_4072;
    sc_signal< sc_lv<32> > grp_fu_2466_p2;
    sc_signal< sc_lv<32> > reg_4080;
    sc_signal< sc_lv<32> > grp_fu_2500_p2;
    sc_signal< sc_lv<32> > reg_4089;
    sc_signal< sc_lv<32> > grp_fu_2506_p2;
    sc_signal< sc_lv<32> > reg_4101;
    sc_signal< sc_lv<32> > reg_4110;
    sc_signal< sc_lv<32> > reg_4116;
    sc_signal< sc_lv<32> > reg_4123;
    sc_signal< sc_lv<32> > grp_fu_2515_p2;
    sc_signal< sc_lv<32> > reg_4128;
    sc_signal< sc_lv<32> > reg_4133;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > ap_CS_fsm_state106;
    sc_signal< sc_logic > ap_CS_fsm_state162;
    sc_signal< sc_logic > ap_CS_fsm_state218;
    sc_signal< sc_lv<32> > reg_4139;
    sc_signal< sc_lv<32> > reg_4144;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_logic > ap_CS_fsm_state110;
    sc_signal< sc_logic > ap_CS_fsm_state166;
    sc_signal< sc_logic > ap_CS_fsm_state222;
    sc_signal< sc_lv<32> > grp_fu_2521_p2;
    sc_signal< sc_lv<32> > reg_4150;
    sc_signal< sc_lv<32> > grp_fu_2526_p2;
    sc_signal< sc_lv<32> > reg_4155;
    sc_signal< sc_lv<32> > reg_4160;
    sc_signal< sc_lv<32> > grp_fu_2471_p2;
    sc_signal< sc_lv<32> > reg_4165;
    sc_signal< sc_lv<32> > grp_fu_2475_p2;
    sc_signal< sc_lv<32> > reg_4169;
    sc_signal< sc_lv<32> > reg_4174;
    sc_signal< sc_lv<8> > reg_4179;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_logic > ap_CS_fsm_state129;
    sc_signal< sc_logic > ap_CS_fsm_state185;
    sc_signal< sc_logic > ap_CS_fsm_state241;
    sc_signal< sc_lv<1> > transfer_pyr_read_read_fu_1284_p2;
    sc_signal< sc_lv<64> > debug_addr_reg_9883;
    sc_signal< sc_lv<63> > tmp_84_cast_fu_4217_p1;
    sc_signal< sc_lv<63> > tmp_84_cast_reg_9889;
    sc_signal< sc_lv<64> > pos_addr_reg_9896;
    sc_signal< sc_lv<64> > patches_addr_reg_9904;
    sc_signal< sc_lv<64> > pyr_addr_reg_9910;
    sc_signal< sc_lv<1> > exitcond3_fu_4239_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_9916_pp0_iter1_reg;
    sc_signal< sc_lv<19> > indvar_next_fu_4245_p2;
    sc_signal< sc_lv<19> > indvar_next_reg_9920;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > pyr_addr_read_reg_9925;
    sc_signal< sc_lv<1> > exitcond1_fu_4256_p2;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<9> > indvar_next1_fu_4262_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<19> > next_mul_fu_4268_p2;
    sc_signal< sc_lv<2> > div_t_reg_9944;
    sc_signal< sc_lv<7> > tmp_fu_4284_p1;
    sc_signal< sc_lv<7> > tmp_reg_9948;
    sc_signal< sc_lv<9> > idx_urem_fu_4300_p3;
    sc_signal< sc_lv<1> > exitcond2_fu_6708_p2;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<4> > indvar_next2_fu_6714_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<2> > p_t2_reg_9966;
    sc_signal< sc_lv<1> > tmp_85_fu_6730_p1;
    sc_signal< sc_lv<1> > tmp_85_reg_9970;
    sc_signal< sc_lv<8> > ref_patch_with_borde_700_reg_9974;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<8> > ref_patch_with_borde_701_reg_9980;
    sc_signal< sc_lv<8> > ref_patch_with_borde_702_reg_10037;
    sc_signal< sc_lv<8> > ref_patch_with_borde_703_reg_10092;
    sc_signal< sc_lv<8> > ref_patch_with_borde_704_reg_10099;
    sc_signal< sc_lv<8> > ref_patch_with_borde_705_reg_10106;
    sc_signal< sc_lv<8> > ref_patch_with_borde_706_reg_10113;
    sc_signal< sc_lv<8> > ref_patch_with_borde_707_reg_10120;
    sc_signal< sc_lv<8> > ref_patch_with_borde_708_reg_10127;
    sc_signal< sc_lv<8> > ref_patch_with_borde_709_reg_10134;
    sc_signal< sc_lv<8> > ref_patch_with_borde_710_reg_10141;
    sc_signal< sc_lv<8> > ref_patch_with_borde_711_reg_10148;
    sc_signal< sc_lv<8> > ref_patch_with_borde_712_reg_10155;
    sc_signal< sc_lv<8> > ref_patch_with_borde_713_reg_10162;
    sc_signal< sc_lv<8> > ref_patch_with_borde_714_reg_10169;
    sc_signal< sc_lv<8> > ref_patch_with_borde_715_reg_10176;
    sc_signal< sc_lv<8> > ref_patch_with_borde_716_reg_10183;
    sc_signal< sc_lv<8> > ref_patch_with_borde_717_reg_10190;
    sc_signal< sc_lv<8> > ref_patch_with_borde_718_reg_10197;
    sc_signal< sc_lv<8> > ref_patch_with_borde_719_reg_10204;
    sc_signal< sc_lv<8> > ref_patch_with_borde_720_reg_10211;
    sc_signal< sc_lv<8> > ref_patch_with_borde_721_reg_10218;
    sc_signal< sc_lv<8> > ref_patch_with_borde_722_reg_10225;
    sc_signal< sc_lv<8> > ref_patch_with_borde_723_reg_10232;
    sc_signal< sc_lv<8> > ref_patch_with_borde_724_reg_10239;
    sc_signal< sc_lv<8> > ref_patch_with_borde_725_reg_10246;
    sc_signal< sc_lv<8> > ref_patch_with_borde_726_reg_10253;
    sc_signal< sc_lv<8> > ref_patch_with_borde_727_reg_10260;
    sc_signal< sc_lv<8> > ref_patch_with_borde_728_reg_10267;
    sc_signal< sc_lv<8> > ref_patch_with_borde_729_reg_10274;
    sc_signal< sc_lv<8> > ref_patch_with_borde_730_reg_10281;
    sc_signal< sc_lv<8> > ref_patch_with_borde_731_reg_10288;
    sc_signal< sc_lv<8> > ref_patch_with_borde_732_reg_10295;
    sc_signal< sc_lv<8> > ref_patch_with_borde_733_reg_10302;
    sc_signal< sc_lv<8> > ref_patch_with_borde_734_reg_10309;
    sc_signal< sc_lv<8> > ref_patch_with_borde_735_reg_10316;
    sc_signal< sc_lv<8> > ref_patch_with_borde_736_reg_10323;
    sc_signal< sc_lv<8> > ref_patch_with_borde_737_reg_10330;
    sc_signal< sc_lv<8> > ref_patch_with_borde_738_reg_10337;
    sc_signal< sc_lv<8> > ref_patch_with_borde_739_reg_10344;
    sc_signal< sc_lv<8> > ref_patch_with_borde_740_reg_10351;
    sc_signal< sc_lv<8> > ref_patch_with_borde_741_reg_10358;
    sc_signal< sc_lv<8> > ref_patch_with_borde_742_reg_10365;
    sc_signal< sc_lv<8> > ref_patch_with_borde_743_reg_10372;
    sc_signal< sc_lv<8> > ref_patch_with_borde_744_reg_10379;
    sc_signal< sc_lv<8> > ref_patch_with_borde_745_reg_10386;
    sc_signal< sc_lv<8> > ref_patch_with_borde_746_reg_10393;
    sc_signal< sc_lv<8> > ref_patch_with_borde_747_reg_10400;
    sc_signal< sc_lv<8> > ref_patch_with_borde_748_reg_10407;
    sc_signal< sc_lv<8> > ref_patch_with_borde_749_reg_10414;
    sc_signal< sc_lv<8> > ref_patch_with_borde_750_reg_10421;
    sc_signal< sc_lv<8> > ref_patch_with_borde_751_reg_10428;
    sc_signal< sc_lv<8> > ref_patch_with_borde_752_reg_10435;
    sc_signal< sc_lv<8> > ref_patch_with_borde_753_reg_10442;
    sc_signal< sc_lv<8> > ref_patch_with_borde_754_reg_10449;
    sc_signal< sc_lv<8> > ref_patch_with_borde_755_reg_10456;
    sc_signal< sc_lv<8> > ref_patch_with_borde_756_reg_10463;
    sc_signal< sc_lv<8> > ref_patch_with_borde_757_reg_10470;
    sc_signal< sc_lv<8> > ref_patch_with_borde_758_reg_10477;
    sc_signal< sc_lv<8> > ref_patch_with_borde_759_reg_10484;
    sc_signal< sc_lv<8> > ref_patch_with_borde_760_reg_10491;
    sc_signal< sc_lv<8> > ref_patch_with_borde_761_reg_10498;
    sc_signal< sc_lv<8> > ref_patch_with_borde_762_reg_10505;
    sc_signal< sc_lv<8> > ref_patch_with_borde_763_reg_10512;
    sc_signal< sc_lv<8> > ref_patch_with_borde_764_reg_10519;
    sc_signal< sc_lv<8> > ref_patch_with_borde_765_reg_10526;
    sc_signal< sc_lv<8> > ref_patch_with_borde_766_reg_10533;
    sc_signal< sc_lv<8> > ref_patch_with_borde_767_reg_10540;
    sc_signal< sc_lv<8> > ref_patch_with_borde_768_reg_10547;
    sc_signal< sc_lv<8> > ref_patch_with_borde_769_reg_10554;
    sc_signal< sc_lv<8> > ref_patch_with_borde_770_reg_10560;
    sc_signal< sc_lv<8> > ref_patch_with_borde_771_reg_10565;
    sc_signal< sc_lv<8> > ref_patch_with_borde_772_reg_10570;
    sc_signal< sc_lv<8> > ref_patch_with_borde_773_reg_10575;
    sc_signal< sc_lv<8> > ref_patch_with_borde_774_reg_10580;
    sc_signal< sc_lv<8> > ref_patch_with_borde_775_reg_10585;
    sc_signal< sc_lv<8> > ref_patch_with_borde_776_reg_10590;
    sc_signal< sc_lv<8> > ref_patch_with_borde_777_reg_10595;
    sc_signal< sc_lv<8> > ref_patch_with_borde_778_reg_10600;
    sc_signal< sc_lv<8> > ref_patch_with_borde_779_reg_10605;
    sc_signal< sc_lv<8> > ref_patch_with_borde_780_reg_10610;
    sc_signal< sc_lv<8> > ref_patch_with_borde_781_reg_10616;
    sc_signal< sc_lv<8> > ref_patch_with_borde_782_reg_10622;
    sc_signal< sc_lv<8> > ref_patch_with_borde_783_reg_10628;
    sc_signal< sc_lv<8> > ref_patch_with_borde_784_reg_10634;
    sc_signal< sc_lv<8> > ref_patch_with_borde_785_reg_10640;
    sc_signal< sc_lv<8> > ref_patch_with_borde_786_reg_10646;
    sc_signal< sc_lv<8> > ref_patch_with_borde_787_reg_10652;
    sc_signal< sc_lv<8> > ref_patch_with_borde_788_reg_10658;
    sc_signal< sc_lv<1> > exitcond_i_fu_6782_p2;
    sc_signal< sc_lv<7> > i_fu_6788_p2;
    sc_signal< sc_lv<7> > i_reg_10668;
    sc_signal< sc_lv<7> > tmp_58_0_t_fu_6856_p2;
    sc_signal< sc_lv<8> > ref_patch_with_borde_879_fu_6878_p130;
    sc_signal< sc_lv<8> > ref_patch_with_borde_879_reg_10677;
    sc_signal< sc_lv<9> > tmp_58_fu_7432_p2;
    sc_signal< sc_lv<9> > tmp_58_reg_10682;
    sc_signal< sc_lv<32> > tmp_93_fu_7451_p1;
    sc_signal< sc_lv<32> > tmp_94_fu_7456_p1;
    sc_signal< sc_lv<32> > tmp_35_fu_7470_p1;
    sc_signal< sc_logic > ap_CS_fsm_state69;
    sc_signal< sc_lv<32> > tmp_41_fu_7485_p1;
    sc_signal< sc_lv<32> > tmp_43_fu_7490_p1;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_lv<32> > grp_fu_2545_p2;
    sc_signal< sc_lv<32> > H_inv_0_0_reg_10712;
    sc_signal< sc_lv<32> > grp_fu_2549_p2;
    sc_signal< sc_lv<32> > H_inv_0_1_reg_10718;
    sc_signal< sc_lv<32> > grp_fu_2553_p2;
    sc_signal< sc_lv<32> > H_inv_0_2_reg_10724;
    sc_signal< sc_lv<32> > grp_fu_2557_p2;
    sc_signal< sc_lv<32> > H_inv_0_4_reg_10730;
    sc_signal< sc_lv<32> > grp_fu_2561_p2;
    sc_signal< sc_lv<32> > H_inv_0_5_reg_10735;
    sc_signal< sc_lv<32> > grp_fu_2565_p2;
    sc_signal< sc_lv<32> > H_inv_0_8_reg_10741;
    sc_signal< sc_lv<8> > ref_patch_with_borde_789_reg_10746;
    sc_signal< sc_lv<8> > ref_patch_with_borde_790_reg_10752;
    sc_signal< sc_lv<8> > ref_patch_with_borde_791_reg_10809;
    sc_signal< sc_lv<8> > ref_patch_with_borde_792_reg_10864;
    sc_signal< sc_lv<8> > ref_patch_with_borde_793_reg_10871;
    sc_signal< sc_lv<8> > ref_patch_with_borde_794_reg_10878;
    sc_signal< sc_lv<8> > ref_patch_with_borde_795_reg_10885;
    sc_signal< sc_lv<8> > ref_patch_with_borde_796_reg_10892;
    sc_signal< sc_lv<8> > ref_patch_with_borde_797_reg_10899;
    sc_signal< sc_lv<8> > ref_patch_with_borde_798_reg_10906;
    sc_signal< sc_lv<8> > ref_patch_with_borde_799_reg_10913;
    sc_signal< sc_lv<8> > ref_patch_with_borde_800_reg_10920;
    sc_signal< sc_lv<8> > ref_patch_with_borde_801_reg_10927;
    sc_signal< sc_lv<8> > ref_patch_with_borde_802_reg_10934;
    sc_signal< sc_lv<8> > ref_patch_with_borde_803_reg_10941;
    sc_signal< sc_lv<8> > ref_patch_with_borde_804_reg_10948;
    sc_signal< sc_lv<8> > ref_patch_with_borde_805_reg_10955;
    sc_signal< sc_lv<8> > ref_patch_with_borde_806_reg_10962;
    sc_signal< sc_lv<8> > ref_patch_with_borde_807_reg_10969;
    sc_signal< sc_lv<8> > ref_patch_with_borde_808_reg_10976;
    sc_signal< sc_lv<8> > ref_patch_with_borde_809_reg_10983;
    sc_signal< sc_lv<8> > ref_patch_with_borde_810_reg_10990;
    sc_signal< sc_lv<8> > ref_patch_with_borde_811_reg_10997;
    sc_signal< sc_lv<8> > ref_patch_with_borde_812_reg_11004;
    sc_signal< sc_lv<8> > ref_patch_with_borde_813_reg_11011;
    sc_signal< sc_lv<8> > ref_patch_with_borde_814_reg_11018;
    sc_signal< sc_lv<8> > ref_patch_with_borde_815_reg_11025;
    sc_signal< sc_lv<8> > ref_patch_with_borde_816_reg_11032;
    sc_signal< sc_lv<8> > ref_patch_with_borde_817_reg_11039;
    sc_signal< sc_lv<8> > ref_patch_with_borde_818_reg_11046;
    sc_signal< sc_lv<8> > ref_patch_with_borde_819_reg_11053;
    sc_signal< sc_lv<8> > ref_patch_with_borde_820_reg_11060;
    sc_signal< sc_lv<8> > ref_patch_with_borde_821_reg_11067;
    sc_signal< sc_lv<8> > ref_patch_with_borde_822_reg_11074;
    sc_signal< sc_lv<8> > ref_patch_with_borde_823_reg_11081;
    sc_signal< sc_lv<8> > ref_patch_with_borde_824_reg_11088;
    sc_signal< sc_lv<8> > ref_patch_with_borde_825_reg_11095;
    sc_signal< sc_lv<8> > ref_patch_with_borde_826_reg_11102;
    sc_signal< sc_lv<8> > ref_patch_with_borde_827_reg_11109;
    sc_signal< sc_lv<8> > ref_patch_with_borde_828_reg_11116;
    sc_signal< sc_lv<8> > ref_patch_with_borde_829_reg_11123;
    sc_signal< sc_lv<8> > ref_patch_with_borde_830_reg_11130;
    sc_signal< sc_lv<8> > ref_patch_with_borde_831_reg_11137;
    sc_signal< sc_lv<8> > ref_patch_with_borde_832_reg_11144;
    sc_signal< sc_lv<8> > ref_patch_with_borde_833_reg_11151;
    sc_signal< sc_lv<8> > ref_patch_with_borde_834_reg_11158;
    sc_signal< sc_lv<8> > ref_patch_with_borde_835_reg_11165;
    sc_signal< sc_lv<8> > ref_patch_with_borde_836_reg_11172;
    sc_signal< sc_lv<8> > ref_patch_with_borde_837_reg_11179;
    sc_signal< sc_lv<8> > ref_patch_with_borde_838_reg_11186;
    sc_signal< sc_lv<8> > ref_patch_with_borde_839_reg_11193;
    sc_signal< sc_lv<8> > ref_patch_with_borde_840_reg_11200;
    sc_signal< sc_lv<8> > ref_patch_with_borde_841_reg_11207;
    sc_signal< sc_lv<8> > ref_patch_with_borde_842_reg_11214;
    sc_signal< sc_lv<8> > ref_patch_with_borde_843_reg_11221;
    sc_signal< sc_lv<8> > ref_patch_with_borde_844_reg_11228;
    sc_signal< sc_lv<8> > ref_patch_with_borde_845_reg_11235;
    sc_signal< sc_lv<8> > ref_patch_with_borde_846_reg_11242;
    sc_signal< sc_lv<8> > ref_patch_with_borde_847_reg_11249;
    sc_signal< sc_lv<8> > ref_patch_with_borde_848_reg_11256;
    sc_signal< sc_lv<8> > ref_patch_with_borde_849_reg_11263;
    sc_signal< sc_lv<8> > ref_patch_with_borde_850_reg_11270;
    sc_signal< sc_lv<8> > ref_patch_with_borde_851_reg_11277;
    sc_signal< sc_lv<8> > ref_patch_with_borde_852_reg_11284;
    sc_signal< sc_lv<8> > ref_patch_with_borde_853_reg_11291;
    sc_signal< sc_lv<8> > ref_patch_with_borde_854_reg_11298;
    sc_signal< sc_lv<8> > ref_patch_with_borde_855_reg_11305;
    sc_signal< sc_lv<8> > ref_patch_with_borde_856_reg_11312;
    sc_signal< sc_lv<8> > ref_patch_with_borde_857_reg_11319;
    sc_signal< sc_lv<8> > ref_patch_with_borde_858_reg_11326;
    sc_signal< sc_lv<8> > ref_patch_with_borde_859_reg_11332;
    sc_signal< sc_lv<8> > ref_patch_with_borde_860_reg_11337;
    sc_signal< sc_lv<8> > ref_patch_with_borde_861_reg_11342;
    sc_signal< sc_lv<8> > ref_patch_with_borde_862_reg_11347;
    sc_signal< sc_lv<8> > ref_patch_with_borde_863_reg_11352;
    sc_signal< sc_lv<8> > ref_patch_with_borde_864_reg_11357;
    sc_signal< sc_lv<8> > ref_patch_with_borde_865_reg_11362;
    sc_signal< sc_lv<8> > ref_patch_with_borde_866_reg_11367;
    sc_signal< sc_lv<8> > ref_patch_with_borde_867_reg_11372;
    sc_signal< sc_lv<8> > ref_patch_with_borde_868_reg_11377;
    sc_signal< sc_lv<8> > ref_patch_with_borde_869_reg_11382;
    sc_signal< sc_lv<8> > ref_patch_with_borde_870_reg_11388;
    sc_signal< sc_lv<8> > ref_patch_with_borde_871_reg_11394;
    sc_signal< sc_lv<8> > ref_patch_with_borde_872_reg_11400;
    sc_signal< sc_lv<8> > ref_patch_with_borde_873_reg_11406;
    sc_signal< sc_lv<8> > ref_patch_with_borde_874_reg_11412;
    sc_signal< sc_lv<8> > ref_patch_with_borde_875_reg_11418;
    sc_signal< sc_lv<8> > ref_patch_with_borde_876_reg_11424;
    sc_signal< sc_lv<8> > ref_patch_with_borde_877_reg_11430;
    sc_signal< sc_lv<1> > exitcond_i_1_fu_7495_p2;
    sc_signal< sc_lv<7> > i_1_fu_7501_p2;
    sc_signal< sc_lv<7> > i_1_reg_11440;
    sc_signal< sc_lv<7> > tmp_58_1_t_fu_7569_p2;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1071_fu_7591_p130;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1071_reg_11449;
    sc_signal< sc_lv<9> > tmp_75_1_fu_8145_p2;
    sc_signal< sc_lv<9> > tmp_75_1_reg_11454;
    sc_signal< sc_lv<32> > tmp_66_s_fu_8164_p1;
    sc_signal< sc_lv<32> > tmp_76_s_fu_8169_p1;
    sc_signal< sc_lv<32> > tmp_40_1_fu_8183_p1;
    sc_signal< sc_logic > ap_CS_fsm_state125;
    sc_signal< sc_lv<32> > tmp_49_1_fu_8198_p1;
    sc_signal< sc_lv<32> > tmp_53_1_fu_8203_p1;
    sc_signal< sc_logic > ap_CS_fsm_state130;
    sc_signal< sc_lv<32> > H_inv_1_0_reg_11484;
    sc_signal< sc_lv<32> > H_inv_1_1_reg_11490;
    sc_signal< sc_lv<32> > H_inv_1_2_reg_11496;
    sc_signal< sc_lv<32> > H_inv_1_4_reg_11502;
    sc_signal< sc_lv<32> > H_inv_1_5_reg_11507;
    sc_signal< sc_lv<32> > H_inv_1_8_reg_11513;
    sc_signal< sc_lv<64> > pos_addr_1_reg_11518;
    sc_signal< sc_logic > ap_CS_fsm_state135;
    sc_signal< sc_lv<8> > ref_patch_with_borde_981_reg_11524;
    sc_signal< sc_lv<8> > ref_patch_with_borde_982_reg_11530;
    sc_signal< sc_lv<8> > ref_patch_with_borde_983_reg_11587;
    sc_signal< sc_lv<8> > ref_patch_with_borde_984_reg_11642;
    sc_signal< sc_lv<8> > ref_patch_with_borde_985_reg_11649;
    sc_signal< sc_lv<8> > ref_patch_with_borde_986_reg_11656;
    sc_signal< sc_lv<8> > ref_patch_with_borde_987_reg_11663;
    sc_signal< sc_lv<8> > ref_patch_with_borde_988_reg_11670;
    sc_signal< sc_lv<8> > ref_patch_with_borde_989_reg_11677;
    sc_signal< sc_lv<8> > ref_patch_with_borde_990_reg_11684;
    sc_signal< sc_lv<8> > ref_patch_with_borde_991_reg_11691;
    sc_signal< sc_lv<8> > ref_patch_with_borde_992_reg_11698;
    sc_signal< sc_lv<8> > ref_patch_with_borde_993_reg_11705;
    sc_signal< sc_lv<8> > ref_patch_with_borde_994_reg_11712;
    sc_signal< sc_lv<8> > ref_patch_with_borde_995_reg_11719;
    sc_signal< sc_lv<8> > ref_patch_with_borde_996_reg_11726;
    sc_signal< sc_lv<8> > ref_patch_with_borde_997_reg_11733;
    sc_signal< sc_lv<8> > ref_patch_with_borde_998_reg_11740;
    sc_signal< sc_lv<8> > ref_patch_with_borde_999_reg_11747;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1000_reg_11754;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1001_reg_11761;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1002_reg_11768;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1003_reg_11775;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1004_reg_11782;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1005_reg_11789;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1006_reg_11796;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1007_reg_11803;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1008_reg_11810;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1009_reg_11817;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1010_reg_11824;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1011_reg_11831;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1012_reg_11838;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1013_reg_11845;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1014_reg_11852;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1015_reg_11859;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1016_reg_11866;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1017_reg_11873;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1018_reg_11880;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1019_reg_11887;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1020_reg_11894;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1021_reg_11901;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1022_reg_11908;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1023_reg_11915;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1024_reg_11922;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1025_reg_11929;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1026_reg_11936;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1027_reg_11943;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1028_reg_11950;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1029_reg_11957;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1030_reg_11964;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1031_reg_11971;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1032_reg_11978;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1033_reg_11985;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1034_reg_11992;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1035_reg_11999;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1036_reg_12006;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1037_reg_12013;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1038_reg_12020;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1039_reg_12027;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1040_reg_12034;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1041_reg_12041;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1042_reg_12048;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1043_reg_12055;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1044_reg_12062;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1045_reg_12069;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1046_reg_12076;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1047_reg_12083;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1048_reg_12090;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1049_reg_12097;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1050_reg_12104;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1051_reg_12110;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1052_reg_12115;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1053_reg_12120;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1054_reg_12125;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1055_reg_12130;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1056_reg_12135;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1057_reg_12140;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1058_reg_12145;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1059_reg_12150;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1060_reg_12155;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1061_reg_12160;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1062_reg_12166;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1063_reg_12172;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1064_reg_12178;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1065_reg_12184;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1066_reg_12190;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1067_reg_12196;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1068_reg_12202;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1069_reg_12208;
    sc_signal< sc_lv<1> > exitcond_i_2_fu_8223_p2;
    sc_signal< sc_lv<7> > i_2_fu_8229_p2;
    sc_signal< sc_lv<7> > i_2_reg_12218;
    sc_signal< sc_lv<7> > tmp_58_2_t_fu_8297_p2;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1263_fu_8319_p130;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1263_reg_12227;
    sc_signal< sc_lv<9> > tmp_75_2_fu_8873_p2;
    sc_signal< sc_lv<9> > tmp_75_2_reg_12232;
    sc_signal< sc_lv<32> > tmp_66_4_fu_8892_p1;
    sc_signal< sc_lv<32> > tmp_76_4_fu_8897_p1;
    sc_signal< sc_lv<32> > tmp_40_2_fu_8911_p1;
    sc_signal< sc_logic > ap_CS_fsm_state181;
    sc_signal< sc_lv<32> > tmp_49_2_fu_8926_p1;
    sc_signal< sc_lv<32> > tmp_53_2_fu_8931_p1;
    sc_signal< sc_logic > ap_CS_fsm_state186;
    sc_signal< sc_lv<32> > H_inv_2_0_reg_12262;
    sc_signal< sc_lv<32> > H_inv_2_1_reg_12268;
    sc_signal< sc_lv<32> > H_inv_2_2_reg_12274;
    sc_signal< sc_lv<32> > H_inv_2_4_reg_12280;
    sc_signal< sc_lv<32> > H_inv_2_5_reg_12285;
    sc_signal< sc_lv<32> > H_inv_2_8_reg_12291;
    sc_signal< sc_lv<64> > pos_addr_2_reg_12296;
    sc_signal< sc_logic > ap_CS_fsm_state191;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1173_reg_12302;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1174_reg_12308;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1175_reg_12365;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1176_reg_12420;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1177_reg_12427;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1178_reg_12434;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1179_reg_12441;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1180_reg_12448;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1181_reg_12455;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1182_reg_12462;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1183_reg_12469;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1184_reg_12476;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1185_reg_12483;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1186_reg_12490;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1187_reg_12497;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1188_reg_12504;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1189_reg_12511;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1190_reg_12518;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1191_reg_12525;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1192_reg_12532;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1193_reg_12539;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1194_reg_12546;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1195_reg_12553;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1196_reg_12560;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1197_reg_12567;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1198_reg_12574;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1199_reg_12581;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1200_reg_12588;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1201_reg_12595;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1202_reg_12602;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1203_reg_12609;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1204_reg_12616;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1205_reg_12623;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1206_reg_12630;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1207_reg_12637;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1208_reg_12644;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1209_reg_12651;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1210_reg_12658;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1211_reg_12665;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1212_reg_12672;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1213_reg_12679;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1214_reg_12686;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1215_reg_12693;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1216_reg_12700;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1217_reg_12707;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1218_reg_12714;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1219_reg_12721;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1220_reg_12728;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1221_reg_12735;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1222_reg_12742;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1223_reg_12749;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1224_reg_12756;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1225_reg_12763;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1226_reg_12770;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1227_reg_12777;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1228_reg_12784;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1229_reg_12791;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1230_reg_12798;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1231_reg_12805;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1232_reg_12812;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1233_reg_12819;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1234_reg_12826;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1235_reg_12833;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1236_reg_12840;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1237_reg_12847;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1238_reg_12854;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1239_reg_12861;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1240_reg_12868;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1241_reg_12875;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1242_reg_12882;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1243_reg_12888;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1244_reg_12893;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1245_reg_12898;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1246_reg_12903;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1247_reg_12908;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1248_reg_12913;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1249_reg_12918;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1250_reg_12923;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1251_reg_12928;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1252_reg_12933;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1253_reg_12938;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1254_reg_12944;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1255_reg_12950;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1256_reg_12956;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1257_reg_12962;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1258_reg_12968;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1259_reg_12974;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1260_reg_12980;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1261_reg_12986;
    sc_signal< sc_lv<1> > exitcond_i_3_fu_8951_p2;
    sc_signal< sc_lv<7> > i_3_fu_8957_p2;
    sc_signal< sc_lv<7> > i_3_reg_12996;
    sc_signal< sc_lv<7> > tmp_58_3_t_fu_9025_p2;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1366_fu_9047_p130;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1366_reg_13005;
    sc_signal< sc_lv<9> > tmp_75_3_fu_9601_p2;
    sc_signal< sc_lv<9> > tmp_75_3_reg_13010;
    sc_signal< sc_lv<32> > tmp_66_5_fu_9620_p1;
    sc_signal< sc_lv<32> > tmp_76_5_fu_9625_p1;
    sc_signal< sc_lv<64> > pos_addr_3_reg_13025;
    sc_signal< sc_logic > ap_CS_fsm_state211;
    sc_signal< sc_lv<32> > tmp_40_3_fu_9654_p1;
    sc_signal< sc_logic > ap_CS_fsm_state237;
    sc_signal< sc_lv<32> > tmp_49_3_fu_9669_p1;
    sc_signal< sc_lv<32> > tmp_53_3_fu_9674_p1;
    sc_signal< sc_logic > ap_CS_fsm_state242;
    sc_signal< sc_lv<32> > H_inv_3_0_reg_13046;
    sc_signal< sc_lv<32> > H_inv_3_1_reg_13052;
    sc_signal< sc_lv<32> > H_inv_3_2_reg_13058;
    sc_signal< sc_lv<32> > H_inv_3_4_reg_13064;
    sc_signal< sc_lv<32> > H_inv_3_5_reg_13069;
    sc_signal< sc_lv<32> > H_inv_3_8_reg_13075;
    sc_signal< sc_lv<1> > exitcond4_fu_9679_p2;
    sc_signal< bool > ap_block_state255_pp7_stage0_iter0;
    sc_signal< bool > ap_block_state256_pp7_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_debug_WREADY;
    sc_signal< bool > ap_block_state256_io;
    sc_signal< bool > ap_block_pp7_stage0_11001;
    sc_signal< sc_lv<6> > indvar_next3_fu_9685_p2;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter0;
    sc_signal< sc_lv<32> > tmp_81_fu_9691_p38;
    sc_signal< sc_lv<32> > tmp_81_reg_13089;
    sc_signal< sc_lv<1> > exitcond5_fu_9733_p2;
    sc_signal< bool > ap_block_state262_pp8_stage0_iter0;
    sc_signal< bool > ap_block_state263_pp8_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_pos_r_WREADY;
    sc_signal< bool > ap_block_state263_io;
    sc_signal< bool > ap_block_pp8_stage0_11001;
    sc_signal< sc_lv<4> > indvar_next4_fu_9739_p2;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter0;
    sc_signal< sc_lv<32> > UnifiedRetVal_i_fu_9871_p3;
    sc_signal< sc_lv<32> > UnifiedRetVal_i_reg_13103;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state19;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state28;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state31;
    sc_signal< bool > ap_block_pp3_stage3_subdone;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state87;
    sc_signal< bool > ap_block_pp4_stage3_subdone;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state143;
    sc_signal< bool > ap_block_pp5_stage3_subdone;
    sc_signal< bool > ap_block_pp6_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp6_exit_iter0_state199;
    sc_signal< bool > ap_block_pp6_stage3_subdone;
    sc_signal< bool > ap_block_pp7_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp7_exit_iter0_state255;
    sc_signal< bool > ap_block_pp8_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp8_exit_iter0_state262;
    sc_signal< sc_lv<19> > ap_phi_mux_indvar_phi_fu_1456_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_s_phi_fu_1512_p4;
    sc_signal< bool > ap_block_pp3_stage1;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_8_phi_fu_1536_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_9_phi_fu_1548_p4;
    sc_signal< bool > ap_block_pp3_stage3;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_5_phi_fu_1560_p4;
    sc_signal< bool > ap_block_pp3_stage2;
    sc_signal< sc_lv<7> > ap_phi_mux_i_0_i_phi_fu_1572_p4;
    sc_signal< sc_lv<8> > ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_1_16_phi_fu_1744_p4;
    sc_signal< bool > ap_block_pp4_stage1;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_2_1_phi_fu_1768_p4;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_10_1_phi_fu_1780_p4;
    sc_signal< bool > ap_block_pp4_stage3;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_11_1_phi_fu_1792_p4;
    sc_signal< bool > ap_block_pp4_stage2;
    sc_signal< sc_lv<7> > ap_phi_mux_i_0_i_1_phi_fu_1804_p4;
    sc_signal< sc_lv<8> > ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_2_20_phi_fu_1976_p4;
    sc_signal< bool > ap_block_pp5_stage1;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_2_2_phi_fu_2000_p4;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_10_2_phi_fu_2012_p4;
    sc_signal< bool > ap_block_pp5_stage3;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_11_2_phi_fu_2024_p4;
    sc_signal< bool > ap_block_pp5_stage2;
    sc_signal< sc_lv<7> > ap_phi_mux_i_0_i_2_phi_fu_2036_p4;
    sc_signal< sc_lv<8> > ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_3_24_phi_fu_2208_p4;
    sc_signal< bool > ap_block_pp6_stage1;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_2_3_phi_fu_2232_p4;
    sc_signal< bool > ap_block_pp6_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_10_3_phi_fu_2244_p4;
    sc_signal< bool > ap_block_pp6_stage3;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_11_3_phi_fu_2256_p4;
    sc_signal< bool > ap_block_pp6_stage2;
    sc_signal< sc_lv<7> > ap_phi_mux_i_0_i_3_phi_fu_2268_p4;
    sc_signal< sc_lv<8> > ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275;
    sc_signal< sc_lv<64> > indvar4_fu_4251_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_4193_p1;
    sc_signal< sc_lv<64> > tmp_84_fu_4213_p1;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr6_fu_8213_p1;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr6_4_fu_8941_p1;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr6_5_fu_9634_p1;
    sc_signal< sc_logic > ap_reg_ioackin_pyr_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_pyr_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_patches_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_patches_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pos_r_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_pos_r_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pos_r_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pos_r_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_debug_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_debug_WREADY;
    sc_signal< bool > ap_block_pp7_stage0_01001;
    sc_signal< bool > ap_block_pp8_stage0_01001;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_logic > ap_CS_fsm_state128;
    sc_signal< sc_logic > ap_CS_fsm_state184;
    sc_signal< sc_logic > ap_CS_fsm_state240;
    sc_signal< sc_lv<32> > grp_fu_2458_p0;
    sc_signal< sc_lv<32> > grp_fu_2458_p1;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_logic > ap_CS_fsm_state105;
    sc_signal< sc_logic > ap_CS_fsm_state109;
    sc_signal< sc_logic > ap_CS_fsm_state111;
    sc_signal< sc_logic > ap_CS_fsm_state113;
    sc_signal< sc_logic > ap_CS_fsm_state115;
    sc_signal< sc_logic > ap_CS_fsm_state117;
    sc_signal< sc_logic > ap_CS_fsm_state121;
    sc_signal< sc_logic > ap_CS_fsm_state133;
    sc_signal< sc_logic > ap_CS_fsm_state161;
    sc_signal< sc_logic > ap_CS_fsm_state165;
    sc_signal< sc_logic > ap_CS_fsm_state167;
    sc_signal< sc_logic > ap_CS_fsm_state169;
    sc_signal< sc_logic > ap_CS_fsm_state171;
    sc_signal< sc_logic > ap_CS_fsm_state173;
    sc_signal< sc_logic > ap_CS_fsm_state177;
    sc_signal< sc_logic > ap_CS_fsm_state189;
    sc_signal< sc_logic > ap_CS_fsm_state217;
    sc_signal< sc_logic > ap_CS_fsm_state221;
    sc_signal< sc_logic > ap_CS_fsm_state223;
    sc_signal< sc_logic > ap_CS_fsm_state225;
    sc_signal< sc_logic > ap_CS_fsm_state227;
    sc_signal< sc_logic > ap_CS_fsm_state229;
    sc_signal< sc_logic > ap_CS_fsm_state233;
    sc_signal< sc_logic > ap_CS_fsm_state245;
    sc_signal< sc_lv<32> > grp_fu_2466_p0;
    sc_signal< sc_lv<32> > grp_fu_2466_p1;
    sc_signal< sc_lv<32> > grp_fu_2494_p0;
    sc_signal< sc_lv<32> > grp_fu_2494_p1;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_logic > ap_CS_fsm_state99;
    sc_signal< sc_logic > ap_CS_fsm_state101;
    sc_signal< sc_logic > ap_CS_fsm_state103;
    sc_signal< sc_logic > ap_CS_fsm_state107;
    sc_signal< sc_logic > ap_CS_fsm_state155;
    sc_signal< sc_logic > ap_CS_fsm_state157;
    sc_signal< sc_logic > ap_CS_fsm_state159;
    sc_signal< sc_logic > ap_CS_fsm_state163;
    sc_signal< sc_logic > ap_CS_fsm_state213;
    sc_signal< sc_logic > ap_CS_fsm_state215;
    sc_signal< sc_logic > ap_CS_fsm_state219;
    sc_signal< sc_lv<32> > grp_fu_2500_p0;
    sc_signal< sc_lv<32> > grp_fu_2500_p1;
    sc_signal< sc_lv<32> > grp_fu_2506_p0;
    sc_signal< sc_lv<32> > grp_fu_2506_p1;
    sc_signal< sc_lv<32> > grp_fu_2515_p0;
    sc_signal< sc_lv<32> > grp_fu_2515_p1;
    sc_signal< sc_lv<32> > grp_fu_2549_p0;
    sc_signal< sc_lv<32> > grp_fu_2561_p0;
    sc_signal< sc_lv<32> > grp_fu_2569_p0;
    sc_signal< sc_lv<62> > inv_out7_fu_4183_p4;
    sc_signal< sc_lv<62> > cur_px_estimate_ptr5_fu_4203_p4;
    sc_signal< sc_lv<9> > next_urem_fu_4288_p2;
    sc_signal< sc_lv<1> > tmp_89_fu_4294_p2;
    sc_signal< sc_lv<3> > tmp_86_fu_6798_p4;
    sc_signal< sc_lv<4> > tmp_46_fu_6808_p3;
    sc_signal< sc_lv<6> > tmp_47_fu_6820_p3;
    sc_signal< sc_lv<7> > tmp_50_cast_fu_6828_p1;
    sc_signal< sc_lv<7> > tmp_47_cast_fu_6816_p1;
    sc_signal< sc_lv<3> > tmp_87_fu_6794_p1;
    sc_signal< sc_lv<5> > tmp_54_cast_fu_6842_p1;
    sc_signal< sc_lv<5> > tmp2_fu_6846_p2;
    sc_signal< sc_lv<7> > tmp_48_fu_6832_p2;
    sc_signal< sc_lv<7> > tmp2_cast_fu_6852_p1;
    sc_signal< sc_lv<5> > tmp3_fu_6862_p2;
    sc_signal< sc_lv<7> > tmp3_cast_fu_6868_p1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_879_fu_6878_p129;
    sc_signal< sc_lv<5> > tmp4_fu_7012_p2;
    sc_signal< sc_lv<7> > tmp4_cast_fu_7018_p1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_880_fu_7028_p129;
    sc_signal< sc_lv<8> > ref_patch_with_borde_880_fu_7028_p130;
    sc_signal< sc_lv<7> > tmp_56_fu_7166_p2;
    sc_signal< sc_lv<7> > tmp_54_cast1_fu_6838_p1;
    sc_signal< sc_lv<7> > tmp_57_fu_7222_p101;
    sc_signal< sc_lv<8> > tmp_57_fu_7222_p102;
    sc_signal< sc_lv<9> > tmp_93_cast_fu_7162_p1;
    sc_signal< sc_lv<9> > tmp_96_cast_fu_7428_p1;
    sc_signal< sc_lv<9> > tmp_65_cast_fu_7438_p1;
    sc_signal< sc_lv<9> > tmp_78_cast_fu_7442_p1;
    sc_signal< sc_lv<9> > tmp_54_fu_7445_p2;
    sc_signal< sc_lv<32> > tmp_40_to_int_fu_7460_p1;
    sc_signal< sc_lv<32> > tmp_40_neg_fu_7464_p2;
    sc_signal< sc_lv<32> > tmp_49_to_int_fu_7475_p1;
    sc_signal< sc_lv<32> > tmp_49_neg_fu_7479_p2;
    sc_signal< sc_lv<3> > tmp_88_fu_7511_p4;
    sc_signal< sc_lv<4> > tmp_51_fu_7521_p3;
    sc_signal< sc_lv<6> > tmp_52_fu_7533_p3;
    sc_signal< sc_lv<7> > tmp_61_cast_fu_7541_p1;
    sc_signal< sc_lv<7> > tmp_60_cast_fu_7529_p1;
    sc_signal< sc_lv<3> > tmp_91_fu_7507_p1;
    sc_signal< sc_lv<5> > tmp_64_cast_fu_7555_p1;
    sc_signal< sc_lv<5> > tmp6_fu_7559_p2;
    sc_signal< sc_lv<7> > tmp_53_fu_7545_p2;
    sc_signal< sc_lv<7> > tmp6_cast_fu_7565_p1;
    sc_signal< sc_lv<5> > tmp7_fu_7575_p2;
    sc_signal< sc_lv<7> > tmp7_cast_fu_7581_p1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_1071_fu_7591_p129;
    sc_signal< sc_lv<5> > tmp8_fu_7725_p2;
    sc_signal< sc_lv<7> > tmp8_cast_fu_7731_p1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_1072_fu_7741_p129;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1072_fu_7741_p130;
    sc_signal< sc_lv<7> > tmp_73_fu_7879_p2;
    sc_signal< sc_lv<7> > tmp_64_cast1_fu_7551_p1;
    sc_signal< sc_lv<7> > tmp_74_fu_7935_p101;
    sc_signal< sc_lv<8> > tmp_74_fu_7935_p102;
    sc_signal< sc_lv<9> > tmp_70_1_cast_fu_7875_p1;
    sc_signal< sc_lv<9> > tmp_74_1_cast_fu_8141_p1;
    sc_signal< sc_lv<9> > tmp_60_1_cast_fu_8151_p1;
    sc_signal< sc_lv<9> > tmp_64_1_cast_fu_8155_p1;
    sc_signal< sc_lv<9> > tmp_65_1_fu_8158_p2;
    sc_signal< sc_lv<32> > tmp_40_to_int_1_fu_8173_p1;
    sc_signal< sc_lv<32> > tmp_40_neg_1_fu_8177_p2;
    sc_signal< sc_lv<32> > tmp_49_to_int_1_fu_8188_p1;
    sc_signal< sc_lv<32> > tmp_49_neg_1_fu_8192_p2;
    sc_signal< sc_lv<63> > cur_px_estimate_ptr6_1_fu_8208_p2;
    sc_signal< sc_lv<3> > tmp_90_fu_8239_p4;
    sc_signal< sc_lv<4> > tmp_70_fu_8249_p3;
    sc_signal< sc_lv<6> > tmp_71_fu_8261_p3;
    sc_signal< sc_lv<7> > tmp_73_cast_fu_8269_p1;
    sc_signal< sc_lv<7> > tmp_72_cast_fu_8257_p1;
    sc_signal< sc_lv<3> > tmp_95_fu_8235_p1;
    sc_signal< sc_lv<5> > tmp_76_cast_fu_8283_p1;
    sc_signal< sc_lv<5> > tmp10_fu_8287_p2;
    sc_signal< sc_lv<7> > tmp_72_fu_8273_p2;
    sc_signal< sc_lv<7> > tmp10_cast_fu_8293_p1;
    sc_signal< sc_lv<5> > tmp11_fu_8303_p2;
    sc_signal< sc_lv<7> > tmp11_cast_fu_8309_p1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_1263_fu_8319_p129;
    sc_signal< sc_lv<5> > tmp12_fu_8453_p2;
    sc_signal< sc_lv<7> > tmp12_cast_fu_8459_p1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_1264_fu_8469_p129;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1264_fu_8469_p130;
    sc_signal< sc_lv<7> > tmp_79_fu_8607_p2;
    sc_signal< sc_lv<7> > tmp_76_cast1_fu_8279_p1;
    sc_signal< sc_lv<7> > tmp_80_fu_8663_p101;
    sc_signal< sc_lv<8> > tmp_80_fu_8663_p102;
    sc_signal< sc_lv<9> > tmp_70_2_cast_fu_8603_p1;
    sc_signal< sc_lv<9> > tmp_74_2_cast_fu_8869_p1;
    sc_signal< sc_lv<9> > tmp_60_2_cast_fu_8879_p1;
    sc_signal< sc_lv<9> > tmp_64_2_cast_fu_8883_p1;
    sc_signal< sc_lv<9> > tmp_65_2_fu_8886_p2;
    sc_signal< sc_lv<32> > tmp_40_to_int_2_fu_8901_p1;
    sc_signal< sc_lv<32> > tmp_40_neg_2_fu_8905_p2;
    sc_signal< sc_lv<32> > tmp_49_to_int_2_fu_8916_p1;
    sc_signal< sc_lv<32> > tmp_49_neg_2_fu_8920_p2;
    sc_signal< sc_lv<63> > cur_px_estimate_ptr6_2_fu_8936_p2;
    sc_signal< sc_lv<3> > tmp_92_fu_8967_p4;
    sc_signal< sc_lv<4> > tmp_76_fu_8977_p3;
    sc_signal< sc_lv<6> > tmp_77_fu_8989_p3;
    sc_signal< sc_lv<7> > tmp_87_cast_fu_8997_p1;
    sc_signal< sc_lv<7> > tmp_86_cast_fu_8985_p1;
    sc_signal< sc_lv<3> > tmp_96_fu_8963_p1;
    sc_signal< sc_lv<5> > tmp_90_cast_fu_9011_p1;
    sc_signal< sc_lv<5> > tmp14_fu_9015_p2;
    sc_signal< sc_lv<7> > tmp_78_fu_9001_p2;
    sc_signal< sc_lv<7> > tmp14_cast_fu_9021_p1;
    sc_signal< sc_lv<5> > tmp15_fu_9031_p2;
    sc_signal< sc_lv<7> > tmp15_cast_fu_9037_p1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_1366_fu_9047_p129;
    sc_signal< sc_lv<5> > tmp16_fu_9181_p2;
    sc_signal< sc_lv<7> > tmp16_cast_fu_9187_p1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_1367_fu_9197_p129;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1367_fu_9197_p130;
    sc_signal< sc_lv<7> > tmp_82_fu_9335_p2;
    sc_signal< sc_lv<7> > tmp_90_cast1_fu_9007_p1;
    sc_signal< sc_lv<7> > tmp_83_fu_9391_p101;
    sc_signal< sc_lv<8> > tmp_83_fu_9391_p102;
    sc_signal< sc_lv<9> > tmp_70_3_cast_fu_9331_p1;
    sc_signal< sc_lv<9> > tmp_74_3_cast_fu_9597_p1;
    sc_signal< sc_lv<9> > tmp_60_3_cast_fu_9607_p1;
    sc_signal< sc_lv<9> > tmp_64_3_cast_fu_9611_p1;
    sc_signal< sc_lv<9> > tmp_65_3_fu_9614_p2;
    sc_signal< sc_lv<63> > cur_px_estimate_ptr6_3_fu_9629_p2;
    sc_signal< sc_lv<32> > tmp_40_to_int_3_fu_9644_p1;
    sc_signal< sc_lv<32> > tmp_40_neg_3_fu_9648_p2;
    sc_signal< sc_lv<32> > tmp_49_to_int_3_fu_9659_p1;
    sc_signal< sc_lv<32> > tmp_49_neg_3_fu_9663_p2;
    sc_signal< sc_lv<3> > tmp_97_fu_9745_p1;
    sc_signal< sc_lv<1> > sel_tmp_i_fu_9781_p2;
    sc_signal< sc_lv<1> > sel_tmp2_i_fu_9795_p2;
    sc_signal< sc_lv<32> > sel_tmp1_i_fu_9787_p3;
    sc_signal< sc_lv<1> > sel_tmp4_i_fu_9809_p2;
    sc_signal< sc_lv<32> > sel_tmp3_i_fu_9801_p3;
    sc_signal< sc_lv<1> > sel_tmp6_i_fu_9823_p2;
    sc_signal< sc_lv<32> > sel_tmp5_i_fu_9815_p3;
    sc_signal< sc_lv<1> > sel_tmp8_i_fu_9837_p2;
    sc_signal< sc_lv<32> > sel_tmp7_i_fu_9829_p3;
    sc_signal< sc_lv<1> > sel_tmp10_i_fu_9851_p2;
    sc_signal< sc_lv<32> > sel_tmp9_i_fu_9843_p3;
    sc_signal< sc_lv<1> > sel_tmp12_i_fu_9865_p2;
    sc_signal< sc_lv<32> > sel_tmp11_i_fu_9857_p3;
    sc_signal< sc_lv<2> > grp_fu_2458_opcode;
    sc_signal< bool > ap_block_pp3_stage0_00001;
    sc_signal< bool > ap_block_pp3_stage1_00001;
    sc_signal< bool > ap_block_pp3_stage2_00001;
    sc_signal< bool > ap_block_pp3_stage3_00001;
    sc_signal< bool > ap_block_pp4_stage0_00001;
    sc_signal< bool > ap_block_pp4_stage1_00001;
    sc_signal< bool > ap_block_pp4_stage2_00001;
    sc_signal< bool > ap_block_pp4_stage3_00001;
    sc_signal< bool > ap_block_pp5_stage0_00001;
    sc_signal< bool > ap_block_pp5_stage1_00001;
    sc_signal< bool > ap_block_pp5_stage2_00001;
    sc_signal< bool > ap_block_pp5_stage3_00001;
    sc_signal< bool > ap_block_pp6_stage0_00001;
    sc_signal< bool > ap_block_pp6_stage1_00001;
    sc_signal< bool > ap_block_pp6_stage2_00001;
    sc_signal< bool > ap_block_pp6_stage3_00001;
    sc_signal< sc_logic > grp_fu_2458_ce;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_logic > ap_CS_fsm_state66;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< sc_logic > ap_CS_fsm_state78;
    sc_signal< sc_logic > ap_CS_fsm_state79;
    sc_signal< sc_logic > ap_CS_fsm_state119;
    sc_signal< sc_logic > ap_CS_fsm_state122;
    sc_signal< sc_logic > ap_CS_fsm_state123;
    sc_signal< sc_logic > ap_CS_fsm_state134;
    sc_signal< sc_logic > ap_CS_fsm_state175;
    sc_signal< sc_logic > ap_CS_fsm_state178;
    sc_signal< sc_logic > ap_CS_fsm_state179;
    sc_signal< sc_logic > ap_CS_fsm_state190;
    sc_signal< sc_logic > ap_CS_fsm_state231;
    sc_signal< sc_logic > ap_CS_fsm_state234;
    sc_signal< sc_logic > ap_CS_fsm_state235;
    sc_signal< sc_logic > ap_CS_fsm_state246;
    sc_signal< sc_logic > ap_CS_fsm_state247;
    sc_signal< sc_lv<2> > grp_fu_2466_opcode;
    sc_signal< sc_logic > grp_fu_2494_ce;
    sc_signal< sc_logic > grp_fu_2500_ce;
    sc_signal< sc_logic > grp_fu_2506_ce;
    sc_signal< sc_lv<230> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp3_stage1_subdone;
    sc_signal< bool > ap_block_pp3_stage2_subdone;
    sc_signal< bool > ap_block_pp4_stage1_subdone;
    sc_signal< bool > ap_block_pp4_stage2_subdone;
    sc_signal< bool > ap_block_pp5_stage1_subdone;
    sc_signal< bool > ap_block_pp5_stage2_subdone;
    sc_signal< bool > ap_block_pp6_stage1_subdone;
    sc_signal< bool > ap_block_pp6_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< sc_logic > ap_idle_pp6;
    sc_signal< sc_logic > ap_enable_pp6;
    sc_signal< sc_logic > ap_idle_pp7;
    sc_signal< sc_logic > ap_enable_pp7;
    sc_signal< sc_logic > ap_idle_pp8;
    sc_signal< sc_logic > ap_enable_pp8;
    sc_signal< bool > ap_condition_11384;
    sc_signal< bool > ap_condition_11308;
    sc_signal< bool > ap_condition_11465;
    sc_signal< bool > ap_condition_11389;
    sc_signal< bool > ap_condition_11546;
    sc_signal< bool > ap_condition_11470;
    sc_signal< bool > ap_condition_11627;
    sc_signal< bool > ap_condition_11551;
    sc_signal< bool > ap_condition_11632;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<230> ap_ST_fsm_state1;
    static const sc_lv<230> ap_ST_fsm_state2;
    static const sc_lv<230> ap_ST_fsm_state3;
    static const sc_lv<230> ap_ST_fsm_state4;
    static const sc_lv<230> ap_ST_fsm_state5;
    static const sc_lv<230> ap_ST_fsm_state6;
    static const sc_lv<230> ap_ST_fsm_state7;
    static const sc_lv<230> ap_ST_fsm_state8;
    static const sc_lv<230> ap_ST_fsm_pp0_stage0;
    static const sc_lv<230> ap_ST_fsm_state12;
    static const sc_lv<230> ap_ST_fsm_state13;
    static const sc_lv<230> ap_ST_fsm_state14;
    static const sc_lv<230> ap_ST_fsm_state15;
    static const sc_lv<230> ap_ST_fsm_state16;
    static const sc_lv<230> ap_ST_fsm_state17;
    static const sc_lv<230> ap_ST_fsm_state18;
    static const sc_lv<230> ap_ST_fsm_pp1_stage0;
    static const sc_lv<230> ap_ST_fsm_state21;
    static const sc_lv<230> ap_ST_fsm_state22;
    static const sc_lv<230> ap_ST_fsm_state23;
    static const sc_lv<230> ap_ST_fsm_state24;
    static const sc_lv<230> ap_ST_fsm_state25;
    static const sc_lv<230> ap_ST_fsm_state26;
    static const sc_lv<230> ap_ST_fsm_state27;
    static const sc_lv<230> ap_ST_fsm_pp2_stage0;
    static const sc_lv<230> ap_ST_fsm_state30;
    static const sc_lv<230> ap_ST_fsm_pp3_stage0;
    static const sc_lv<230> ap_ST_fsm_pp3_stage1;
    static const sc_lv<230> ap_ST_fsm_pp3_stage2;
    static const sc_lv<230> ap_ST_fsm_pp3_stage3;
    static const sc_lv<230> ap_ST_fsm_state43;
    static const sc_lv<230> ap_ST_fsm_state44;
    static const sc_lv<230> ap_ST_fsm_state45;
    static const sc_lv<230> ap_ST_fsm_state46;
    static const sc_lv<230> ap_ST_fsm_state47;
    static const sc_lv<230> ap_ST_fsm_state48;
    static const sc_lv<230> ap_ST_fsm_state49;
    static const sc_lv<230> ap_ST_fsm_state50;
    static const sc_lv<230> ap_ST_fsm_state51;
    static const sc_lv<230> ap_ST_fsm_state52;
    static const sc_lv<230> ap_ST_fsm_state53;
    static const sc_lv<230> ap_ST_fsm_state54;
    static const sc_lv<230> ap_ST_fsm_state55;
    static const sc_lv<230> ap_ST_fsm_state56;
    static const sc_lv<230> ap_ST_fsm_state57;
    static const sc_lv<230> ap_ST_fsm_state58;
    static const sc_lv<230> ap_ST_fsm_state59;
    static const sc_lv<230> ap_ST_fsm_state60;
    static const sc_lv<230> ap_ST_fsm_state61;
    static const sc_lv<230> ap_ST_fsm_state62;
    static const sc_lv<230> ap_ST_fsm_state63;
    static const sc_lv<230> ap_ST_fsm_state64;
    static const sc_lv<230> ap_ST_fsm_state65;
    static const sc_lv<230> ap_ST_fsm_state66;
    static const sc_lv<230> ap_ST_fsm_state67;
    static const sc_lv<230> ap_ST_fsm_state68;
    static const sc_lv<230> ap_ST_fsm_state69;
    static const sc_lv<230> ap_ST_fsm_state70;
    static const sc_lv<230> ap_ST_fsm_state71;
    static const sc_lv<230> ap_ST_fsm_state72;
    static const sc_lv<230> ap_ST_fsm_state73;
    static const sc_lv<230> ap_ST_fsm_state74;
    static const sc_lv<230> ap_ST_fsm_state75;
    static const sc_lv<230> ap_ST_fsm_state76;
    static const sc_lv<230> ap_ST_fsm_state77;
    static const sc_lv<230> ap_ST_fsm_state78;
    static const sc_lv<230> ap_ST_fsm_state79;
    static const sc_lv<230> ap_ST_fsm_state80;
    static const sc_lv<230> ap_ST_fsm_state81;
    static const sc_lv<230> ap_ST_fsm_state82;
    static const sc_lv<230> ap_ST_fsm_state83;
    static const sc_lv<230> ap_ST_fsm_state84;
    static const sc_lv<230> ap_ST_fsm_state85;
    static const sc_lv<230> ap_ST_fsm_state86;
    static const sc_lv<230> ap_ST_fsm_pp4_stage0;
    static const sc_lv<230> ap_ST_fsm_pp4_stage1;
    static const sc_lv<230> ap_ST_fsm_pp4_stage2;
    static const sc_lv<230> ap_ST_fsm_pp4_stage3;
    static const sc_lv<230> ap_ST_fsm_state99;
    static const sc_lv<230> ap_ST_fsm_state100;
    static const sc_lv<230> ap_ST_fsm_state101;
    static const sc_lv<230> ap_ST_fsm_state102;
    static const sc_lv<230> ap_ST_fsm_state103;
    static const sc_lv<230> ap_ST_fsm_state104;
    static const sc_lv<230> ap_ST_fsm_state105;
    static const sc_lv<230> ap_ST_fsm_state106;
    static const sc_lv<230> ap_ST_fsm_state107;
    static const sc_lv<230> ap_ST_fsm_state108;
    static const sc_lv<230> ap_ST_fsm_state109;
    static const sc_lv<230> ap_ST_fsm_state110;
    static const sc_lv<230> ap_ST_fsm_state111;
    static const sc_lv<230> ap_ST_fsm_state112;
    static const sc_lv<230> ap_ST_fsm_state113;
    static const sc_lv<230> ap_ST_fsm_state114;
    static const sc_lv<230> ap_ST_fsm_state115;
    static const sc_lv<230> ap_ST_fsm_state116;
    static const sc_lv<230> ap_ST_fsm_state117;
    static const sc_lv<230> ap_ST_fsm_state118;
    static const sc_lv<230> ap_ST_fsm_state119;
    static const sc_lv<230> ap_ST_fsm_state120;
    static const sc_lv<230> ap_ST_fsm_state121;
    static const sc_lv<230> ap_ST_fsm_state122;
    static const sc_lv<230> ap_ST_fsm_state123;
    static const sc_lv<230> ap_ST_fsm_state124;
    static const sc_lv<230> ap_ST_fsm_state125;
    static const sc_lv<230> ap_ST_fsm_state126;
    static const sc_lv<230> ap_ST_fsm_state127;
    static const sc_lv<230> ap_ST_fsm_state128;
    static const sc_lv<230> ap_ST_fsm_state129;
    static const sc_lv<230> ap_ST_fsm_state130;
    static const sc_lv<230> ap_ST_fsm_state131;
    static const sc_lv<230> ap_ST_fsm_state132;
    static const sc_lv<230> ap_ST_fsm_state133;
    static const sc_lv<230> ap_ST_fsm_state134;
    static const sc_lv<230> ap_ST_fsm_state135;
    static const sc_lv<230> ap_ST_fsm_state136;
    static const sc_lv<230> ap_ST_fsm_state137;
    static const sc_lv<230> ap_ST_fsm_state138;
    static const sc_lv<230> ap_ST_fsm_state139;
    static const sc_lv<230> ap_ST_fsm_state140;
    static const sc_lv<230> ap_ST_fsm_state141;
    static const sc_lv<230> ap_ST_fsm_state142;
    static const sc_lv<230> ap_ST_fsm_pp5_stage0;
    static const sc_lv<230> ap_ST_fsm_pp5_stage1;
    static const sc_lv<230> ap_ST_fsm_pp5_stage2;
    static const sc_lv<230> ap_ST_fsm_pp5_stage3;
    static const sc_lv<230> ap_ST_fsm_state155;
    static const sc_lv<230> ap_ST_fsm_state156;
    static const sc_lv<230> ap_ST_fsm_state157;
    static const sc_lv<230> ap_ST_fsm_state158;
    static const sc_lv<230> ap_ST_fsm_state159;
    static const sc_lv<230> ap_ST_fsm_state160;
    static const sc_lv<230> ap_ST_fsm_state161;
    static const sc_lv<230> ap_ST_fsm_state162;
    static const sc_lv<230> ap_ST_fsm_state163;
    static const sc_lv<230> ap_ST_fsm_state164;
    static const sc_lv<230> ap_ST_fsm_state165;
    static const sc_lv<230> ap_ST_fsm_state166;
    static const sc_lv<230> ap_ST_fsm_state167;
    static const sc_lv<230> ap_ST_fsm_state168;
    static const sc_lv<230> ap_ST_fsm_state169;
    static const sc_lv<230> ap_ST_fsm_state170;
    static const sc_lv<230> ap_ST_fsm_state171;
    static const sc_lv<230> ap_ST_fsm_state172;
    static const sc_lv<230> ap_ST_fsm_state173;
    static const sc_lv<230> ap_ST_fsm_state174;
    static const sc_lv<230> ap_ST_fsm_state175;
    static const sc_lv<230> ap_ST_fsm_state176;
    static const sc_lv<230> ap_ST_fsm_state177;
    static const sc_lv<230> ap_ST_fsm_state178;
    static const sc_lv<230> ap_ST_fsm_state179;
    static const sc_lv<230> ap_ST_fsm_state180;
    static const sc_lv<230> ap_ST_fsm_state181;
    static const sc_lv<230> ap_ST_fsm_state182;
    static const sc_lv<230> ap_ST_fsm_state183;
    static const sc_lv<230> ap_ST_fsm_state184;
    static const sc_lv<230> ap_ST_fsm_state185;
    static const sc_lv<230> ap_ST_fsm_state186;
    static const sc_lv<230> ap_ST_fsm_state187;
    static const sc_lv<230> ap_ST_fsm_state188;
    static const sc_lv<230> ap_ST_fsm_state189;
    static const sc_lv<230> ap_ST_fsm_state190;
    static const sc_lv<230> ap_ST_fsm_state191;
    static const sc_lv<230> ap_ST_fsm_state192;
    static const sc_lv<230> ap_ST_fsm_state193;
    static const sc_lv<230> ap_ST_fsm_state194;
    static const sc_lv<230> ap_ST_fsm_state195;
    static const sc_lv<230> ap_ST_fsm_state196;
    static const sc_lv<230> ap_ST_fsm_state197;
    static const sc_lv<230> ap_ST_fsm_state198;
    static const sc_lv<230> ap_ST_fsm_pp6_stage0;
    static const sc_lv<230> ap_ST_fsm_pp6_stage1;
    static const sc_lv<230> ap_ST_fsm_pp6_stage2;
    static const sc_lv<230> ap_ST_fsm_pp6_stage3;
    static const sc_lv<230> ap_ST_fsm_state211;
    static const sc_lv<230> ap_ST_fsm_state212;
    static const sc_lv<230> ap_ST_fsm_state213;
    static const sc_lv<230> ap_ST_fsm_state214;
    static const sc_lv<230> ap_ST_fsm_state215;
    static const sc_lv<230> ap_ST_fsm_state216;
    static const sc_lv<230> ap_ST_fsm_state217;
    static const sc_lv<230> ap_ST_fsm_state218;
    static const sc_lv<230> ap_ST_fsm_state219;
    static const sc_lv<230> ap_ST_fsm_state220;
    static const sc_lv<230> ap_ST_fsm_state221;
    static const sc_lv<230> ap_ST_fsm_state222;
    static const sc_lv<230> ap_ST_fsm_state223;
    static const sc_lv<230> ap_ST_fsm_state224;
    static const sc_lv<230> ap_ST_fsm_state225;
    static const sc_lv<230> ap_ST_fsm_state226;
    static const sc_lv<230> ap_ST_fsm_state227;
    static const sc_lv<230> ap_ST_fsm_state228;
    static const sc_lv<230> ap_ST_fsm_state229;
    static const sc_lv<230> ap_ST_fsm_state230;
    static const sc_lv<230> ap_ST_fsm_state231;
    static const sc_lv<230> ap_ST_fsm_state232;
    static const sc_lv<230> ap_ST_fsm_state233;
    static const sc_lv<230> ap_ST_fsm_state234;
    static const sc_lv<230> ap_ST_fsm_state235;
    static const sc_lv<230> ap_ST_fsm_state236;
    static const sc_lv<230> ap_ST_fsm_state237;
    static const sc_lv<230> ap_ST_fsm_state238;
    static const sc_lv<230> ap_ST_fsm_state239;
    static const sc_lv<230> ap_ST_fsm_state240;
    static const sc_lv<230> ap_ST_fsm_state241;
    static const sc_lv<230> ap_ST_fsm_state242;
    static const sc_lv<230> ap_ST_fsm_state243;
    static const sc_lv<230> ap_ST_fsm_state244;
    static const sc_lv<230> ap_ST_fsm_state245;
    static const sc_lv<230> ap_ST_fsm_state246;
    static const sc_lv<230> ap_ST_fsm_state247;
    static const sc_lv<230> ap_ST_fsm_state248;
    static const sc_lv<230> ap_ST_fsm_state249;
    static const sc_lv<230> ap_ST_fsm_state250;
    static const sc_lv<230> ap_ST_fsm_state251;
    static const sc_lv<230> ap_ST_fsm_state252;
    static const sc_lv<230> ap_ST_fsm_state253;
    static const sc_lv<230> ap_ST_fsm_state254;
    static const sc_lv<230> ap_ST_fsm_pp7_stage0;
    static const sc_lv<230> ap_ST_fsm_state257;
    static const sc_lv<230> ap_ST_fsm_state258;
    static const sc_lv<230> ap_ST_fsm_state259;
    static const sc_lv<230> ap_ST_fsm_state260;
    static const sc_lv<230> ap_ST_fsm_state261;
    static const sc_lv<230> ap_ST_fsm_pp8_stage0;
    static const sc_lv<230> ap_ST_fsm_state264;
    static const sc_lv<230> ap_ST_fsm_state265;
    static const sc_lv<230> ap_ST_fsm_state266;
    static const sc_lv<230> ap_ST_fsm_state267;
    static const sc_lv<230> ap_ST_fsm_state268;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_DB;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_E5;
    static const sc_lv<32> ap_const_lv32_73;
    static const sc_lv<32> ap_const_lv32_74;
    static const sc_lv<32> ap_const_lv32_79;
    static const sc_lv<32> ap_const_lv32_A3;
    static const sc_lv<32> ap_const_lv32_A4;
    static const sc_lv<32> ap_const_lv32_A9;
    static const sc_lv<32> ap_const_lv32_AF;
    static const sc_lv<32> ap_const_lv32_D4;
    static const sc_lv<32> ap_const_lv32_D9;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_DA;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_PYR_USER_VALUE;
    static const int C_M_AXI_PYR_PROT_VALUE;
    static const int C_M_AXI_PYR_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_PATCHES_USER_VALUE;
    static const int C_M_AXI_PATCHES_PROT_VALUE;
    static const int C_M_AXI_PATCHES_CACHE_VALUE;
    static const int C_M_AXI_POS_R_USER_VALUE;
    static const int C_M_AXI_POS_R_PROT_VALUE;
    static const int C_M_AXI_POS_R_CACHE_VALUE;
    static const int C_M_AXI_DEBUG_USER_VALUE;
    static const int C_M_AXI_DEBUG_PROT_VALUE;
    static const int C_M_AXI_DEBUG_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_7D;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_AD;
    static const sc_lv<32> ap_const_lv32_CF;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_7A;
    static const sc_lv<32> ap_const_lv32_AA;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_5D;
    static const sc_lv<32> ap_const_lv32_7B;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_8D;
    static const sc_lv<32> ap_const_lv32_AB;
    static const sc_lv<32> ap_const_lv32_BD;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_7C;
    static const sc_lv<32> ap_const_lv32_81;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<32> ap_const_lv32_AC;
    static const sc_lv<32> ap_const_lv32_B1;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_5B;
    static const sc_lv<32> ap_const_lv32_63;
    static const sc_lv<32> ap_const_lv32_67;
    static const sc_lv<32> ap_const_lv32_87;
    static const sc_lv<32> ap_const_lv32_8B;
    static const sc_lv<32> ap_const_lv32_93;
    static const sc_lv<32> ap_const_lv32_97;
    static const sc_lv<32> ap_const_lv32_B7;
    static const sc_lv<32> ap_const_lv32_BB;
    static const sc_lv<32> ap_const_lv32_C3;
    static const sc_lv<32> ap_const_lv32_C7;
    static const sc_lv<32> ap_const_lv32_D3;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_83;
    static const sc_lv<32> ap_const_lv32_B3;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_61;
    static const sc_lv<32> ap_const_lv32_91;
    static const sc_lv<32> ap_const_lv32_C1;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_55;
    static const sc_lv<32> ap_const_lv32_85;
    static const sc_lv<32> ap_const_lv32_B5;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_59;
    static const sc_lv<32> ap_const_lv32_89;
    static const sc_lv<32> ap_const_lv32_B9;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_6C;
    static const sc_lv<32> ap_const_lv32_9C;
    static const sc_lv<32> ap_const_lv32_CC;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_6D;
    static const sc_lv<32> ap_const_lv32_72;
    static const sc_lv<32> ap_const_lv32_98;
    static const sc_lv<32> ap_const_lv32_9D;
    static const sc_lv<32> ap_const_lv32_A2;
    static const sc_lv<32> ap_const_lv32_AE;
    static const sc_lv<32> ap_const_lv32_C8;
    static const sc_lv<32> ap_const_lv32_CD;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<7> ap_const_lv7_D;
    static const sc_lv<7> ap_const_lv7_E;
    static const sc_lv<7> ap_const_lv7_F;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<7> ap_const_lv7_11;
    static const sc_lv<7> ap_const_lv7_12;
    static const sc_lv<7> ap_const_lv7_13;
    static const sc_lv<7> ap_const_lv7_14;
    static const sc_lv<7> ap_const_lv7_15;
    static const sc_lv<7> ap_const_lv7_16;
    static const sc_lv<7> ap_const_lv7_17;
    static const sc_lv<7> ap_const_lv7_18;
    static const sc_lv<7> ap_const_lv7_19;
    static const sc_lv<7> ap_const_lv7_1A;
    static const sc_lv<7> ap_const_lv7_1B;
    static const sc_lv<7> ap_const_lv7_1C;
    static const sc_lv<7> ap_const_lv7_1D;
    static const sc_lv<7> ap_const_lv7_1E;
    static const sc_lv<7> ap_const_lv7_1F;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<7> ap_const_lv7_21;
    static const sc_lv<7> ap_const_lv7_22;
    static const sc_lv<7> ap_const_lv7_23;
    static const sc_lv<7> ap_const_lv7_24;
    static const sc_lv<7> ap_const_lv7_25;
    static const sc_lv<7> ap_const_lv7_26;
    static const sc_lv<7> ap_const_lv7_27;
    static const sc_lv<7> ap_const_lv7_28;
    static const sc_lv<7> ap_const_lv7_29;
    static const sc_lv<7> ap_const_lv7_2A;
    static const sc_lv<7> ap_const_lv7_2B;
    static const sc_lv<7> ap_const_lv7_2C;
    static const sc_lv<7> ap_const_lv7_2D;
    static const sc_lv<7> ap_const_lv7_2E;
    static const sc_lv<7> ap_const_lv7_2F;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<7> ap_const_lv7_31;
    static const sc_lv<7> ap_const_lv7_32;
    static const sc_lv<7> ap_const_lv7_33;
    static const sc_lv<7> ap_const_lv7_34;
    static const sc_lv<7> ap_const_lv7_35;
    static const sc_lv<7> ap_const_lv7_36;
    static const sc_lv<7> ap_const_lv7_37;
    static const sc_lv<7> ap_const_lv7_38;
    static const sc_lv<7> ap_const_lv7_39;
    static const sc_lv<7> ap_const_lv7_3A;
    static const sc_lv<7> ap_const_lv7_3B;
    static const sc_lv<7> ap_const_lv7_3C;
    static const sc_lv<7> ap_const_lv7_3D;
    static const sc_lv<7> ap_const_lv7_3E;
    static const sc_lv<7> ap_const_lv7_3F;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_41;
    static const sc_lv<7> ap_const_lv7_42;
    static const sc_lv<7> ap_const_lv7_43;
    static const sc_lv<7> ap_const_lv7_44;
    static const sc_lv<7> ap_const_lv7_45;
    static const sc_lv<7> ap_const_lv7_46;
    static const sc_lv<7> ap_const_lv7_47;
    static const sc_lv<7> ap_const_lv7_48;
    static const sc_lv<7> ap_const_lv7_49;
    static const sc_lv<7> ap_const_lv7_4A;
    static const sc_lv<7> ap_const_lv7_4B;
    static const sc_lv<7> ap_const_lv7_4C;
    static const sc_lv<7> ap_const_lv7_4D;
    static const sc_lv<7> ap_const_lv7_4E;
    static const sc_lv<7> ap_const_lv7_4F;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<7> ap_const_lv7_51;
    static const sc_lv<7> ap_const_lv7_52;
    static const sc_lv<7> ap_const_lv7_53;
    static const sc_lv<7> ap_const_lv7_54;
    static const sc_lv<7> ap_const_lv7_55;
    static const sc_lv<7> ap_const_lv7_56;
    static const sc_lv<7> ap_const_lv7_57;
    static const sc_lv<7> ap_const_lv7_58;
    static const sc_lv<7> ap_const_lv7_C;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_73AA0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_190;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<7> ap_const_lv7_59;
    static const sc_lv<7> ap_const_lv7_62;
    static const sc_lv<7> ap_const_lv7_5A;
    static const sc_lv<7> ap_const_lv7_5B;
    static const sc_lv<7> ap_const_lv7_5C;
    static const sc_lv<7> ap_const_lv7_5D;
    static const sc_lv<7> ap_const_lv7_5E;
    static const sc_lv<7> ap_const_lv7_5F;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_61;
    static const sc_lv<7> ap_const_lv7_A;
    static const sc_lv<7> ap_const_lv7_B;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<7> ap_const_lv7_9;
    static const sc_lv<7> ap_const_lv7_7F;
    static const sc_lv<7> ap_const_lv7_7E;
    static const sc_lv<7> ap_const_lv7_7D;
    static const sc_lv<7> ap_const_lv7_7C;
    static const sc_lv<7> ap_const_lv7_7B;
    static const sc_lv<7> ap_const_lv7_7A;
    static const sc_lv<7> ap_const_lv7_79;
    static const sc_lv<7> ap_const_lv7_78;
    static const sc_lv<7> ap_const_lv7_77;
    static const sc_lv<7> ap_const_lv7_76;
    static const sc_lv<7> ap_const_lv7_75;
    static const sc_lv<7> ap_const_lv7_74;
    static const sc_lv<7> ap_const_lv7_73;
    static const sc_lv<7> ap_const_lv7_72;
    static const sc_lv<7> ap_const_lv7_71;
    static const sc_lv<7> ap_const_lv7_70;
    static const sc_lv<7> ap_const_lv7_6F;
    static const sc_lv<7> ap_const_lv7_6E;
    static const sc_lv<7> ap_const_lv7_6D;
    static const sc_lv<7> ap_const_lv7_6C;
    static const sc_lv<7> ap_const_lv7_6B;
    static const sc_lv<7> ap_const_lv7_6A;
    static const sc_lv<7> ap_const_lv7_69;
    static const sc_lv<7> ap_const_lv7_68;
    static const sc_lv<7> ap_const_lv7_67;
    static const sc_lv<7> ap_const_lv7_66;
    static const sc_lv<7> ap_const_lv7_65;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_63;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_6B;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<32> ap_const_lv32_9B;
    static const sc_lv<19> ap_const_lv19_2;
    static const sc_lv<32> ap_const_lv32_CB;
    static const sc_lv<19> ap_const_lv19_3;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_5A;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<32> ap_const_lv32_5E;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_64;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_84;
    static const sc_lv<32> ap_const_lv32_88;
    static const sc_lv<32> ap_const_lv32_8A;
    static const sc_lv<32> ap_const_lv32_8C;
    static const sc_lv<32> ap_const_lv32_8E;
    static const sc_lv<32> ap_const_lv32_90;
    static const sc_lv<32> ap_const_lv32_94;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_B4;
    static const sc_lv<32> ap_const_lv32_B8;
    static const sc_lv<32> ap_const_lv32_BA;
    static const sc_lv<32> ap_const_lv32_BC;
    static const sc_lv<32> ap_const_lv32_BE;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_C4;
    static const sc_lv<32> ap_const_lv32_D0;
    static const sc_lv<32> ap_const_lv32_3E800000;
    static const sc_lv<32> ap_const_lv32_42800000;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_56;
    static const sc_lv<32> ap_const_lv32_7E;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_82;
    static const sc_lv<32> ap_const_lv32_86;
    static const sc_lv<32> ap_const_lv32_B0;
    static const sc_lv<32> ap_const_lv32_B2;
    static const sc_lv<32> ap_const_lv32_B6;
    static const sc_lv<32> ap_const_lv32_3F000000;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<19> ap_const_lv19_73AA0;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<19> ap_const_lv19_290;
    static const sc_lv<9> ap_const_lv9_64;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<63> ap_const_lv63_2;
    static const sc_lv<63> ap_const_lv63_4;
    static const sc_lv<63> ap_const_lv63_6;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_62;
    static const sc_lv<32> ap_const_lv32_65;
    static const sc_lv<32> ap_const_lv32_66;
    static const sc_lv<32> ap_const_lv32_71;
    static const sc_lv<32> ap_const_lv32_92;
    static const sc_lv<32> ap_const_lv32_95;
    static const sc_lv<32> ap_const_lv32_96;
    static const sc_lv<32> ap_const_lv32_A1;
    static const sc_lv<32> ap_const_lv32_C2;
    static const sc_lv<32> ap_const_lv32_C5;
    static const sc_lv<32> ap_const_lv32_C6;
    static const sc_lv<32> ap_const_lv32_D1;
    static const sc_lv<32> ap_const_lv32_D2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const14();
    void thread_ap_clk_no_reset_();
    void thread_UnifiedRetVal_i_fu_9871_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp3_stage2();
    void thread_ap_CS_fsm_pp3_stage3();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp4_stage1();
    void thread_ap_CS_fsm_pp4_stage2();
    void thread_ap_CS_fsm_pp4_stage3();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp5_stage1();
    void thread_ap_CS_fsm_pp5_stage2();
    void thread_ap_CS_fsm_pp5_stage3();
    void thread_ap_CS_fsm_pp6_stage0();
    void thread_ap_CS_fsm_pp6_stage1();
    void thread_ap_CS_fsm_pp6_stage2();
    void thread_ap_CS_fsm_pp6_stage3();
    void thread_ap_CS_fsm_pp7_stage0();
    void thread_ap_CS_fsm_pp8_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state100();
    void thread_ap_CS_fsm_state101();
    void thread_ap_CS_fsm_state102();
    void thread_ap_CS_fsm_state103();
    void thread_ap_CS_fsm_state104();
    void thread_ap_CS_fsm_state105();
    void thread_ap_CS_fsm_state106();
    void thread_ap_CS_fsm_state107();
    void thread_ap_CS_fsm_state108();
    void thread_ap_CS_fsm_state109();
    void thread_ap_CS_fsm_state110();
    void thread_ap_CS_fsm_state111();
    void thread_ap_CS_fsm_state112();
    void thread_ap_CS_fsm_state113();
    void thread_ap_CS_fsm_state114();
    void thread_ap_CS_fsm_state115();
    void thread_ap_CS_fsm_state116();
    void thread_ap_CS_fsm_state117();
    void thread_ap_CS_fsm_state118();
    void thread_ap_CS_fsm_state119();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state120();
    void thread_ap_CS_fsm_state121();
    void thread_ap_CS_fsm_state122();
    void thread_ap_CS_fsm_state123();
    void thread_ap_CS_fsm_state124();
    void thread_ap_CS_fsm_state125();
    void thread_ap_CS_fsm_state128();
    void thread_ap_CS_fsm_state129();
    void thread_ap_CS_fsm_state130();
    void thread_ap_CS_fsm_state132();
    void thread_ap_CS_fsm_state133();
    void thread_ap_CS_fsm_state134();
    void thread_ap_CS_fsm_state135();
    void thread_ap_CS_fsm_state136();
    void thread_ap_CS_fsm_state137();
    void thread_ap_CS_fsm_state142();
    void thread_ap_CS_fsm_state155();
    void thread_ap_CS_fsm_state156();
    void thread_ap_CS_fsm_state157();
    void thread_ap_CS_fsm_state158();
    void thread_ap_CS_fsm_state159();
    void thread_ap_CS_fsm_state160();
    void thread_ap_CS_fsm_state161();
    void thread_ap_CS_fsm_state162();
    void thread_ap_CS_fsm_state163();
    void thread_ap_CS_fsm_state164();
    void thread_ap_CS_fsm_state165();
    void thread_ap_CS_fsm_state166();
    void thread_ap_CS_fsm_state167();
    void thread_ap_CS_fsm_state168();
    void thread_ap_CS_fsm_state169();
    void thread_ap_CS_fsm_state170();
    void thread_ap_CS_fsm_state171();
    void thread_ap_CS_fsm_state172();
    void thread_ap_CS_fsm_state173();
    void thread_ap_CS_fsm_state174();
    void thread_ap_CS_fsm_state175();
    void thread_ap_CS_fsm_state176();
    void thread_ap_CS_fsm_state177();
    void thread_ap_CS_fsm_state178();
    void thread_ap_CS_fsm_state179();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state180();
    void thread_ap_CS_fsm_state181();
    void thread_ap_CS_fsm_state184();
    void thread_ap_CS_fsm_state185();
    void thread_ap_CS_fsm_state186();
    void thread_ap_CS_fsm_state188();
    void thread_ap_CS_fsm_state189();
    void thread_ap_CS_fsm_state190();
    void thread_ap_CS_fsm_state191();
    void thread_ap_CS_fsm_state192();
    void thread_ap_CS_fsm_state193();
    void thread_ap_CS_fsm_state198();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state211();
    void thread_ap_CS_fsm_state212();
    void thread_ap_CS_fsm_state213();
    void thread_ap_CS_fsm_state214();
    void thread_ap_CS_fsm_state215();
    void thread_ap_CS_fsm_state216();
    void thread_ap_CS_fsm_state217();
    void thread_ap_CS_fsm_state218();
    void thread_ap_CS_fsm_state219();
    void thread_ap_CS_fsm_state220();
    void thread_ap_CS_fsm_state221();
    void thread_ap_CS_fsm_state222();
    void thread_ap_CS_fsm_state223();
    void thread_ap_CS_fsm_state224();
    void thread_ap_CS_fsm_state225();
    void thread_ap_CS_fsm_state226();
    void thread_ap_CS_fsm_state227();
    void thread_ap_CS_fsm_state228();
    void thread_ap_CS_fsm_state229();
    void thread_ap_CS_fsm_state230();
    void thread_ap_CS_fsm_state231();
    void thread_ap_CS_fsm_state232();
    void thread_ap_CS_fsm_state233();
    void thread_ap_CS_fsm_state234();
    void thread_ap_CS_fsm_state235();
    void thread_ap_CS_fsm_state236();
    void thread_ap_CS_fsm_state237();
    void thread_ap_CS_fsm_state240();
    void thread_ap_CS_fsm_state241();
    void thread_ap_CS_fsm_state242();
    void thread_ap_CS_fsm_state244();
    void thread_ap_CS_fsm_state245();
    void thread_ap_CS_fsm_state246();
    void thread_ap_CS_fsm_state247();
    void thread_ap_CS_fsm_state248();
    void thread_ap_CS_fsm_state249();
    void thread_ap_CS_fsm_state254();
    void thread_ap_CS_fsm_state257();
    void thread_ap_CS_fsm_state261();
    void thread_ap_CS_fsm_state268();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state65();
    void thread_ap_CS_fsm_state66();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state68();
    void thread_ap_CS_fsm_state69();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state78();
    void thread_ap_CS_fsm_state79();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state80();
    void thread_ap_CS_fsm_state81();
    void thread_ap_CS_fsm_state86();
    void thread_ap_CS_fsm_state99();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_00001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp3_stage1();
    void thread_ap_block_pp3_stage1_00001();
    void thread_ap_block_pp3_stage1_11001();
    void thread_ap_block_pp3_stage1_subdone();
    void thread_ap_block_pp3_stage2();
    void thread_ap_block_pp3_stage2_00001();
    void thread_ap_block_pp3_stage2_11001();
    void thread_ap_block_pp3_stage2_subdone();
    void thread_ap_block_pp3_stage3();
    void thread_ap_block_pp3_stage3_00001();
    void thread_ap_block_pp3_stage3_11001();
    void thread_ap_block_pp3_stage3_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_00001();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp4_stage1();
    void thread_ap_block_pp4_stage1_00001();
    void thread_ap_block_pp4_stage1_11001();
    void thread_ap_block_pp4_stage1_subdone();
    void thread_ap_block_pp4_stage2();
    void thread_ap_block_pp4_stage2_00001();
    void thread_ap_block_pp4_stage2_11001();
    void thread_ap_block_pp4_stage2_subdone();
    void thread_ap_block_pp4_stage3();
    void thread_ap_block_pp4_stage3_00001();
    void thread_ap_block_pp4_stage3_11001();
    void thread_ap_block_pp4_stage3_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_00001();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_pp5_stage1();
    void thread_ap_block_pp5_stage1_00001();
    void thread_ap_block_pp5_stage1_11001();
    void thread_ap_block_pp5_stage1_subdone();
    void thread_ap_block_pp5_stage2();
    void thread_ap_block_pp5_stage2_00001();
    void thread_ap_block_pp5_stage2_11001();
    void thread_ap_block_pp5_stage2_subdone();
    void thread_ap_block_pp5_stage3();
    void thread_ap_block_pp5_stage3_00001();
    void thread_ap_block_pp5_stage3_11001();
    void thread_ap_block_pp5_stage3_subdone();
    void thread_ap_block_pp6_stage0();
    void thread_ap_block_pp6_stage0_00001();
    void thread_ap_block_pp6_stage0_11001();
    void thread_ap_block_pp6_stage0_subdone();
    void thread_ap_block_pp6_stage1();
    void thread_ap_block_pp6_stage1_00001();
    void thread_ap_block_pp6_stage1_11001();
    void thread_ap_block_pp6_stage1_subdone();
    void thread_ap_block_pp6_stage2();
    void thread_ap_block_pp6_stage2_00001();
    void thread_ap_block_pp6_stage2_11001();
    void thread_ap_block_pp6_stage2_subdone();
    void thread_ap_block_pp6_stage3();
    void thread_ap_block_pp6_stage3_00001();
    void thread_ap_block_pp6_stage3_11001();
    void thread_ap_block_pp6_stage3_subdone();
    void thread_ap_block_pp7_stage0();
    void thread_ap_block_pp7_stage0_01001();
    void thread_ap_block_pp7_stage0_11001();
    void thread_ap_block_pp7_stage0_subdone();
    void thread_ap_block_pp8_stage0();
    void thread_ap_block_pp8_stage0_01001();
    void thread_ap_block_pp8_stage0_11001();
    void thread_ap_block_pp8_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state143_pp5_stage0_iter0();
    void thread_ap_block_state144_pp5_stage1_iter0();
    void thread_ap_block_state145_pp5_stage2_iter0();
    void thread_ap_block_state146_pp5_stage3_iter0();
    void thread_ap_block_state147_pp5_stage0_iter1();
    void thread_ap_block_state148_pp5_stage1_iter1();
    void thread_ap_block_state149_pp5_stage2_iter1();
    void thread_ap_block_state150_pp5_stage3_iter1();
    void thread_ap_block_state151_pp5_stage0_iter2();
    void thread_ap_block_state152_pp5_stage1_iter2();
    void thread_ap_block_state153_pp5_stage2_iter2();
    void thread_ap_block_state154_pp5_stage3_iter2();
    void thread_ap_block_state199_pp6_stage0_iter0();
    void thread_ap_block_state19_pp1_stage0_iter0();
    void thread_ap_block_state200_pp6_stage1_iter0();
    void thread_ap_block_state201_pp6_stage2_iter0();
    void thread_ap_block_state202_pp6_stage3_iter0();
    void thread_ap_block_state203_pp6_stage0_iter1();
    void thread_ap_block_state204_pp6_stage1_iter1();
    void thread_ap_block_state205_pp6_stage2_iter1();
    void thread_ap_block_state206_pp6_stage3_iter1();
    void thread_ap_block_state207_pp6_stage0_iter2();
    void thread_ap_block_state208_pp6_stage1_iter2();
    void thread_ap_block_state209_pp6_stage2_iter2();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state210_pp6_stage3_iter2();
    void thread_ap_block_state212_io();
    void thread_ap_block_state255_pp7_stage0_iter0();
    void thread_ap_block_state256_io();
    void thread_ap_block_state256_pp7_stage0_iter1();
    void thread_ap_block_state262_pp8_stage0_iter0();
    void thread_ap_block_state263_io();
    void thread_ap_block_state263_pp8_stage0_iter1();
    void thread_ap_block_state28_pp2_stage0_iter0();
    void thread_ap_block_state29_pp2_stage0_iter1();
    void thread_ap_block_state31_pp3_stage0_iter0();
    void thread_ap_block_state32_pp3_stage1_iter0();
    void thread_ap_block_state33_pp3_stage2_iter0();
    void thread_ap_block_state34_pp3_stage3_iter0();
    void thread_ap_block_state35_pp3_stage0_iter1();
    void thread_ap_block_state36_pp3_stage1_iter1();
    void thread_ap_block_state37_pp3_stage2_iter1();
    void thread_ap_block_state38_pp3_stage3_iter1();
    void thread_ap_block_state39_pp3_stage0_iter2();
    void thread_ap_block_state40_pp3_stage1_iter2();
    void thread_ap_block_state41_pp3_stage2_iter2();
    void thread_ap_block_state42_pp3_stage3_iter2();
    void thread_ap_block_state87_pp4_stage0_iter0();
    void thread_ap_block_state88_pp4_stage1_iter0();
    void thread_ap_block_state89_pp4_stage2_iter0();
    void thread_ap_block_state90_pp4_stage3_iter0();
    void thread_ap_block_state91_pp4_stage0_iter1();
    void thread_ap_block_state92_pp4_stage1_iter1();
    void thread_ap_block_state93_pp4_stage2_iter1();
    void thread_ap_block_state94_pp4_stage3_iter1();
    void thread_ap_block_state95_pp4_stage0_iter2();
    void thread_ap_block_state96_pp4_stage1_iter2();
    void thread_ap_block_state97_pp4_stage2_iter2();
    void thread_ap_block_state98_pp4_stage3_iter2();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_11308();
    void thread_ap_condition_11384();
    void thread_ap_condition_11389();
    void thread_ap_condition_11465();
    void thread_ap_condition_11470();
    void thread_ap_condition_11546();
    void thread_ap_condition_11551();
    void thread_ap_condition_11627();
    void thread_ap_condition_11632();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_condition_pp1_exit_iter0_state19();
    void thread_ap_condition_pp2_exit_iter0_state28();
    void thread_ap_condition_pp3_exit_iter0_state31();
    void thread_ap_condition_pp4_exit_iter0_state87();
    void thread_ap_condition_pp5_exit_iter0_state143();
    void thread_ap_condition_pp6_exit_iter0_state199();
    void thread_ap_condition_pp7_exit_iter0_state255();
    void thread_ap_condition_pp8_exit_iter0_state262();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_enable_pp6();
    void thread_ap_enable_pp7();
    void thread_ap_enable_pp8();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_idle_pp6();
    void thread_ap_idle_pp7();
    void thread_ap_idle_pp8();
    void thread_ap_phi_mux_i_0_i_1_phi_fu_1804_p4();
    void thread_ap_phi_mux_i_0_i_2_phi_fu_2036_p4();
    void thread_ap_phi_mux_i_0_i_3_phi_fu_2268_p4();
    void thread_ap_phi_mux_i_0_i_phi_fu_1572_p4();
    void thread_ap_phi_mux_indvar_phi_fu_1456_p4();
    void thread_ap_phi_mux_tmp_10_1_phi_fu_1780_p4();
    void thread_ap_phi_mux_tmp_10_2_phi_fu_2012_p4();
    void thread_ap_phi_mux_tmp_10_3_phi_fu_2244_p4();
    void thread_ap_phi_mux_tmp_11_1_phi_fu_1792_p4();
    void thread_ap_phi_mux_tmp_11_2_phi_fu_2024_p4();
    void thread_ap_phi_mux_tmp_11_3_phi_fu_2256_p4();
    void thread_ap_phi_mux_tmp_1_16_phi_fu_1744_p4();
    void thread_ap_phi_mux_tmp_2_1_phi_fu_1768_p4();
    void thread_ap_phi_mux_tmp_2_20_phi_fu_1976_p4();
    void thread_ap_phi_mux_tmp_2_2_phi_fu_2000_p4();
    void thread_ap_phi_mux_tmp_2_3_phi_fu_2232_p4();
    void thread_ap_phi_mux_tmp_3_24_phi_fu_2208_p4();
    void thread_ap_phi_mux_tmp_5_phi_fu_1560_p4();
    void thread_ap_phi_mux_tmp_8_phi_fu_1536_p4();
    void thread_ap_phi_mux_tmp_9_phi_fu_1548_p4();
    void thread_ap_phi_mux_tmp_s_phi_fu_1512_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_debug_AWREADY();
    void thread_ap_sig_ioackin_debug_WREADY();
    void thread_ap_sig_ioackin_patches_ARREADY();
    void thread_ap_sig_ioackin_pos_r_ARREADY();
    void thread_ap_sig_ioackin_pos_r_AWREADY();
    void thread_ap_sig_ioackin_pos_r_WREADY();
    void thread_ap_sig_ioackin_pyr_ARREADY();
    void thread_converged_ap_vld();
    void thread_cur_px_estimate_ptr5_fu_4203_p4();
    void thread_cur_px_estimate_ptr6_1_fu_8208_p2();
    void thread_cur_px_estimate_ptr6_2_fu_8936_p2();
    void thread_cur_px_estimate_ptr6_3_fu_9629_p2();
    void thread_cur_px_estimate_ptr6_4_fu_8941_p1();
    void thread_cur_px_estimate_ptr6_5_fu_9634_p1();
    void thread_cur_px_estimate_ptr6_fu_8213_p1();
    void thread_debug_AWVALID();
    void thread_debug_BREADY();
    void thread_debug_WVALID();
    void thread_debug_blk_n_AW();
    void thread_debug_blk_n_B();
    void thread_debug_blk_n_W();
    void thread_exitcond1_fu_4256_p2();
    void thread_exitcond2_fu_6708_p2();
    void thread_exitcond3_fu_4239_p2();
    void thread_exitcond4_fu_9679_p2();
    void thread_exitcond5_fu_9733_p2();
    void thread_exitcond_i_1_fu_7495_p2();
    void thread_exitcond_i_2_fu_8223_p2();
    void thread_exitcond_i_3_fu_8951_p2();
    void thread_exitcond_i_fu_6782_p2();
    void thread_grp_fu_2458_ce();
    void thread_grp_fu_2458_opcode();
    void thread_grp_fu_2458_p0();
    void thread_grp_fu_2458_p1();
    void thread_grp_fu_2466_opcode();
    void thread_grp_fu_2466_p0();
    void thread_grp_fu_2466_p1();
    void thread_grp_fu_2494_ce();
    void thread_grp_fu_2494_p0();
    void thread_grp_fu_2494_p1();
    void thread_grp_fu_2500_ce();
    void thread_grp_fu_2500_p0();
    void thread_grp_fu_2500_p1();
    void thread_grp_fu_2506_ce();
    void thread_grp_fu_2506_p0();
    void thread_grp_fu_2506_p1();
    void thread_grp_fu_2515_p0();
    void thread_grp_fu_2515_p1();
    void thread_grp_fu_2549_p0();
    void thread_grp_fu_2561_p0();
    void thread_grp_fu_2569_p0();
    void thread_i_1_fu_7501_p2();
    void thread_i_2_fu_8229_p2();
    void thread_i_3_fu_8957_p2();
    void thread_i_fu_6788_p2();
    void thread_idx_urem_fu_4300_p3();
    void thread_indvar4_fu_4251_p1();
    void thread_indvar_next1_fu_4262_p2();
    void thread_indvar_next2_fu_6714_p2();
    void thread_indvar_next3_fu_9685_p2();
    void thread_indvar_next4_fu_9739_p2();
    void thread_indvar_next_fu_4245_p2();
    void thread_inv_out7_fu_4183_p4();
    void thread_next_mul_fu_4268_p2();
    void thread_next_urem_fu_4288_p2();
    void thread_patches_ARVALID();
    void thread_patches_RREADY();
    void thread_patches_blk_n_AR();
    void thread_patches_blk_n_R();
    void thread_pos_r_ARVALID();
    void thread_pos_r_AWADDR();
    void thread_pos_r_AWLEN();
    void thread_pos_r_AWVALID();
    void thread_pos_r_BREADY();
    void thread_pos_r_RREADY();
    void thread_pos_r_WDATA();
    void thread_pos_r_WVALID();
    void thread_pos_r_blk_n_AR();
    void thread_pos_r_blk_n_AW();
    void thread_pos_r_blk_n_B();
    void thread_pos_r_blk_n_R();
    void thread_pos_r_blk_n_W();
    void thread_pyr_ARVALID();
    void thread_pyr_RREADY();
    void thread_pyr_blk_n_AR();
    void thread_pyr_blk_n_R();
    void thread_pyr_data_address0();
    void thread_pyr_data_ce0();
    void thread_pyr_data_we0();
    void thread_ref_patch_with_borde_1071_fu_7591_p129();
    void thread_ref_patch_with_borde_1072_fu_7741_p129();
    void thread_ref_patch_with_borde_1263_fu_8319_p129();
    void thread_ref_patch_with_borde_1264_fu_8469_p129();
    void thread_ref_patch_with_borde_1366_fu_9047_p129();
    void thread_ref_patch_with_borde_1367_fu_9197_p129();
    void thread_ref_patch_with_borde_879_fu_6878_p129();
    void thread_ref_patch_with_borde_880_fu_7028_p129();
    void thread_sel_tmp10_i_fu_9851_p2();
    void thread_sel_tmp11_i_fu_9857_p3();
    void thread_sel_tmp12_i_fu_9865_p2();
    void thread_sel_tmp1_i_fu_9787_p3();
    void thread_sel_tmp2_i_fu_9795_p2();
    void thread_sel_tmp3_i_fu_9801_p3();
    void thread_sel_tmp4_i_fu_9809_p2();
    void thread_sel_tmp5_i_fu_9815_p3();
    void thread_sel_tmp6_i_fu_9823_p2();
    void thread_sel_tmp7_i_fu_9829_p3();
    void thread_sel_tmp8_i_fu_9837_p2();
    void thread_sel_tmp9_i_fu_9843_p3();
    void thread_sel_tmp_i_fu_9781_p2();
    void thread_tmp10_cast_fu_8293_p1();
    void thread_tmp10_fu_8287_p2();
    void thread_tmp11_cast_fu_8309_p1();
    void thread_tmp11_fu_8303_p2();
    void thread_tmp12_cast_fu_8459_p1();
    void thread_tmp12_fu_8453_p2();
    void thread_tmp14_cast_fu_9021_p1();
    void thread_tmp14_fu_9015_p2();
    void thread_tmp15_cast_fu_9037_p1();
    void thread_tmp15_fu_9031_p2();
    void thread_tmp16_cast_fu_9187_p1();
    void thread_tmp16_fu_9181_p2();
    void thread_tmp2_cast_fu_6852_p1();
    void thread_tmp2_fu_6846_p2();
    void thread_tmp3_cast_fu_6868_p1();
    void thread_tmp3_fu_6862_p2();
    void thread_tmp4_cast_fu_7018_p1();
    void thread_tmp4_fu_7012_p2();
    void thread_tmp6_cast_fu_7565_p1();
    void thread_tmp6_fu_7559_p2();
    void thread_tmp7_cast_fu_7581_p1();
    void thread_tmp7_fu_7575_p2();
    void thread_tmp8_cast_fu_7731_p1();
    void thread_tmp8_fu_7725_p2();
    void thread_tmp_2_fu_4193_p1();
    void thread_tmp_35_fu_7470_p1();
    void thread_tmp_40_1_fu_8183_p1();
    void thread_tmp_40_2_fu_8911_p1();
    void thread_tmp_40_3_fu_9654_p1();
    void thread_tmp_40_neg_1_fu_8177_p2();
    void thread_tmp_40_neg_2_fu_8905_p2();
    void thread_tmp_40_neg_3_fu_9648_p2();
    void thread_tmp_40_neg_fu_7464_p2();
    void thread_tmp_40_to_int_1_fu_8173_p1();
    void thread_tmp_40_to_int_2_fu_8901_p1();
    void thread_tmp_40_to_int_3_fu_9644_p1();
    void thread_tmp_40_to_int_fu_7460_p1();
    void thread_tmp_41_fu_7485_p1();
    void thread_tmp_43_fu_7490_p1();
    void thread_tmp_46_fu_6808_p3();
    void thread_tmp_47_cast_fu_6816_p1();
    void thread_tmp_47_fu_6820_p3();
    void thread_tmp_48_fu_6832_p2();
    void thread_tmp_49_1_fu_8198_p1();
    void thread_tmp_49_2_fu_8926_p1();
    void thread_tmp_49_3_fu_9669_p1();
    void thread_tmp_49_neg_1_fu_8192_p2();
    void thread_tmp_49_neg_2_fu_8920_p2();
    void thread_tmp_49_neg_3_fu_9663_p2();
    void thread_tmp_49_neg_fu_7479_p2();
    void thread_tmp_49_to_int_1_fu_8188_p1();
    void thread_tmp_49_to_int_2_fu_8916_p1();
    void thread_tmp_49_to_int_3_fu_9659_p1();
    void thread_tmp_49_to_int_fu_7475_p1();
    void thread_tmp_50_cast_fu_6828_p1();
    void thread_tmp_51_fu_7521_p3();
    void thread_tmp_52_fu_7533_p3();
    void thread_tmp_53_1_fu_8203_p1();
    void thread_tmp_53_2_fu_8931_p1();
    void thread_tmp_53_3_fu_9674_p1();
    void thread_tmp_53_fu_7545_p2();
    void thread_tmp_54_cast1_fu_6838_p1();
    void thread_tmp_54_cast_fu_6842_p1();
    void thread_tmp_54_fu_7445_p2();
    void thread_tmp_56_fu_7166_p2();
    void thread_tmp_57_fu_7222_p101();
    void thread_tmp_58_0_t_fu_6856_p2();
    void thread_tmp_58_1_t_fu_7569_p2();
    void thread_tmp_58_2_t_fu_8297_p2();
    void thread_tmp_58_3_t_fu_9025_p2();
    void thread_tmp_58_fu_7432_p2();
    void thread_tmp_60_1_cast_fu_8151_p1();
    void thread_tmp_60_2_cast_fu_8879_p1();
    void thread_tmp_60_3_cast_fu_9607_p1();
    void thread_tmp_60_cast_fu_7529_p1();
    void thread_tmp_61_cast_fu_7541_p1();
    void thread_tmp_64_1_cast_fu_8155_p1();
    void thread_tmp_64_2_cast_fu_8883_p1();
    void thread_tmp_64_3_cast_fu_9611_p1();
    void thread_tmp_64_cast1_fu_7551_p1();
    void thread_tmp_64_cast_fu_7555_p1();
    void thread_tmp_65_1_fu_8158_p2();
    void thread_tmp_65_2_fu_8886_p2();
    void thread_tmp_65_3_fu_9614_p2();
    void thread_tmp_65_cast_fu_7438_p1();
    void thread_tmp_66_4_fu_8892_p1();
    void thread_tmp_66_5_fu_9620_p1();
    void thread_tmp_66_s_fu_8164_p1();
    void thread_tmp_70_1_cast_fu_7875_p1();
    void thread_tmp_70_2_cast_fu_8603_p1();
    void thread_tmp_70_3_cast_fu_9331_p1();
    void thread_tmp_70_fu_8249_p3();
    void thread_tmp_71_fu_8261_p3();
    void thread_tmp_72_cast_fu_8257_p1();
    void thread_tmp_72_fu_8273_p2();
    void thread_tmp_73_cast_fu_8269_p1();
    void thread_tmp_73_fu_7879_p2();
    void thread_tmp_74_1_cast_fu_8141_p1();
    void thread_tmp_74_2_cast_fu_8869_p1();
    void thread_tmp_74_3_cast_fu_9597_p1();
    void thread_tmp_74_fu_7935_p101();
    void thread_tmp_75_1_fu_8145_p2();
    void thread_tmp_75_2_fu_8873_p2();
    void thread_tmp_75_3_fu_9601_p2();
    void thread_tmp_76_4_fu_8897_p1();
    void thread_tmp_76_5_fu_9625_p1();
    void thread_tmp_76_cast1_fu_8279_p1();
    void thread_tmp_76_cast_fu_8283_p1();
    void thread_tmp_76_fu_8977_p3();
    void thread_tmp_76_s_fu_8169_p1();
    void thread_tmp_77_fu_8989_p3();
    void thread_tmp_78_cast_fu_7442_p1();
    void thread_tmp_78_fu_9001_p2();
    void thread_tmp_79_fu_8607_p2();
    void thread_tmp_80_fu_8663_p101();
    void thread_tmp_82_fu_9335_p2();
    void thread_tmp_83_fu_9391_p101();
    void thread_tmp_84_cast_fu_4217_p1();
    void thread_tmp_84_fu_4213_p1();
    void thread_tmp_85_fu_6730_p1();
    void thread_tmp_86_cast_fu_8985_p1();
    void thread_tmp_86_fu_6798_p4();
    void thread_tmp_87_cast_fu_8997_p1();
    void thread_tmp_87_fu_6794_p1();
    void thread_tmp_88_fu_7511_p4();
    void thread_tmp_89_fu_4294_p2();
    void thread_tmp_90_cast1_fu_9007_p1();
    void thread_tmp_90_cast_fu_9011_p1();
    void thread_tmp_90_fu_8239_p4();
    void thread_tmp_91_fu_7507_p1();
    void thread_tmp_92_fu_8967_p4();
    void thread_tmp_93_cast_fu_7162_p1();
    void thread_tmp_93_fu_7451_p1();
    void thread_tmp_94_fu_7456_p1();
    void thread_tmp_95_fu_8235_p1();
    void thread_tmp_96_cast_fu_7428_p1();
    void thread_tmp_96_fu_8963_p1();
    void thread_tmp_97_fu_9745_p1();
    void thread_tmp_fu_4284_p1();
    void thread_transfer_pyr_read_read_fu_1284_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
