Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Feb 11 13:03:14 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk_200Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 92 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.949        0.000                      0                  113        0.214        0.000                      0                  113        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz          5.949        0.000                      0                  113        0.214        0.000                      0                  113        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        5.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 scan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.577ns (48.982%)  route 1.643ns (51.018%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.720     5.323    clk_100MHz_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  scan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  scan_counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.648    scan_counter_reg[3]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.772 r  scan_counter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.772    scan_counter[0]_i_19_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.322 r  scan_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.322    scan_counter_reg[0]_i_5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  scan_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.436    scan_counter_reg[0]_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.707 r  scan_counter_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.835     8.542    scan_counter_reg[0]_i_1_n_3
    SLICE_X2Y88          FDRE                                         r  scan_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.602    15.025    clk_100MHz_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  scan_counter_reg[12]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.773    14.491    scan_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 scan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.577ns (48.982%)  route 1.643ns (51.018%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.720     5.323    clk_100MHz_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  scan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  scan_counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.648    scan_counter_reg[3]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.772 r  scan_counter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.772    scan_counter[0]_i_19_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.322 r  scan_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.322    scan_counter_reg[0]_i_5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  scan_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.436    scan_counter_reg[0]_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.707 r  scan_counter_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.835     8.542    scan_counter_reg[0]_i_1_n_3
    SLICE_X2Y88          FDRE                                         r  scan_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.602    15.025    clk_100MHz_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  scan_counter_reg[13]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.773    14.491    scan_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 scan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.577ns (48.982%)  route 1.643ns (51.018%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.720     5.323    clk_100MHz_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  scan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  scan_counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.648    scan_counter_reg[3]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.772 r  scan_counter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.772    scan_counter[0]_i_19_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.322 r  scan_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.322    scan_counter_reg[0]_i_5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  scan_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.436    scan_counter_reg[0]_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.707 r  scan_counter_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.835     8.542    scan_counter_reg[0]_i_1_n_3
    SLICE_X2Y88          FDRE                                         r  scan_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.602    15.025    clk_100MHz_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  scan_counter_reg[14]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.773    14.491    scan_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 scan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.577ns (48.982%)  route 1.643ns (51.018%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.720     5.323    clk_100MHz_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  scan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  scan_counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.648    scan_counter_reg[3]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.772 r  scan_counter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.772    scan_counter[0]_i_19_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.322 r  scan_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.322    scan_counter_reg[0]_i_5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  scan_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.436    scan_counter_reg[0]_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.707 r  scan_counter_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.835     8.542    scan_counter_reg[0]_i_1_n_3
    SLICE_X2Y88          FDRE                                         r  scan_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.602    15.025    clk_100MHz_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  scan_counter_reg[15]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.773    14.491    scan_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 scan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.950ns (53.692%)  route 1.682ns (46.308%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.720     5.323    clk_100MHz_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  scan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  scan_counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.648    scan_counter_reg[3]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.772 r  scan_counter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.772    scan_counter[0]_i_19_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.322 r  scan_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.322    scan_counter_reg[0]_i_5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  scan_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.436    scan_counter_reg[0]_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.707 r  scan_counter_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.366     8.072    scan_counter_reg[0]_i_1_n_3
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.445 r  array_index[2]_i_1/O
                         net (fo=19, routed)          0.509     8.954    anode_shift_reg
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.600    15.023    clk_100MHz_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.057    anode_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 scan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.950ns (53.692%)  route 1.682ns (46.308%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.720     5.323    clk_100MHz_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  scan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  scan_counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.648    scan_counter_reg[3]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.772 r  scan_counter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.772    scan_counter[0]_i_19_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.322 r  scan_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.322    scan_counter_reg[0]_i_5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  scan_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.436    scan_counter_reg[0]_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.707 r  scan_counter_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.366     8.072    scan_counter_reg[0]_i_1_n_3
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.445 r  array_index[2]_i_1/O
                         net (fo=19, routed)          0.509     8.954    anode_shift_reg
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.600    15.023    clk_100MHz_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.057    anode_shift_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 scan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.950ns (53.692%)  route 1.682ns (46.308%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.720     5.323    clk_100MHz_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  scan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  scan_counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.648    scan_counter_reg[3]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.772 r  scan_counter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.772    scan_counter[0]_i_19_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.322 r  scan_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.322    scan_counter_reg[0]_i_5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  scan_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.436    scan_counter_reg[0]_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.707 r  scan_counter_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.366     8.072    scan_counter_reg[0]_i_1_n_3
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.445 r  array_index[2]_i_1/O
                         net (fo=19, routed)          0.509     8.954    anode_shift_reg
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.600    15.023    clk_100MHz_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.057    anode_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 scan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.950ns (53.692%)  route 1.682ns (46.308%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.720     5.323    clk_100MHz_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  scan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  scan_counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.648    scan_counter_reg[3]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.772 r  scan_counter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.772    scan_counter[0]_i_19_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.322 r  scan_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.322    scan_counter_reg[0]_i_5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  scan_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.436    scan_counter_reg[0]_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.707 r  scan_counter_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.366     8.072    scan_counter_reg[0]_i_1_n_3
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.445 r  array_index[2]_i_1/O
                         net (fo=19, routed)          0.509     8.954    anode_shift_reg
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.600    15.023    clk_100MHz_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.057    anode_shift_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 scan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.950ns (53.692%)  route 1.682ns (46.308%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.720     5.323    clk_100MHz_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  scan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  scan_counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.648    scan_counter_reg[3]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.772 r  scan_counter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.772    scan_counter[0]_i_19_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.322 r  scan_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.322    scan_counter_reg[0]_i_5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  scan_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.436    scan_counter_reg[0]_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.707 r  scan_counter_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.366     8.072    scan_counter_reg[0]_i_1_n_3
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.445 r  array_index[2]_i_1/O
                         net (fo=19, routed)          0.509     8.954    anode_shift_reg
    SLICE_X1Y85          FDRE                                         r  anode_shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.600    15.023    clk_100MHz_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  anode_shift_reg_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.057    anode_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 scan_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.950ns (53.692%)  route 1.682ns (46.308%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.720     5.323    clk_100MHz_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  scan_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  scan_counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.648    scan_counter_reg[3]
    SLICE_X3Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.772 r  scan_counter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.772    scan_counter[0]_i_19_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.322 r  scan_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.322    scan_counter_reg[0]_i_5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  scan_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.436    scan_counter_reg[0]_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.707 r  scan_counter_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.366     8.072    scan_counter_reg[0]_i_1_n_3
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.445 r  array_index[2]_i_1/O
                         net (fo=19, routed)          0.509     8.954    anode_shift_reg
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.600    15.023    clk_100MHz_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.057    anode_shift_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 anode_shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.146%)  route 0.122ns (48.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.044    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.070 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.600     1.669    clk_100MHz_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  anode_shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.128     1.797 r  anode_shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.122     1.920    AN_OBUF[6]
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.872     2.037    clk_100MHz_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[7]/C
                         clock pessimism             -0.354     1.682    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.023     1.705    anode_shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 anode_shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.552%)  route 0.125ns (49.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.044    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.070 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.600     1.669    clk_100MHz_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  anode_shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.128     1.797 r  anode_shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.125     1.923    AN_OBUF[6]
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.872     2.037    clk_100MHz_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[7]_lopt_replica/C
                         clock pessimism             -0.354     1.682    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.025     1.707    anode_shift_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 anode_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.044    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.070 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.600     1.669    clk_100MHz_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  anode_shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.810 r  anode_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.168     1.978    AN_OBUF[5]
    SLICE_X1Y85          FDRE                                         r  anode_shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.872     2.037    clk_100MHz_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  anode_shift_reg_reg[6]/C
                         clock pessimism             -0.352     1.684    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.076     1.760    anode_shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 anode_shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.634%)  route 0.125ns (49.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.044    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.070 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.600     1.669    clk_100MHz_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  anode_shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.128     1.797 r  anode_shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.125     1.922    AN_OBUF[2]
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.872     2.037    clk_100MHz_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[3]_lopt_replica/C
                         clock pessimism             -0.354     1.682    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.018     1.700    anode_shift_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 anode_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.431%)  route 0.156ns (52.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.044    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.070 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.600     1.669    clk_100MHz_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  anode_shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.810 r  anode_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.156     1.967    AN_OBUF[5]
    SLICE_X3Y86          FDRE                                         r  anode_shift_reg_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.872     2.037    clk_100MHz_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  anode_shift_reg_reg[6]_lopt_replica/C
                         clock pessimism             -0.367     1.669    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.072     1.741    anode_shift_reg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 anode_shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.044    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.070 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.600     1.669    clk_100MHz_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  anode_shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.810 r  anode_shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.170     1.981    AN_OBUF[4]
    SLICE_X3Y86          FDRE                                         r  anode_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.872     2.037    clk_100MHz_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  anode_shift_reg_reg[5]/C
                         clock pessimism             -0.367     1.669    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.066     1.735    anode_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 anode_shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.076%)  route 0.118ns (47.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.044    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.070 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.600     1.669    clk_100MHz_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  anode_shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.128     1.797 r  anode_shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.118     1.915    AN_OBUF[2]
    SLICE_X1Y85          FDRE                                         r  anode_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.872     2.037    clk_100MHz_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  anode_shift_reg_reg[3]/C
                         clock pessimism             -0.367     1.669    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)        -0.006     1.663    anode_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 scan_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.044    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.070 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.601     1.670    clk_100MHz_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  scan_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.834 r  scan_counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.960    scan_counter_reg[10]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.070 r  scan_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.070    scan_counter_reg[8]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  scan_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.873     2.038    clk_100MHz_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  scan_counter_reg[10]/C
                         clock pessimism             -0.367     1.670    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.804    scan_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 anode_shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_shift_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.177%)  route 0.132ns (50.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.044    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.070 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.600     1.669    clk_100MHz_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     1.797 r  anode_shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.132     1.930    AN_OBUF[7]
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.872     2.037    clk_100MHz_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  anode_shift_reg_reg[0]_lopt_replica/C
                         clock pessimism             -0.367     1.669    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)        -0.006     1.663    anode_shift_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 scan_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.044    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.070 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.602     1.671    clk_100MHz_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  scan_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.835 r  scan_counter_reg[14]/Q
                         net (fo=3, routed)           0.127     1.962    scan_counter_reg[14]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.072 r  scan_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.072    scan_counter_reg[12]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  scan_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.875     2.040    clk_100MHz_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  scan_counter_reg[14]/C
                         clock pessimism             -0.368     1.671    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.805    scan_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     anode_shift_reg_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     anode_shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     anode_shift_reg_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     anode_shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     anode_shift_reg_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     anode_shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     anode_shift_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     anode_shift_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     anode_shift_reg_reg[4]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     anode_shift_reg_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     anode_shift_reg_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     anode_shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     anode_shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     anode_shift_reg_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     anode_shift_reg_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     anode_shift_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     anode_shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     anode_shift_reg_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     anode_shift_reg_reg[2]_lopt_replica/C



