<stg><name>multiply_row_col</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:0  %z_idx = alloca i32

]]></Node>
<StgValue><ssdm name="z_idx"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_rowptr_ad = getelementptr [5 x i32]* %agg_result_rowptr, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_ad"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2  store i32 0, i32* %agg_result_rowptr_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* %z_idx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 0, %0 ], [ %i_2, %3 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond1 = icmp eq i3 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_2 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp = zext i3 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %col_V_addr = getelementptr [4 x i32]* %col_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="col_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader:2  %col_V_load = load i32* %col_V_addr, align 4

]]></Node>
<StgValue><ssdm name="col_V_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader:2  %col_V_load = load i32* %col_V_addr, align 4

]]></Node>
<StgValue><ssdm name="col_V_load"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_6_cast = sext i32 %col_V_load to i48

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i3 [ 0, %.preheader.preheader ], [ %j_1, %.preheader.backedge ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond = icmp eq i3 %j, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %j_1 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %3, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %tmp_9 = zext i3 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %row_V_addr = getelementptr [5 x i32]* %row_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="row_V_addr"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  %row_V_load = load i32* %row_V_addr, align 4

]]></Node>
<StgValue><ssdm name="row_V_load"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:0  %z_idx_load_1 = load i32* %z_idx

]]></Node>
<StgValue><ssdm name="z_idx_load_1"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="3">
<![CDATA[
:1  %tmp_8 = zext i3 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %agg_result_rowptr_ad_5 = getelementptr [5 x i32]* %agg_result_rowptr, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_ad_5"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:3  store i32 %z_idx_load_1, i32* %agg_result_rowptr_ad_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  %row_V_load = load i32* %row_V_addr, align 4

]]></Node>
<StgValue><ssdm name="row_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3  %r_V_cast = sext i32 %row_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4  %r_V = mul i48 %tmp_6_cast, %r_V_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5  %prod_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="prod_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %tmp_1 = icmp eq i32 %prod_V, 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  br i1 %tmp_1, label %.preheader.backedge, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
:0  %z_idx_load = load i32* %z_idx

]]></Node>
<StgValue><ssdm name="z_idx_load"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_2 = sext i32 %z_idx_load to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %agg_result_colind_ad = getelementptr [20 x i3]* %agg_result_colind, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
:3  store i3 %j, i3* %agg_result_colind_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %prod_V, i32* %agg_result_data_V_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %z_idx_1 = add nsw i32 %z_idx_load, 1

]]></Node>
<StgValue><ssdm name="z_idx_1"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %z_idx_1, i32* %z_idx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="agg_result_rowptr" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_rowptr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="agg_result_colind" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_colind"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="agg_result_data_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="row_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="col_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="StgValue_69" to="z_idx" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="agg_result_rowptr" to="agg_result_rowptr_ad" fromId="64" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_72" to="agg_result_rowptr_ad" fromId="72" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_72" to="agg_result_rowptr_ad" fromId="72" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_75" to="StgValue_10" fromId="75" toId="10">
</dataflow>
<dataflow id="77" from="agg_result_rowptr_ad" to="StgValue_10" fromId="9" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_75" to="StgValue_11" fromId="75" toId="11">
</dataflow>
<dataflow id="79" from="z_idx" to="StgValue_11" fromId="8" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_80" to="i" fromId="80" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="StgValue_12" to="i" fromId="12" toId="13">
</dataflow>
<dataflow id="83" from="i_2" to="i" fromId="16" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="StgValue_37" to="i" fromId="37" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="85" from="i" to="exitcond1" fromId="13" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_86" to="exitcond1" fromId="86" toId="14">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="88" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_90" to="empty" fromId="90" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_90" to="empty" fromId="90" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_90" to="empty" fromId="90" toId="15">
</dataflow>
<dataflow id="94" from="i" to="i_2" fromId="13" toId="16">
</dataflow>
<dataflow id="96" from="StgValue_95" to="i_2" fromId="95" toId="16">
</dataflow>
<dataflow id="97" from="exitcond1" to="StgValue_17" fromId="14" toId="17">
</dataflow>
<dataflow id="98" from="i" to="tmp" fromId="13" toId="18">
</dataflow>
<dataflow id="99" from="col_V" to="col_V_addr" fromId="68" toId="19">
</dataflow>
<dataflow id="100" from="StgValue_72" to="col_V_addr" fromId="72" toId="19">
</dataflow>
<dataflow id="101" from="tmp" to="col_V_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="102" from="col_V_addr" to="col_V_load" fromId="19" toId="20">
</dataflow>
<dataflow id="103" from="col_V_addr" to="col_V_load" fromId="19" toId="22">
</dataflow>
<dataflow id="104" from="col_V_load" to="tmp_6_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="105" from="StgValue_80" to="j" fromId="80" toId="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="StgValue_24" to="j" fromId="24" toId="25">
</dataflow>
<dataflow id="107" from="j_1" to="j" fromId="28" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="StgValue_53" to="j" fromId="53" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="109" from="j" to="exitcond" fromId="25" toId="26">
</dataflow>
<dataflow id="111" from="StgValue_110" to="exitcond" fromId="110" toId="26">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="88" toId="27">
</dataflow>
<dataflow id="114" from="StgValue_113" to="empty_9" fromId="113" toId="27">
</dataflow>
<dataflow id="115" from="StgValue_113" to="empty_9" fromId="113" toId="27">
</dataflow>
<dataflow id="116" from="StgValue_113" to="empty_9" fromId="113" toId="27">
</dataflow>
<dataflow id="117" from="j" to="j_1" fromId="25" toId="28">
</dataflow>
<dataflow id="118" from="StgValue_95" to="j_1" fromId="95" toId="28">
</dataflow>
<dataflow id="119" from="exitcond" to="StgValue_29" fromId="26" toId="29">
</dataflow>
<dataflow id="120" from="j" to="tmp_9" fromId="25" toId="30">
</dataflow>
<dataflow id="121" from="row_V" to="row_V_addr" fromId="67" toId="31">
</dataflow>
<dataflow id="122" from="StgValue_72" to="row_V_addr" fromId="72" toId="31">
</dataflow>
<dataflow id="123" from="tmp_9" to="row_V_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="124" from="row_V_addr" to="row_V_load" fromId="31" toId="32">
</dataflow>
<dataflow id="125" from="z_idx" to="z_idx_load_1" fromId="8" toId="33">
</dataflow>
<dataflow id="126" from="i_2" to="tmp_8" fromId="16" toId="34">
</dataflow>
<dataflow id="127" from="agg_result_rowptr" to="agg_result_rowptr_ad_5" fromId="64" toId="35">
</dataflow>
<dataflow id="128" from="StgValue_72" to="agg_result_rowptr_ad_5" fromId="72" toId="35">
</dataflow>
<dataflow id="129" from="tmp_8" to="agg_result_rowptr_ad_5" fromId="34" toId="35">
</dataflow>
<dataflow id="130" from="z_idx_load_1" to="StgValue_36" fromId="33" toId="36">
</dataflow>
<dataflow id="131" from="agg_result_rowptr_ad_5" to="StgValue_36" fromId="35" toId="36">
</dataflow>
<dataflow id="132" from="row_V_addr" to="row_V_load" fromId="31" toId="38">
</dataflow>
<dataflow id="133" from="row_V_load" to="r_V_cast" fromId="38" toId="39">
</dataflow>
<dataflow id="134" from="tmp_6_cast" to="r_V" fromId="23" toId="40">
</dataflow>
<dataflow id="135" from="r_V_cast" to="r_V" fromId="39" toId="40">
</dataflow>
<dataflow id="137" from="_ssdm_op_PartSelect.i32.i48.i32.i32" to="prod_V" fromId="136" toId="41">
</dataflow>
<dataflow id="138" from="r_V" to="prod_V" fromId="40" toId="41">
</dataflow>
<dataflow id="140" from="StgValue_139" to="prod_V" fromId="139" toId="41">
</dataflow>
<dataflow id="142" from="StgValue_141" to="prod_V" fromId="141" toId="41">
</dataflow>
<dataflow id="143" from="prod_V" to="tmp_1" fromId="41" toId="42">
</dataflow>
<dataflow id="144" from="StgValue_75" to="tmp_1" fromId="75" toId="42">
</dataflow>
<dataflow id="145" from="tmp_1" to="StgValue_43" fromId="42" toId="43">
</dataflow>
<dataflow id="146" from="z_idx" to="z_idx_load" fromId="8" toId="44">
</dataflow>
<dataflow id="147" from="z_idx_load" to="tmp_2" fromId="44" toId="45">
</dataflow>
<dataflow id="148" from="agg_result_colind" to="agg_result_colind_ad" fromId="65" toId="46">
</dataflow>
<dataflow id="149" from="StgValue_72" to="agg_result_colind_ad" fromId="72" toId="46">
</dataflow>
<dataflow id="150" from="tmp_2" to="agg_result_colind_ad" fromId="45" toId="46">
</dataflow>
<dataflow id="151" from="j" to="StgValue_47" fromId="25" toId="47">
</dataflow>
<dataflow id="152" from="agg_result_colind_ad" to="StgValue_47" fromId="46" toId="47">
</dataflow>
<dataflow id="153" from="agg_result_data_V" to="agg_result_data_V_ad" fromId="66" toId="48">
</dataflow>
<dataflow id="154" from="StgValue_72" to="agg_result_data_V_ad" fromId="72" toId="48">
</dataflow>
<dataflow id="155" from="tmp_2" to="agg_result_data_V_ad" fromId="45" toId="48">
</dataflow>
<dataflow id="156" from="prod_V" to="StgValue_49" fromId="41" toId="49">
</dataflow>
<dataflow id="157" from="agg_result_data_V_ad" to="StgValue_49" fromId="48" toId="49">
</dataflow>
<dataflow id="158" from="z_idx_load" to="z_idx_1" fromId="44" toId="50">
</dataflow>
<dataflow id="159" from="StgValue_69" to="z_idx_1" fromId="69" toId="50">
</dataflow>
<dataflow id="160" from="z_idx_1" to="StgValue_51" fromId="50" toId="51">
</dataflow>
<dataflow id="161" from="z_idx" to="StgValue_51" fromId="8" toId="51">
</dataflow>
<dataflow id="162" from="exitcond1" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="163" from="exitcond" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="164" from="tmp_1" to="StgValue_7" fromId="42" toId="7">
</dataflow>
</dataflows>


</stg>
