module module_0 (
    inout [id_1 : id_1] id_2,
    output logic id_3,
    input logic id_4,
    output id_5,
    output [id_4 : id_3] id_6,
    input [id_5 : id_1] id_7,
    output logic [(  id_4  ) : id_4] id_8,
    output logic [~  id_4[id_7] : 1] id_9,
    output logic id_10,
    input [1 : id_9] id_11
);
  id_12 id_13 (
      .id_10(id_5),
      .id_10(id_5),
      .id_1 (id_2),
      .id_6 (id_8)
  );
  id_14 id_15 (
      .id_2(id_6),
      .id_5(id_10)
  );
  id_16 id_17 (
      .id_5 (id_13),
      .id_2 (id_2),
      .id_1 (id_15),
      .id_9 (id_9),
      .id_4 (id_2),
      .id_11(id_5)
  );
endmodule
